// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcore_v_mcu.h for the primary calling header

#include "Vcore_v_mcu.h"
#include "Vcore_v_mcu__Syms.h"

void Vcore_v_mcu::_settle__TOP__24(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_settle__TOP__24\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    WData/*95:0*/ __Vtemp4406[3];
    WData/*95:0*/ __Vtemp4411[3];
    WData/*95:0*/ __Vtemp4416[3];
    WData/*95:0*/ __Vtemp4421[3];
    WData/*95:0*/ __Vtemp4426[3];
    WData/*95:0*/ __Vtemp4431[3];
    WData/*95:0*/ __Vtemp4436[3];
    WData/*95:0*/ __Vtemp4444[3];
    WData/*95:0*/ __Vtemp4449[3];
    WData/*95:0*/ __Vtemp4454[3];
    WData/*95:0*/ __Vtemp4459[3];
    WData/*95:0*/ __Vtemp4464[3];
    WData/*95:0*/ __Vtemp4469[3];
    WData/*95:0*/ __Vtemp4474[3];
    WData/*95:0*/ __Vtemp4482[3];
    WData/*95:0*/ __Vtemp4487[3];
    WData/*95:0*/ __Vtemp4492[3];
    WData/*95:0*/ __Vtemp4497[3];
    WData/*95:0*/ __Vtemp4502[3];
    WData/*95:0*/ __Vtemp4507[3];
    WData/*95:0*/ __Vtemp4512[3];
    WData/*95:0*/ __Vtemp4520[3];
    WData/*95:0*/ __Vtemp4525[3];
    WData/*95:0*/ __Vtemp4530[3];
    WData/*95:0*/ __Vtemp4535[3];
    WData/*95:0*/ __Vtemp4540[3];
    WData/*95:0*/ __Vtemp4545[3];
    WData/*95:0*/ __Vtemp4550[3];
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o 
        = ((0U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q) 
              >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o 
            = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty 
        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
           & ((0x6fU >= (0x7fU & ((IData)(0x37U) + 
                                  ((IData)(0x38U) * 
                                   (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))))) 
              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[
                 (0x3fU & (((IData)(0x460U) + (0x7fU 
                                               & ((IData)(0x37U) 
                                                  + 
                                                  ((IData)(0x38U) 
                                                   * 
                                                   (1U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))))) 
                           >> 5U))] >> (0x1fU & ((IData)(0x460U) 
                                                 + 
                                                 (0x7fU 
                                                  & ((IData)(0x37U) 
                                                     + 
                                                     ((IData)(0x38U) 
                                                      * 
                                                      (1U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]);
        if ((0U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o 
        = ((0U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q) 
              >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o 
            = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty 
        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
           & ((0x6fU >= (0x7fU & ((IData)(0x37U) + 
                                  ((IData)(0x38U) * 
                                   (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))))) 
              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[
                 (0x3fU & (((IData)(0x4d0U) + (0x7fU 
                                               & ((IData)(0x37U) 
                                                  + 
                                                  ((IData)(0x38U) 
                                                   * 
                                                   (1U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))))) 
                           >> 5U))] >> (0x1fU & ((IData)(0x4d0U) 
                                                 + 
                                                 (0x7fU 
                                                  & ((IData)(0x37U) 
                                                     + 
                                                     ((IData)(0x38U) 
                                                      * 
                                                      (1U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]);
        if ((0U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o 
        = ((0U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q) 
              >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o 
            = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty 
        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
           & ((0x6fU >= (0x7fU & ((IData)(0x37U) + 
                                  ((IData)(0x38U) * 
                                   (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))))) 
              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[
                 (0x3fU & (((IData)(0x540U) + (0x7fU 
                                               & ((IData)(0x37U) 
                                                  + 
                                                  ((IData)(0x38U) 
                                                   * 
                                                   (1U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))))) 
                           >> 5U))] >> (0x1fU & ((IData)(0x540U) 
                                                 + 
                                                 (0x7fU 
                                                  & ((IData)(0x37U) 
                                                     + 
                                                     ((IData)(0x38U) 
                                                      * 
                                                      (1U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen 
        = ((0x1eU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[2U] 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen 
        = ((0x1dU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[4U] 
                    >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[4U] 
            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[3U] 
                         >> 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[3U] 
            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[2U] 
                         >> 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen 
        = ((0x1bU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)) 
           | (4U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[6U] 
                    >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[6U] 
            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[5U] 
                         >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[5U] 
            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[4U] 
                         >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen 
        = ((0x17U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)) 
           | (8U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[8U] 
                    >> 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[8U] 
            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[7U] 
                         >> 0xfU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[7U] 
            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[6U] 
                         >> 0xfU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen 
        = ((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)) 
           | (0x10U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[0xaU] 
                       >> 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[0xaU] 
            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[9U] 
                        >> 0x14U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[9U] 
            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[8U] 
                        >> 0x14U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
        = ((0xffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
           | (0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
        = ((0xfff0fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
           | (0xf0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[5U] 
                        << 0x1fU) | (0x7ffffff0U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[4U] 
                                      >> 1U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
        = ((0xff0ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
           | (0xf00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[7U] 
                         << 0x1eU) | (0x3fffff00U & 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[6U] 
                                       >> 2U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
        = ((0xf0fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
           | (0xf000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[9U] 
                          << 0x1dU) | (0x1ffff000U 
                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[8U] 
                                          >> 3U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
        = ((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
           | (0xf0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o[0xaU] 
                          >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
        = ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU]) 
           | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1aU] 
                              << 5U) | (0x1eU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x19U] 
                                                 >> 0x1bU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1aU] 
                  >> 0x1bU)) | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1bU] 
                                                << 5U) 
                                               | (0x1eU 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1aU] 
                                                     >> 0x1bU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU]) 
           | ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1bU] 
                     >> 0x1bU)) | (0x3eU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1cU] 
                                             << 5U) 
                                            | (0x1eU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1bU] 
                                                  >> 0x1bU))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
        = ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU]) 
           | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x36U] 
                              << 4U) | (0xeU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x35U] 
                                                >> 0x1cU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x36U] 
                  >> 0x1cU)) | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x37U] 
                                                << 4U) 
                                               | (0xeU 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x36U] 
                                                     >> 0x1cU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU]) 
           | ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x37U] 
                     >> 0x1cU)) | (0x3eU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x38U] 
                                             << 4U) 
                                            | (0xeU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x37U] 
                                                  >> 0x1cU))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
        = ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU]) 
           | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x52U] 
                              << 3U) | (6U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x51U] 
                                              >> 0x1dU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x52U] 
                  >> 0x1dU)) | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x53U] 
                                                << 3U) 
                                               | (6U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x52U] 
                                                     >> 0x1dU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU]) 
           | ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x53U] 
                     >> 0x1dU)) | (0x3eU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x54U] 
                                             << 3U) 
                                            | (6U & 
                                               (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x53U] 
                                                >> 0x1dU))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
        = ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU]) 
           | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6eU] 
                              << 2U) | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6dU] 
                                              >> 0x1eU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6eU] 
                  >> 0x1eU)) | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6fU] 
                                                << 2U) 
                                               | (2U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6eU] 
                                                     >> 0x1eU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU]) 
           | ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6fU] 
                     >> 0x1eU)) | (0x3eU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x70U] 
                                             << 2U) 
                                            | (2U & 
                                               (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6fU] 
                                                >> 0x1eU))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
        = ((7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU]) 
           | (0xfffffff8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[3U] 
                                   << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[2U] 
                                                >> 5U))
                               : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0U]) 
                             << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
        = ((7U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[3U] 
                        << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[2U] 
                                     >> 5U)) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0U]) 
                  >> 0x1dU)) | (0xfffffff8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[4U] 
                                                  << 0x1bU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[3U] 
                                                    >> 5U))
                                                 : 
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[1U]) 
                                               << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
        = ((0xffffff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U]) 
           | ((7U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[4U] 
                           << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[3U] 
                                        >> 5U)) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[1U]) 
                     >> 0x1dU)) | (0xf8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                              ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[5U] 
                                                  << 0x1bU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[4U] 
                                                    >> 5U))
                                              : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[2U]) 
                                            << 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U]) 
           | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[7U] 
                                   << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[6U] 
                                                >> 0xfU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[5U] 
                                   << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[4U] 
                                                >> 0xaU))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
        = ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[7U] 
                           << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[6U] 
                                        >> 0xfU)) : 
                      ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[5U] 
                        << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[4U] 
                                     >> 0xaU))) >> 0x18U)) 
           | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[8U] 
                                   << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[7U] 
                                                >> 0xfU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[6U] 
                                   << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[5U] 
                                                >> 0xaU))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
        = ((0xffffe000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U]) 
           | ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[8U] 
                              << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[7U] 
                                           >> 0xfU))
                          : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[6U] 
                              << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[5U] 
                                           >> 0xaU))) 
                        >> 0x18U)) | (0x1f00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[9U] 
                                                    << 0x11U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[8U] 
                                                      >> 0xfU))
                                                   : 
                                                  ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[7U] 
                                                    << 0x16U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[6U] 
                                                      >> 0xaU))) 
                                                 << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
        = ((0x1fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U]) 
           | (0xffffe000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xbU] 
                                   << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xaU] 
                                             >> 0x19U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[9U] 
                                   << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[8U] 
                                               >> 0x14U))) 
                             << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
        = ((0x1fffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                         ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xbU] 
                             << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xaU] 
                                       >> 0x19U)) : 
                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[9U] 
                          << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[8U] 
                                      >> 0x14U))) >> 0x13U)) 
           | (0xffffe000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xcU] 
                                   << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xbU] 
                                             >> 0x19U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xaU] 
                                   << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[9U] 
                                               >> 0x14U))) 
                             << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0xfffc0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U]) 
           | ((0x1fffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xcU] 
                                << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xbU] 
                                          >> 0x19U))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xaU] 
                                << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[9U] 
                                            >> 0x14U))) 
                          >> 0x13U)) | (0x3e000U & 
                                        (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xdU] 
                                               << 7U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xcU] 
                                                 >> 0x19U))
                                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xbU] 
                                               << 0xcU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xaU] 
                                                 >> 0x14U))) 
                                         << 0xdU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U]) 
           | (0xfffc0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x10U] 
                                   << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xfU] 
                                                >> 3U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xdU] 
                                   << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xcU] 
                                             >> 0x1eU))) 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
        = ((0x3ffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x10U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xfU] 
                                           >> 3U)) : 
                         ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xdU] 
                           << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xcU] 
                                     >> 0x1eU))) >> 0xeU)) 
           | (0xfffc0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x11U] 
                                   << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x10U] 
                                                >> 3U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xeU] 
                                   << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xdU] 
                                             >> 0x1eU))) 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
        = ((0xff800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U]) 
           | ((0x3ffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                             ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x11U] 
                                 << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x10U] 
                                              >> 3U))
                             : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xeU] 
                                 << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xdU] 
                                           >> 0x1eU))) 
                           >> 0xeU)) | (0x7c0000U & 
                                        (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x12U] 
                                               << 0x1dU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x11U] 
                                                 >> 3U))
                                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xfU] 
                                               << 2U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xeU] 
                                                 >> 0x1eU))) 
                                         << 0x12U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
        = ((0x7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U]) 
           | (0xff800000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x14U] 
                                   << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x13U] 
                                                >> 0xdU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x12U] 
                                   << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x11U] 
                                                >> 8U))) 
                             << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
        = ((0x7fffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x14U] 
                               << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x13U] 
                                            >> 0xdU))
                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x12U] 
                               << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x11U] 
                                            >> 8U))) 
                         >> 9U)) | (0xff800000U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                                     ? 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x15U] 
                                                      << 0x13U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x14U] 
                                                        >> 0xdU))
                                                     : 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x13U] 
                                                      << 0x18U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x12U] 
                                                        >> 8U))) 
                                                   << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
        = ((0xf0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U]) 
           | ((0x7fffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                              ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x15U] 
                                  << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x14U] 
                                               >> 0xdU))
                              : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x13U] 
                                  << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x12U] 
                                               >> 8U))) 
                            >> 9U)) | (0xf800000U & 
                                       (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x16U] 
                                              << 0x13U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x15U] 
                                                >> 0xdU))
                                          : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x14U] 
                                              << 0x18U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x13U] 
                                                >> 8U))) 
                                        << 0x17U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
        = ((0xfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U]) 
           | (0xf0000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x18U] 
                                   << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x17U] 
                                             >> 0x17U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x16U] 
                                   << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x15U] 
                                               >> 0x12U))) 
                             << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
        = ((0xfffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x18U] 
                                << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x17U] 
                                          >> 0x17U))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x16U] 
                                << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x15U] 
                                            >> 0x12U))) 
                          >> 4U)) | (0xf0000000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x19U] 
                                            << 9U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x18U] 
                                              >> 0x17U))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x17U] 
                                            << 0xeU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x16U] 
                                              >> 0x12U))) 
                                      << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
        = ((0xfffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x19U] 
                                << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x18U] 
                                          >> 0x17U))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x17U] 
                                << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x16U] 
                                            >> 0x12U))) 
                          >> 4U)) | (0xf0000000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1aU] 
                                            << 9U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x19U] 
                                              >> 0x17U))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x18U] 
                                            << 0xeU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x17U] 
                                              >> 0x12U))) 
                                      << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU]) 
           | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                      ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1aU] 
                          << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x19U] 
                                    >> 0x17U)) : ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x18U] 
                                                   << 0xeU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x17U] 
                                                     >> 0x12U))) 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
        = ((7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU]) 
           | (0xfffffff8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1fU] 
                                   << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1eU] 
                                                >> 6U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1dU] 
                                   << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1cU] 
                                                >> 1U))) 
                             << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
        = ((7U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1fU] 
                        << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1eU] 
                                     >> 6U)) : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1dU] 
                                                 << 0x1fU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1cU] 
                                                   >> 1U))) 
                  >> 0x1dU)) | (0xfffffff8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x20U] 
                                                  << 0x1aU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1fU] 
                                                    >> 6U))
                                                 : 
                                                ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1eU] 
                                                  << 0x1fU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1dU] 
                                                    >> 1U))) 
                                               << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
        = ((0xffffff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U]) 
           | ((7U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x20U] 
                           << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1fU] 
                                        >> 6U)) : (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1eU] 
                                                    << 0x1fU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1dU] 
                                                      >> 1U))) 
                     >> 0x1dU)) | (0xf8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                              ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x21U] 
                                                  << 0x1aU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x20U] 
                                                    >> 6U))
                                              : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1fU] 
                                                  << 0x1fU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1eU] 
                                                    >> 1U))) 
                                            << 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U]) 
           | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x23U] 
                                   << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x22U] 
                                                >> 0x10U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x21U] 
                                   << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x20U] 
                                                >> 0xbU))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
        = ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x23U] 
                           << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x22U] 
                                        >> 0x10U)) : 
                      ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x21U] 
                        << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x20U] 
                                     >> 0xbU))) >> 0x18U)) 
           | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x24U] 
                                   << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x23U] 
                                                >> 0x10U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x22U] 
                                   << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x21U] 
                                                >> 0xbU))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
        = ((0xffffe000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U]) 
           | ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x24U] 
                              << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x23U] 
                                           >> 0x10U))
                          : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x22U] 
                              << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x21U] 
                                           >> 0xbU))) 
                        >> 0x18U)) | (0x1f00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x25U] 
                                                    << 0x10U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x24U] 
                                                      >> 0x10U))
                                                   : 
                                                  ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x23U] 
                                                    << 0x15U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x22U] 
                                                      >> 0xbU))) 
                                                 << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
        = ((0x1fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U]) 
           | (0xffffe000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x27U] 
                                   << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x26U] 
                                             >> 0x1aU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x25U] 
                                   << 0xbU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x24U] 
                                               >> 0x15U))) 
                             << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
        = ((0x1fffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                         ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x27U] 
                             << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x26U] 
                                       >> 0x1aU)) : 
                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x25U] 
                          << 0xbU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x24U] 
                                      >> 0x15U))) >> 0x13U)) 
           | (0xffffe000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x28U] 
                                   << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x27U] 
                                             >> 0x1aU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x26U] 
                                   << 0xbU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x25U] 
                                               >> 0x15U))) 
                             << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0xfffc0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U]) 
           | ((0x1fffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x28U] 
                                << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x27U] 
                                          >> 0x1aU))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x26U] 
                                << 0xbU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x25U] 
                                            >> 0x15U))) 
                          >> 0x13U)) | (0x3e000U & 
                                        (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x29U] 
                                               << 6U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x28U] 
                                                 >> 0x1aU))
                                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x27U] 
                                               << 0xbU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x26U] 
                                                 >> 0x15U))) 
                                         << 0xdU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U]) 
           | (0xfffc0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2cU] 
                                   << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2bU] 
                                                >> 4U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x29U] 
                                   << 1U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x28U] 
                                             >> 0x1fU))) 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
        = ((0x3ffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2cU] 
                              << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2bU] 
                                           >> 4U)) : 
                         ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x29U] 
                           << 1U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x28U] 
                                     >> 0x1fU))) >> 0xeU)) 
           | (0xfffc0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2dU] 
                                   << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2cU] 
                                                >> 4U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2aU] 
                                   << 1U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x29U] 
                                             >> 0x1fU))) 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
        = ((0xff800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U]) 
           | ((0x3ffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                             ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2dU] 
                                 << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2cU] 
                                              >> 4U))
                             : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2aU] 
                                 << 1U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x29U] 
                                           >> 0x1fU))) 
                           >> 0xeU)) | (0x7c0000U & 
                                        (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2eU] 
                                               << 0x1cU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2dU] 
                                                 >> 4U))
                                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2bU] 
                                               << 1U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2aU] 
                                                 >> 0x1fU))) 
                                         << 0x12U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
        = ((0x7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U]) 
           | (0xff800000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x30U] 
                                   << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2fU] 
                                                >> 0xeU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2eU] 
                                   << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2dU] 
                                                >> 9U))) 
                             << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
        = ((0x7fffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x30U] 
                               << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2fU] 
                                            >> 0xeU))
                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2eU] 
                               << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2dU] 
                                            >> 9U))) 
                         >> 9U)) | (0xff800000U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                                     ? 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x31U] 
                                                      << 0x12U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x30U] 
                                                        >> 0xeU))
                                                     : 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2fU] 
                                                      << 0x17U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2eU] 
                                                        >> 9U))) 
                                                   << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
        = ((0xf0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U]) 
           | ((0x7fffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                              ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x31U] 
                                  << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x30U] 
                                               >> 0xeU))
                              : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2fU] 
                                  << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2eU] 
                                               >> 9U))) 
                            >> 9U)) | (0xf800000U & 
                                       (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x32U] 
                                              << 0x12U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x31U] 
                                                >> 0xeU))
                                          : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x30U] 
                                              << 0x17U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2fU] 
                                                >> 9U))) 
                                        << 0x17U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
        = ((0xfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U]) 
           | (0xf0000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x34U] 
                                   << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x33U] 
                                             >> 0x18U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x32U] 
                                   << 0xdU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x31U] 
                                               >> 0x13U))) 
                             << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
        = ((0xfffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x34U] 
                                << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x33U] 
                                          >> 0x18U))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x32U] 
                                << 0xdU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x31U] 
                                            >> 0x13U))) 
                          >> 4U)) | (0xf0000000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x35U] 
                                            << 8U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x34U] 
                                              >> 0x18U))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x33U] 
                                            << 0xdU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x32U] 
                                              >> 0x13U))) 
                                      << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
        = ((0xfffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x35U] 
                                << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x34U] 
                                          >> 0x18U))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x33U] 
                                << 0xdU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x32U] 
                                            >> 0x13U))) 
                          >> 4U)) | (0xf0000000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x36U] 
                                            << 8U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x35U] 
                                              >> 0x18U))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x34U] 
                                            << 0xdU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x33U] 
                                              >> 0x13U))) 
                                      << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU]) 
           | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                      ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x36U] 
                          << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x35U] 
                                    >> 0x18U)) : ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x34U] 
                                                   << 0xdU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x33U] 
                                                     >> 0x13U))) 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
        = ((7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU]) 
           | (0xfffffff8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3bU] 
                                   << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3aU] 
                                                >> 7U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x39U] 
                                   << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x38U] 
                                                >> 2U))) 
                             << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
        = ((7U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3bU] 
                        << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3aU] 
                                     >> 7U)) : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x39U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x38U] 
                                                   >> 2U))) 
                  >> 0x1dU)) | (0xfffffff8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3cU] 
                                                  << 0x19U) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3bU] 
                                                    >> 7U))
                                                 : 
                                                ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3aU] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x39U] 
                                                    >> 2U))) 
                                               << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
        = ((0xffffff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U]) 
           | ((7U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3cU] 
                           << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3bU] 
                                        >> 7U)) : (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3aU] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x39U] 
                                                      >> 2U))) 
                     >> 0x1dU)) | (0xf8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                              ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3dU] 
                                                  << 0x19U) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3cU] 
                                                    >> 7U))
                                              : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3bU] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3aU] 
                                                    >> 2U))) 
                                            << 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U]) 
           | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3fU] 
                                   << 0xfU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3eU] 
                                               >> 0x11U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3dU] 
                                   << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3cU] 
                                                >> 0xcU))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
        = ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3fU] 
                           << 0xfU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3eU] 
                                       >> 0x11U)) : 
                      ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3dU] 
                        << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3cU] 
                                     >> 0xcU))) >> 0x18U)) 
           | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x40U] 
                                   << 0xfU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3fU] 
                                               >> 0x11U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3eU] 
                                   << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3dU] 
                                                >> 0xcU))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
        = ((0xffffe000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U]) 
           | ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x40U] 
                              << 0xfU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3fU] 
                                          >> 0x11U))
                          : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3eU] 
                              << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3dU] 
                                           >> 0xcU))) 
                        >> 0x18U)) | (0x1f00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x41U] 
                                                    << 0xfU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x40U] 
                                                      >> 0x11U))
                                                   : 
                                                  ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3fU] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3eU] 
                                                      >> 0xcU))) 
                                                 << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
        = ((0x1fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U]) 
           | (0xffffe000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x43U] 
                                   << 5U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x42U] 
                                             >> 0x1bU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x41U] 
                                   << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x40U] 
                                               >> 0x16U))) 
                             << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
        = ((0x1fffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                         ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x43U] 
                             << 5U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x42U] 
                                       >> 0x1bU)) : 
                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x41U] 
                          << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x40U] 
                                      >> 0x16U))) >> 0x13U)) 
           | (0xffffe000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x44U] 
                                   << 5U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x43U] 
                                             >> 0x1bU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x42U] 
                                   << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x41U] 
                                               >> 0x16U))) 
                             << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0xfffc0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U]) 
           | ((0x1fffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x44U] 
                                << 5U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x43U] 
                                          >> 0x1bU))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x42U] 
                                << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x41U] 
                                            >> 0x16U))) 
                          >> 0x13U)) | (0x3e000U & 
                                        (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x45U] 
                                               << 5U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x44U] 
                                                 >> 0x1bU))
                                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x43U] 
                                               << 0xaU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x42U] 
                                                 >> 0x16U))) 
                                         << 0xdU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U]) 
           | (0xfffc0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x48U] 
                                   << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x47U] 
                                                >> 5U))
                               : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x45U]) 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
        = ((0x3ffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x48U] 
                              << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x47U] 
                                           >> 5U)) : 
                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x45U]) 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x49U] 
                                            << 0x1bU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x48U] 
                                              >> 5U))
                                        : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x46U]) 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
        = ((0xff800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U]) 
           | ((0x3ffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                             ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x49U] 
                                 << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x48U] 
                                              >> 5U))
                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x46U]) 
                           >> 0xeU)) | (0x7c0000U & 
                                        (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4aU] 
                                               << 0x1bU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x49U] 
                                                 >> 5U))
                                           : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x47U]) 
                                         << 0x12U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
        = ((0x7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U]) 
           | (0xff800000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4cU] 
                                   << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4bU] 
                                                >> 0xfU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4aU] 
                                   << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x49U] 
                                                >> 0xaU))) 
                             << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
        = ((0x7fffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4cU] 
                               << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4bU] 
                                            >> 0xfU))
                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4aU] 
                               << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x49U] 
                                            >> 0xaU))) 
                         >> 9U)) | (0xff800000U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                                     ? 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4dU] 
                                                      << 0x11U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4cU] 
                                                        >> 0xfU))
                                                     : 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4bU] 
                                                      << 0x16U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4aU] 
                                                        >> 0xaU))) 
                                                   << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
        = ((0xf0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U]) 
           | ((0x7fffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                              ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4dU] 
                                  << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4cU] 
                                               >> 0xfU))
                              : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4bU] 
                                  << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4aU] 
                                               >> 0xaU))) 
                            >> 9U)) | (0xf800000U & 
                                       (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4eU] 
                                              << 0x11U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4dU] 
                                                >> 0xfU))
                                          : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4cU] 
                                              << 0x16U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4bU] 
                                                >> 0xaU))) 
                                        << 0x17U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
        = ((0xfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U]) 
           | (0xf0000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x50U] 
                                   << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4fU] 
                                             >> 0x19U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4eU] 
                                   << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4dU] 
                                               >> 0x14U))) 
                             << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
        = ((0xfffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x50U] 
                                << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4fU] 
                                          >> 0x19U))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4eU] 
                                << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4dU] 
                                            >> 0x14U))) 
                          >> 4U)) | (0xf0000000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x51U] 
                                            << 7U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x50U] 
                                              >> 0x19U))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4fU] 
                                            << 0xcU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4eU] 
                                              >> 0x14U))) 
                                      << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
        = ((0xfffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x51U] 
                                << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x50U] 
                                          >> 0x19U))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4fU] 
                                << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4eU] 
                                            >> 0x14U))) 
                          >> 4U)) | (0xf0000000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x52U] 
                                            << 7U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x51U] 
                                              >> 0x19U))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x50U] 
                                            << 0xcU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4fU] 
                                              >> 0x14U))) 
                                      << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU]) 
           | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                      ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x52U] 
                          << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x51U] 
                                    >> 0x19U)) : ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x50U] 
                                                   << 0xcU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4fU] 
                                                     >> 0x14U))) 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
        = ((7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU]) 
           | (0xfffffff8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x57U] 
                                   << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x56U] 
                                                >> 8U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x55U] 
                                   << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x54U] 
                                                >> 3U))) 
                             << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
        = ((7U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x57U] 
                        << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x56U] 
                                     >> 8U)) : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x55U] 
                                                 << 0x1dU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x54U] 
                                                   >> 3U))) 
                  >> 0x1dU)) | (0xfffffff8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x58U] 
                                                  << 0x18U) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x57U] 
                                                    >> 8U))
                                                 : 
                                                ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x56U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x55U] 
                                                    >> 3U))) 
                                               << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
        = ((0xffffff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U]) 
           | ((7U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x58U] 
                           << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x57U] 
                                        >> 8U)) : (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x56U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x55U] 
                                                      >> 3U))) 
                     >> 0x1dU)) | (0xf8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                              ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x59U] 
                                                  << 0x18U) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x58U] 
                                                    >> 8U))
                                              : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x57U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x56U] 
                                                    >> 3U))) 
                                            << 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U]) 
           | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5bU] 
                                   << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5aU] 
                                               >> 0x12U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x59U] 
                                   << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x58U] 
                                                >> 0xdU))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
        = ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5bU] 
                           << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5aU] 
                                       >> 0x12U)) : 
                      ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x59U] 
                        << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x58U] 
                                     >> 0xdU))) >> 0x18U)) 
           | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5cU] 
                                   << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5bU] 
                                               >> 0x12U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5aU] 
                                   << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x59U] 
                                                >> 0xdU))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
        = ((0xffffe000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U]) 
           | ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5cU] 
                              << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5bU] 
                                          >> 0x12U))
                          : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5aU] 
                              << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x59U] 
                                           >> 0xdU))) 
                        >> 0x18U)) | (0x1f00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5dU] 
                                                    << 0xeU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5cU] 
                                                      >> 0x12U))
                                                   : 
                                                  ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5bU] 
                                                    << 0x13U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5aU] 
                                                      >> 0xdU))) 
                                                 << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
        = ((0x1fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U]) 
           | (0xffffe000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5fU] 
                                   << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5eU] 
                                             >> 0x1cU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5dU] 
                                   << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5cU] 
                                             >> 0x17U))) 
                             << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
        = ((0x1fffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                         ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5fU] 
                             << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5eU] 
                                       >> 0x1cU)) : 
                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5dU] 
                          << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5cU] 
                                    >> 0x17U))) >> 0x13U)) 
           | (0xffffe000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x60U] 
                                   << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5fU] 
                                             >> 0x1cU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5eU] 
                                   << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5dU] 
                                             >> 0x17U))) 
                             << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0xfffc0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U]) 
           | ((0x1fffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x60U] 
                                << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5fU] 
                                          >> 0x1cU))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5eU] 
                                << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5dU] 
                                          >> 0x17U))) 
                          >> 0x13U)) | (0x3e000U & 
                                        (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x61U] 
                                               << 4U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x60U] 
                                                 >> 0x1cU))
                                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5fU] 
                                               << 9U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5eU] 
                                                 >> 0x17U))) 
                                         << 0xdU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U]) 
           | (0xfffc0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x64U] 
                                   << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x63U] 
                                                >> 6U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x62U] 
                                   << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x61U] 
                                                >> 1U))) 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
        = ((0x3ffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x64U] 
                              << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x63U] 
                                           >> 6U)) : 
                         ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x62U] 
                           << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x61U] 
                                        >> 1U))) >> 0xeU)) 
           | (0xfffc0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x65U] 
                                   << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x64U] 
                                                >> 6U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x63U] 
                                   << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x62U] 
                                                >> 1U))) 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
        = ((0xff800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U]) 
           | ((0x3ffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                             ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x65U] 
                                 << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x64U] 
                                              >> 6U))
                             : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x63U] 
                                 << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x62U] 
                                              >> 1U))) 
                           >> 0xeU)) | (0x7c0000U & 
                                        (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x66U] 
                                               << 0x1aU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x65U] 
                                                 >> 6U))
                                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x64U] 
                                               << 0x1fU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x63U] 
                                                 >> 1U))) 
                                         << 0x12U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
        = ((0x7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U]) 
           | (0xff800000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x68U] 
                                   << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x67U] 
                                                >> 0x10U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x66U] 
                                   << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x65U] 
                                                >> 0xbU))) 
                             << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
        = ((0x7fffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x68U] 
                               << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x67U] 
                                            >> 0x10U))
                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x66U] 
                               << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x65U] 
                                            >> 0xbU))) 
                         >> 9U)) | (0xff800000U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                                     ? 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x69U] 
                                                      << 0x10U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x68U] 
                                                        >> 0x10U))
                                                     : 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x67U] 
                                                      << 0x15U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x66U] 
                                                        >> 0xbU))) 
                                                   << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
        = ((0xf0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U]) 
           | ((0x7fffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                              ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x69U] 
                                  << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x68U] 
                                               >> 0x10U))
                              : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x67U] 
                                  << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x66U] 
                                               >> 0xbU))) 
                            >> 9U)) | (0xf800000U & 
                                       (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6aU] 
                                              << 0x10U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x69U] 
                                                >> 0x10U))
                                          : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x68U] 
                                              << 0x15U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x67U] 
                                                >> 0xbU))) 
                                        << 0x17U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
        = ((0xfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U]) 
           | (0xf0000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6cU] 
                                   << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6bU] 
                                             >> 0x1aU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6aU] 
                                   << 0xbU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x69U] 
                                               >> 0x15U))) 
                             << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
        = ((0xfffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6cU] 
                                << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6bU] 
                                          >> 0x1aU))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6aU] 
                                << 0xbU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x69U] 
                                            >> 0x15U))) 
                          >> 4U)) | (0xf0000000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6dU] 
                                            << 6U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6cU] 
                                              >> 0x1aU))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6bU] 
                                            << 0xbU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6aU] 
                                              >> 0x15U))) 
                                      << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
        = ((0xfffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6dU] 
                                << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6cU] 
                                          >> 0x1aU))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6bU] 
                                << 0xbU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6aU] 
                                            >> 0x15U))) 
                          >> 4U)) | (0xf0000000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6eU] 
                                            << 6U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6dU] 
                                              >> 0x1aU))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6cU] 
                                            << 0xbU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6bU] 
                                              >> 0x15U))) 
                                      << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU]) 
           | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                      ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6eU] 
                          << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6dU] 
                                    >> 0x1aU)) : ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6cU] 
                                                   << 0xbU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6bU] 
                                                     >> 0x15U))) 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0U] 
                        >> 1U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0U] 
                        >> 1U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0U] 
                        >> 1U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0U] 
                        >> 1U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U] 
                        >> 0x1fU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U] 
                        >> 0x1fU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U] 
                        >> 0x1fU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U] 
                        >> 0x1fU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                        >> 0x1dU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                        >> 0x1dU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                        >> 0x1dU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                        >> 0x1dU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                        >> 0x1bU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                        >> 0x1bU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                        >> 0x1bU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                        >> 0x1bU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                        >> 0x19U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                        >> 0x19U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                        >> 0x19U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                        >> 0x19U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                        >> 0x17U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                        >> 0x17U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                        >> 0x17U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                        >> 0x17U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                        >> 0x15U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                        >> 0x15U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                        >> 0x15U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                        >> 0x15U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                        >> 0x13U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                        >> 0x13U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                        >> 0x13U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                        >> 0x13U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                        >> 0x11U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                        >> 0x11U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                        >> 0x11U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                        >> 0x11U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                        >> 0xfU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                        >> 0xfU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                        >> 0xfU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                        >> 0xfU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                        >> 0xdU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                        >> 0xdU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                        >> 0xdU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                        >> 0xdU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                        >> 0xbU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                        >> 0xbU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                        >> 0xbU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                        >> 0xbU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                        >> 9U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 0U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                        >> 9U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                        >> 9U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
        }
    } else {
        if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                        >> 9U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[1U] 
                     >> 0x15U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[3U] 
                     >> 0xdU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[4U])) 
                                << 0x38U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[3U])) 
                                              << 0x18U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U])) 
                                                >> 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                     >> 7U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[4U])) 
                                << 0x38U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[3U])) 
                                              << 0x18U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U])) 
                                                >> 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                     >> 7U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                       >> 7U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[1U] 
                                 >> 0x15U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                                               >> 0xeU)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                       >> 7U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[3U] 
                                 >> 0xdU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                                              >> 0xeU)));
    }
    vlTOPp->__Vtableidx87 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                              << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable87_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx87];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable87_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx87];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable87_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx87];
    vlTOPp->__Vtableidx88 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                              << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable88_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx88];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable88_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx88];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable88_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx88];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                        >> 0x13U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                        >> 0x13U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                        >> 0x13U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                        >> 0x13U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[5U] 
                     >> 5U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[6U] 
                     >> 0x1dU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xaU])) 
                                << 0x3aU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[9U])) 
                                              << 0x1aU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U])) 
                                                >> 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                     >> 5U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xaU])) 
                                << 0x3aU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[9U])) 
                                              << 0x1aU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U])) 
                                                >> 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                     >> 5U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[5U]) 
                      >> 5U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                                >> 0xcU)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                       >> 5U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[6U] 
                                 >> 0x1dU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                                               >> 0xcU)));
    }
    vlTOPp->__Vtableidx91 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                              << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable91_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx91];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable91_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx91];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable91_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx91];
    vlTOPp->__Vtableidx92 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                              << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable92_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx92];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable92_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx92];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable92_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx92];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[9U] 
                        >> 0x11U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[9U] 
                        >> 0x11U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[9U] 
                        >> 0x11U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[9U] 
                        >> 0x11U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[8U] 
                     >> 0x15U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xaU] 
                     >> 0xdU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x10U])) 
                                << 0x3cU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xfU])) 
                                              << 0x1cU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU])) 
                                                >> 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                     >> 3U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x10U])) 
                                << 0x3cU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xfU])) 
                                              << 0x1cU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU])) 
                                                >> 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                     >> 3U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                       >> 3U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[8U] 
                                 >> 0x15U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                                               >> 0xaU)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                       >> 3U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xaU] 
                                 >> 0xdU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                                              >> 0xaU)));
    }
    vlTOPp->__Vtableidx95 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                              << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable95_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx95];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable95_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx95];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable95_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx95];
    vlTOPp->__Vtableidx96 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                              << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable96_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx96];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable96_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx96];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable96_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx96];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xfU] 
                        >> 0xfU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xfU] 
                        >> 0xfU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xfU] 
                        >> 0xfU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xfU] 
                        >> 0xfU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xcU] 
                     >> 5U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xdU] 
                     >> 0x1dU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x16U])) 
                                << 0x3eU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x15U])) 
                                              << 0x1eU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U])) 
                                                >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U] 
                     >> 1U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x16U])) 
                                << 0x3eU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x15U])) 
                                              << 0x1eU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U])) 
                                                >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U] 
                     >> 1U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U] 
                       >> 1U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xcU] 
                                 >> 5U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U] 
                                            >> 8U)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U] 
                       >> 1U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xdU] 
                                 >> 0x1dU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U] 
                                               >> 8U)));
    }
    vlTOPp->__Vtableidx99 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                              << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable99_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx99];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable99_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx99];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable99_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx99];
    vlTOPp->__Vtableidx100 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable100_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx100];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable100_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx100];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable100_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx100];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x15U] 
                        >> 0xdU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x15U] 
                        >> 0xdU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x15U] 
                        >> 0xdU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x15U] 
                        >> 0xdU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xfU] 
                     >> 0x15U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x11U] 
                     >> 0xdU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1bU])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1aU]))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                     >> 0x1fU));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1bU])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1aU]))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                     >> 0x1fU));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                       >> 0x1fU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xfU] 
                                    >> 0x15U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1aU] 
                                                  >> 6U)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                       >> 0x1fU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x11U] 
                                    >> 0xdU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1aU] 
                                                 >> 6U)));
    }
    vlTOPp->__Vtableidx103 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable103_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx103];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable103_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx103];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable103_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx103];
    vlTOPp->__Vtableidx104 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable104_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx104];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable104_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx104];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable104_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx104];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1bU] 
                        >> 0xbU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1bU] 
                        >> 0xbU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1bU] 
                        >> 0xbU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1bU] 
                        >> 0xbU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                    | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x13U] 
                     >> 5U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x14U] 
                     >> 0x1dU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U])) 
                                << 0x22U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x20U])) 
                                              << 2U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU])) 
                                                >> 0x1eU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                     >> 0x1dU));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U])) 
                                << 0x22U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x20U])) 
                                              << 2U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU])) 
                                                >> 0x1eU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                     >> 0x1dU));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                       >> 0x1dU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x13U] 
                                    >> 5U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x20U] 
                                               >> 4U)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x14U]) 
                      >> 0x1dU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x20U] 
                                   >> 4U)));
    }
    vlTOPp->__Vtableidx107 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable107_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx107];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable107_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx107];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable107_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx107];
    vlTOPp->__Vtableidx108 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable108_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx108];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable108_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx108];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable108_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx108];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U] 
                        >> 9U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U] 
                        >> 9U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U] 
                        >> 9U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U] 
                        >> 9U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x16U] 
                     >> 0x15U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x18U] 
                     >> 0xdU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U])) 
                                << 0x24U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x26U])) 
                                              << 4U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U])) 
                                                >> 0x1cU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                     >> 0x1bU));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U])) 
                                << 0x24U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x26U])) 
                                              << 4U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U])) 
                                                >> 0x1cU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                     >> 0x1bU));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                       >> 0x1bU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x16U] 
                                    >> 0x15U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x26U] 
                                                  >> 2U)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                       >> 0x1bU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x18U] 
                                    >> 0xdU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x26U] 
                                                 >> 2U)));
    }
    vlTOPp->__Vtableidx111 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable111_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx111];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable111_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx111];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable111_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx111];
    vlTOPp->__Vtableidx112 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable112_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx112];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable112_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx112];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable112_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx112];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U] 
                        >> 7U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U] 
                        >> 7U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U] 
                        >> 7U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U] 
                        >> 7U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1aU] 
                     >> 5U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1bU] 
                     >> 0x1dU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU])) 
                                << 0x26U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2cU])) 
                                              << 6U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU])) 
                                                >> 0x1aU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                     >> 0x19U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU])) 
                                << 0x26U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2cU])) 
                                              << 6U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU])) 
                                                >> 0x1aU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                     >> 0x19U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                       >> 0x19U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1aU] 
                                    >> 5U)) & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2cU]));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                       >> 0x19U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1bU] 
                                    >> 0x1dU)) & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2cU]));
    }
    vlTOPp->__Vtableidx115 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable115_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx115];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable115_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx115];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable115_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx115];
    vlTOPp->__Vtableidx116 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable116_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx116];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable116_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx116];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable116_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx116];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU] 
                        >> 5U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU] 
                        >> 5U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU] 
                        >> 5U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU] 
                        >> 5U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1dU] 
                     >> 0x15U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1fU] 
                     >> 0xdU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U])) 
                                << 0x28U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x32U])) 
                                              << 8U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U])) 
                                                >> 0x18U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                     >> 0x17U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U])) 
                                << 0x28U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x32U])) 
                                              << 8U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U])) 
                                                >> 0x18U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                     >> 0x17U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                       >> 0x17U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1dU] 
                                    >> 0x15U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                                                  >> 0x1eU)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                       >> 0x17U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1fU] 
                                    >> 0xdU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                                                 >> 0x1eU)));
    }
    vlTOPp->__Vtableidx119 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable119_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx119];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable119_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx119];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable119_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx119];
    vlTOPp->__Vtableidx120 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable120_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx120];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable120_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx120];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable120_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx120];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U] 
                        >> 3U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U] 
                        >> 3U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U] 
                        >> 3U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U] 
                        >> 3U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x21U] 
                     >> 5U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x22U] 
                     >> 0x1dU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x39U])) 
                                << 0x2aU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x38U])) 
                                              << 0xaU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U])) 
                                                >> 0x16U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                     >> 0x15U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x39U])) 
                                << 0x2aU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x38U])) 
                                              << 0xaU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U])) 
                                                >> 0x16U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                     >> 0x15U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                       >> 0x15U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x21U] 
                                    >> 5U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                                               >> 0x1cU)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                       >> 0x15U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x22U] 
                                    >> 0x1dU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                                                  >> 0x1cU)));
    }
    vlTOPp->__Vtableidx123 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable123_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx123];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable123_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx123];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable123_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx123];
    vlTOPp->__Vtableidx124 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable124_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx124];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable124_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx124];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable124_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx124];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x39U] 
                        >> 1U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x39U] 
                        >> 1U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x39U] 
                        >> 1U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x39U] 
                        >> 1U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x24U] 
                     >> 0x15U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x26U] 
                     >> 0xdU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3fU])) 
                                << 0x2cU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3eU])) 
                                              << 0xcU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU])) 
                                                >> 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                     >> 0x13U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3fU])) 
                                << 0x2cU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3eU])) 
                                              << 0xcU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU])) 
                                                >> 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                     >> 0x13U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                       >> 0x13U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x24U] 
                                    >> 0x15U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                                                  >> 0x1aU)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                       >> 0x13U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x26U] 
                                    >> 0xdU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                                                 >> 0x1aU)));
    }
    vlTOPp->__Vtableidx127 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable127_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx127];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable127_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx127];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable127_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx127];
    vlTOPp->__Vtableidx128 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable128_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx128];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable128_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx128];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable128_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx128];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3eU] 
                        >> 0x1fU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3eU] 
                        >> 0x1fU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3eU] 
                        >> 0x1fU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3eU] 
                        >> 0x1fU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x28U] 
                     >> 5U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x29U] 
                     >> 0x1dU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x45U])) 
                                << 0x2eU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x44U])) 
                                              << 0xeU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U])) 
                                                >> 0x12U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                     >> 0x11U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x45U])) 
                                << 0x2eU) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x44U])) 
                                              << 0xeU) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U])) 
                                                >> 0x12U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                     >> 0x11U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                       >> 0x11U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x28U] 
                                    >> 5U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                                               >> 0x18U)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                       >> 0x11U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x29U] 
                                    >> 0x1dU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                                                  >> 0x18U)));
    }
    vlTOPp->__Vtableidx131 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable131_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx131];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable131_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx131];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable131_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx131];
    vlTOPp->__Vtableidx132 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable132_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx132];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable132_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx132];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable132_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx132];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x44U] 
                        >> 0x1dU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x44U] 
                        >> 0x1dU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x44U] 
                        >> 0x1dU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x44U] 
                        >> 0x1dU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2bU] 
                     >> 0x15U));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2dU] 
                     >> 0xdU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[4U] 
        = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xcU)) | (0xfff00000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                           >> 0xcU)) | (0xfff00000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = (0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
            = (0x80000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[3U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4bU])) 
                                << 0x30U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4aU])) 
                                              << 0x10U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U])) 
                                                >> 0x10U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[3U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[3U]) 
           | ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = (0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U]);
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                     >> 0xfU));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
            = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
               | (0xffffff80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 7U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[1U] 
        = ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
                  >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[2U]) 
           | ((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
                     >> 0x1eU)) | (0xfffffffcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = (0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
            = (2U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0U]) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound11));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
        = (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                     >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0xaU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[0xbU] 
        = ((0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound1[2U] 
                                      << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = (0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
            = (0x20000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[9U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound4 
        = (0x7ffffffffffULL & (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4bU])) 
                                << 0x30U) | (((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4aU])) 
                                              << 0x10U) 
                                             | ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U])) 
                                                >> 0x10U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xffffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[9U] 
        = ((0xfffe0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[9U]) 
           | ((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound4) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound4 
                                                >> 0x20U)) 
                                       << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U]);
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound6 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                     >> 0xfU));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
            = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
               | (0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound6) 
                                 << 5U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound7 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound7) 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U] 
        = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                   >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[8U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound8[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid) 
         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
            = (0x80000000U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[5U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound11 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[5U] 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o[5U]) 
           | (0xc0000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vlvbound11) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                       >> 0xfU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2bU] 
                                   >> 0x15U)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                                                 >> 0x16U)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                       >> 0xfU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2dU] 
                                   >> 0xdU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                                                >> 0x16U)));
    }
    vlTOPp->__Vtableidx135 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable135_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx135];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable135_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx135];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable135_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx135];
    vlTOPp->__Vtableidx136 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en) 
                               << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable136_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx136];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable136_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx136];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable136_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx136];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4aU] 
                        >> 0x1bU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4aU] 
                        >> 0x1bU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4aU] 
                        >> 0x1bU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                         >> 0xcU));
        }
    } else {
        if ((((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full)))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4aU] 
                        >> 0x1bU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject 
                        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
                                 >> 0xcU));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (1U & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (2U & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
                    << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (4U & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
                    << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (8U & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
                    << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x10U & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
                       << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x20U & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
                       << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x40U & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
                       << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x80U & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be) 
                       << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x100U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                            >> 1U)) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x200U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                            >> 1U)) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x400U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                            >> 1U)) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x800U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                            >> 1U)) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x1000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                             >> 1U)) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x2000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                             >> 1U)) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x4000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                             >> 1U)) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x8000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                             >> 1U)) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x10000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                              >> 2U)) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x20000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                              >> 2U)) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x40000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                              >> 2U)) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x80000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                              >> 2U)) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x100000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                               >> 2U)) << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x200000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                               >> 2U)) << 0x15U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x400000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                               >> 2U)) << 0x16U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x800000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                               >> 2U)) << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x1000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                >> 3U)) << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x2000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                >> 3U)) << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x4000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                >> 3U)) << 0x1aU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x8000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                >> 3U)) << 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x10000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                 >> 3U)) << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x20000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                 >> 3U)) << 0x1dU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x40000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                 >> 3U)) << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M) 
           | (0x80000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                 >> 3U)) << 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                       >> 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (2U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                        >> 4U)) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (4U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                        >> 4U)) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (8U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                        >> 4U)) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x10U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                           >> 4U)) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x20U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                           >> 4U)) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x40U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                           >> 4U)) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x80U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                           >> 4U)) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x100U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                            >> 5U)) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x200U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                            >> 5U)) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x400U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                            >> 5U)) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x800U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                            >> 5U)) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x1000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                             >> 5U)) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x2000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                             >> 5U)) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x4000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                             >> 5U)) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x8000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                             >> 5U)) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x10000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                              >> 6U)) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x20000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                              >> 6U)) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x40000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                              >> 6U)) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x80000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                              >> 6U)) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x100000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                               >> 6U)) << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x200000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                               >> 6U)) << 0x15U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x400000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                               >> 6U)) << 0x16U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x800000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                               >> 6U)) << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x1000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                >> 7U)) << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x2000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                >> 7U)) << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x4000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                >> 7U)) << 0x1aU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x8000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                >> 7U)) << 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x10000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                 >> 7U)) << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x20000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                 >> 7U)) << 0x1dU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x40000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                 >> 7U)) << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M) 
           | (0x80000000U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                 >> 7U)) << 0x1fU)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4406[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                         >> 0xaU));
        __Vtemp4406[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                     << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                                  >> 0xaU)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                             >> 0xaU));
    } else {
        __Vtemp4406[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                         >> 5U));
        __Vtemp4406[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                     << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                                                  >> 5U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
                << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                             >> 5U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
        = __Vtemp4406[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]) 
           | __Vtemp4406[2U]);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4411[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                        >> 0x14U));
        __Vtemp4411[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                        >> 0x14U));
        __Vtemp4411[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                     << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                                 >> 0x14U)));
    } else {
        __Vtemp4411[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                         >> 0xfU));
        __Vtemp4411[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                         >> 0xfU));
        __Vtemp4411[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                     << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                                  >> 0xfU)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = ((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]) 
           | (0xffffffe0U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                   << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                               >> 0x14U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                   << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                                >> 0xfU))) 
                             << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
        = ((0x1fU & (__Vtemp4411[0U] >> 0x1bU)) | (0xffffffe0U 
                                                   & (__Vtemp4411[1U] 
                                                      << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = ((0xfffffc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U]) 
           | ((0x1fU & (__Vtemp4411[1U] >> 0x1bU)) 
              | (0xffffffe0U & (__Vtemp4411[2U] << 5U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel) {
        __Vtemp4416[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                      >> 0x1eU));
        __Vtemp4416[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                      >> 0x1eU));
        __Vtemp4416[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                     << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                                               >> 0x1eU)));
    } else {
        __Vtemp4416[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                      >> 0x19U));
        __Vtemp4416[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                      >> 0x19U));
        __Vtemp4416[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                     << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                               >> 0x19U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = ((0x3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U]) 
           | (0xfffffc00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                   << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                             >> 0x1eU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                   << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                             >> 0x19U))) 
                             << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
        = ((0x3ffU & (__Vtemp4416[0U] >> 0x16U)) | 
           (0xfffffc00U & (__Vtemp4416[1U] << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = ((0xffff8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U]) 
           | ((0x3ffU & (__Vtemp4416[1U] >> 0x16U)) 
              | (0xfffffc00U & (__Vtemp4416[2U] << 0xaU))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4421[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                         >> 8U));
        __Vtemp4421[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                         >> 8U));
        __Vtemp4421[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                     << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                                  >> 8U)));
    } else {
        __Vtemp4421[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                         >> 3U));
        __Vtemp4421[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                                         >> 3U));
        __Vtemp4421[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                     << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                                  >> 3U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = ((0x7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U]) 
           | (0xffff8000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                   << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                                >> 8U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                                   << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                                >> 3U))) 
                             << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
        = ((0x7fffU & (__Vtemp4421[0U] >> 0x11U)) | 
           (0xffff8000U & (__Vtemp4421[1U] << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U]) 
           | ((0x7fffU & (__Vtemp4421[1U] >> 0x11U)) 
              | (0xffff8000U & (__Vtemp4421[2U] << 0xfU))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) {
        __Vtemp4426[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                        >> 0x12U));
        __Vtemp4426[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                        >> 0x12U));
        __Vtemp4426[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                     << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                                 >> 0x12U)));
    } else {
        __Vtemp4426[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                         >> 0xdU));
        __Vtemp4426[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                         >> 0xdU));
        __Vtemp4426[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                     << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                                  >> 0xdU)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U]) 
           | (0xfff00000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                   << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                               >> 0x12U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                   << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                                >> 0xdU))) 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
        = ((0xfffffU & (__Vtemp4426[0U] >> 0xcU)) | 
           (0xfff00000U & (__Vtemp4426[1U] << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((0xfe000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU]) 
           | ((0xfffffU & (__Vtemp4426[1U] >> 0xcU)) 
              | (0xfff00000U & (__Vtemp4426[2U] << 0x14U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel) {
        __Vtemp4431[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                      >> 0x1cU));
        __Vtemp4431[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                      >> 0x1cU));
        __Vtemp4431[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                     << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
                                               >> 0x1cU)));
    } else {
        __Vtemp4431[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                      >> 0x17U));
        __Vtemp4431[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                      >> 0x17U));
        __Vtemp4431[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                     << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                               >> 0x17U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((0x1ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU]) 
           | (0xfe000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                   << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                             >> 0x1cU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                   << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                             >> 0x17U))) 
                             << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
        = ((0x1ffffffU & (__Vtemp4431[0U] >> 7U)) | 
           (0xfe000000U & (__Vtemp4431[1U] << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU]) 
           | ((0x1ffffffU & (__Vtemp4431[1U] >> 7U)) 
              | (0xfe000000U & (__Vtemp4431[2U] << 0x19U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel) {
        __Vtemp4436[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                         >> 6U));
        __Vtemp4436[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x20U] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                         >> 6U));
        __Vtemp4436[2U] = (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x20U] 
                                    >> 6U));
    } else {
        __Vtemp4436[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                         >> 1U));
        __Vtemp4436[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                                         >> 1U));
        __Vtemp4436[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                     << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                                  >> 1U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((0x3fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU]) 
           | (0xc0000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                   << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                                >> 6U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                                   << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                                >> 1U))) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
        = ((0x3fffffffU & (__Vtemp4436[0U] >> 2U)) 
           | (0xc0000000U & (__Vtemp4436[1U] << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
        = ((0x3fffffffU & (__Vtemp4436[1U] >> 2U)) 
           | (0xc0000000U & (__Vtemp4436[2U] << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
        = ((0xfffffff8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU]) 
           | (0x3fffffffU & (__Vtemp4436[2U] >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[2U] 
        = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[2U]) 
           | (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4444[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                         >> 0xaU));
        __Vtemp4444[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                     << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                                  >> 0xaU)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                             >> 0xaU));
    } else {
        __Vtemp4444[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                         >> 5U));
        __Vtemp4444[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                     << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                                                  >> 5U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
                << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                             >> 5U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
        = __Vtemp4444[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]) 
           | __Vtemp4444[2U]);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4449[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                        >> 0x14U));
        __Vtemp4449[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                        >> 0x14U));
        __Vtemp4449[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                     << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                                 >> 0x14U)));
    } else {
        __Vtemp4449[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                         >> 0xfU));
        __Vtemp4449[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                         >> 0xfU));
        __Vtemp4449[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                     << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                                  >> 0xfU)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = ((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]) 
           | (0xffffffe0U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                   << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                               >> 0x14U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                   << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                                >> 0xfU))) 
                             << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
        = ((0x1fU & (__Vtemp4449[0U] >> 0x1bU)) | (0xffffffe0U 
                                                   & (__Vtemp4449[1U] 
                                                      << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = ((0xfffffc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U]) 
           | ((0x1fU & (__Vtemp4449[1U] >> 0x1bU)) 
              | (0xffffffe0U & (__Vtemp4449[2U] << 5U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel) {
        __Vtemp4454[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                      >> 0x1eU));
        __Vtemp4454[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                      >> 0x1eU));
        __Vtemp4454[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                     << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                                               >> 0x1eU)));
    } else {
        __Vtemp4454[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                      >> 0x19U));
        __Vtemp4454[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                      >> 0x19U));
        __Vtemp4454[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                     << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                               >> 0x19U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = ((0x3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U]) 
           | (0xfffffc00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                   << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                             >> 0x1eU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                   << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                             >> 0x19U))) 
                             << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
        = ((0x3ffU & (__Vtemp4454[0U] >> 0x16U)) | 
           (0xfffffc00U & (__Vtemp4454[1U] << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = ((0xffff8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U]) 
           | ((0x3ffU & (__Vtemp4454[1U] >> 0x16U)) 
              | (0xfffffc00U & (__Vtemp4454[2U] << 0xaU))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4459[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                         >> 8U));
        __Vtemp4459[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                         >> 8U));
        __Vtemp4459[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                     << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                                  >> 8U)));
    } else {
        __Vtemp4459[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                         >> 3U));
        __Vtemp4459[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                                         >> 3U));
        __Vtemp4459[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                     << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                                  >> 3U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = ((0x7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U]) 
           | (0xffff8000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                   << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                                >> 8U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                                   << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                                >> 3U))) 
                             << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
        = ((0x7fffU & (__Vtemp4459[0U] >> 0x11U)) | 
           (0xffff8000U & (__Vtemp4459[1U] << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U]) 
           | ((0x7fffU & (__Vtemp4459[1U] >> 0x11U)) 
              | (0xffff8000U & (__Vtemp4459[2U] << 0xfU))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) {
        __Vtemp4464[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                        >> 0x12U));
        __Vtemp4464[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                        >> 0x12U));
        __Vtemp4464[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                     << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                                 >> 0x12U)));
    } else {
        __Vtemp4464[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                         >> 0xdU));
        __Vtemp4464[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                         >> 0xdU));
        __Vtemp4464[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                     << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                                  >> 0xdU)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U]) 
           | (0xfff00000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                   << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                               >> 0x12U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                   << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                                >> 0xdU))) 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
        = ((0xfffffU & (__Vtemp4464[0U] >> 0xcU)) | 
           (0xfff00000U & (__Vtemp4464[1U] << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((0xfe000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU]) 
           | ((0xfffffU & (__Vtemp4464[1U] >> 0xcU)) 
              | (0xfff00000U & (__Vtemp4464[2U] << 0x14U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel) {
        __Vtemp4469[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                      >> 0x1cU));
        __Vtemp4469[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                      >> 0x1cU));
        __Vtemp4469[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                     << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
                                               >> 0x1cU)));
    } else {
        __Vtemp4469[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                      >> 0x17U));
        __Vtemp4469[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                      >> 0x17U));
        __Vtemp4469[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                     << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                               >> 0x17U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((0x1ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU]) 
           | (0xfe000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                   << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                             >> 0x1cU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                   << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                             >> 0x17U))) 
                             << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
        = ((0x1ffffffU & (__Vtemp4469[0U] >> 7U)) | 
           (0xfe000000U & (__Vtemp4469[1U] << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU]) 
           | ((0x1ffffffU & (__Vtemp4469[1U] >> 7U)) 
              | (0xfe000000U & (__Vtemp4469[2U] << 0x19U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel) {
        __Vtemp4474[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                         >> 6U));
        __Vtemp4474[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x20U] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                         >> 6U));
        __Vtemp4474[2U] = (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x20U] 
                                    >> 6U));
    } else {
        __Vtemp4474[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                         >> 1U));
        __Vtemp4474[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                                         >> 1U));
        __Vtemp4474[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                     << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                                  >> 1U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((0x3fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU]) 
           | (0xc0000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                   << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                                >> 6U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                                   << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                                >> 1U))) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
        = ((0x3fffffffU & (__Vtemp4474[0U] >> 2U)) 
           | (0xc0000000U & (__Vtemp4474[1U] << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
        = ((0x3fffffffU & (__Vtemp4474[1U] >> 2U)) 
           | (0xc0000000U & (__Vtemp4474[2U] << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
        = ((0xfffffff8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU]) 
           | (0x3fffffffU & (__Vtemp4474[2U] >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[2U] 
        = ((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[2U]) 
           | (0xffffffe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                             << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[3U] 
        = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                     >> 0x1bU)) | (0xffffffe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                  << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[4U] 
        = ((0xfffffc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[4U]) 
           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0x1bU)) | (0x3e0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                << 5U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4482[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                         >> 0xaU));
        __Vtemp4482[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                     << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                                  >> 0xaU)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                             >> 0xaU));
    } else {
        __Vtemp4482[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                         >> 5U));
        __Vtemp4482[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                     << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                                                  >> 5U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
                << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                             >> 5U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
        = __Vtemp4482[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]) 
           | __Vtemp4482[2U]);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4487[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                        >> 0x14U));
        __Vtemp4487[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                        >> 0x14U));
        __Vtemp4487[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                     << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                                 >> 0x14U)));
    } else {
        __Vtemp4487[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                         >> 0xfU));
        __Vtemp4487[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                         >> 0xfU));
        __Vtemp4487[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                     << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                                  >> 0xfU)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = ((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]) 
           | (0xffffffe0U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                   << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                               >> 0x14U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                   << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                                >> 0xfU))) 
                             << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
        = ((0x1fU & (__Vtemp4487[0U] >> 0x1bU)) | (0xffffffe0U 
                                                   & (__Vtemp4487[1U] 
                                                      << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = ((0xfffffc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U]) 
           | ((0x1fU & (__Vtemp4487[1U] >> 0x1bU)) 
              | (0xffffffe0U & (__Vtemp4487[2U] << 5U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel) {
        __Vtemp4492[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                      >> 0x1eU));
        __Vtemp4492[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                      >> 0x1eU));
        __Vtemp4492[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                     << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                                               >> 0x1eU)));
    } else {
        __Vtemp4492[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                      >> 0x19U));
        __Vtemp4492[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                      >> 0x19U));
        __Vtemp4492[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                     << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                               >> 0x19U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = ((0x3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U]) 
           | (0xfffffc00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                   << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                             >> 0x1eU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                   << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                             >> 0x19U))) 
                             << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
        = ((0x3ffU & (__Vtemp4492[0U] >> 0x16U)) | 
           (0xfffffc00U & (__Vtemp4492[1U] << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = ((0xffff8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U]) 
           | ((0x3ffU & (__Vtemp4492[1U] >> 0x16U)) 
              | (0xfffffc00U & (__Vtemp4492[2U] << 0xaU))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4497[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                         >> 8U));
        __Vtemp4497[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                         >> 8U));
        __Vtemp4497[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                     << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                                  >> 8U)));
    } else {
        __Vtemp4497[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                         >> 3U));
        __Vtemp4497[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                                         >> 3U));
        __Vtemp4497[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                     << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                                  >> 3U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = ((0x7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U]) 
           | (0xffff8000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                   << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                                >> 8U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                                   << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                                >> 3U))) 
                             << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
        = ((0x7fffU & (__Vtemp4497[0U] >> 0x11U)) | 
           (0xffff8000U & (__Vtemp4497[1U] << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U]) 
           | ((0x7fffU & (__Vtemp4497[1U] >> 0x11U)) 
              | (0xffff8000U & (__Vtemp4497[2U] << 0xfU))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) {
        __Vtemp4502[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                        >> 0x12U));
        __Vtemp4502[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                        >> 0x12U));
        __Vtemp4502[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                     << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                                 >> 0x12U)));
    } else {
        __Vtemp4502[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                         >> 0xdU));
        __Vtemp4502[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                         >> 0xdU));
        __Vtemp4502[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                     << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                                  >> 0xdU)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U]) 
           | (0xfff00000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                   << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                               >> 0x12U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                   << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                                >> 0xdU))) 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
        = ((0xfffffU & (__Vtemp4502[0U] >> 0xcU)) | 
           (0xfff00000U & (__Vtemp4502[1U] << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((0xfe000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU]) 
           | ((0xfffffU & (__Vtemp4502[1U] >> 0xcU)) 
              | (0xfff00000U & (__Vtemp4502[2U] << 0x14U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel) {
        __Vtemp4507[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                      >> 0x1cU));
        __Vtemp4507[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                      >> 0x1cU));
        __Vtemp4507[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                     << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
                                               >> 0x1cU)));
    } else {
        __Vtemp4507[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                      >> 0x17U));
        __Vtemp4507[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                      >> 0x17U));
        __Vtemp4507[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                     << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                               >> 0x17U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((0x1ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU]) 
           | (0xfe000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                   << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                             >> 0x1cU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                   << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                             >> 0x17U))) 
                             << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
        = ((0x1ffffffU & (__Vtemp4507[0U] >> 7U)) | 
           (0xfe000000U & (__Vtemp4507[1U] << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU]) 
           | ((0x1ffffffU & (__Vtemp4507[1U] >> 7U)) 
              | (0xfe000000U & (__Vtemp4507[2U] << 0x19U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel) {
        __Vtemp4512[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                         >> 6U));
        __Vtemp4512[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x20U] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                         >> 6U));
        __Vtemp4512[2U] = (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x20U] 
                                    >> 6U));
    } else {
        __Vtemp4512[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                         >> 1U));
        __Vtemp4512[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                                         >> 1U));
        __Vtemp4512[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                     << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                                  >> 1U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((0x3fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU]) 
           | (0xc0000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                   << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                                >> 6U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                                   << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                                >> 1U))) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
        = ((0x3fffffffU & (__Vtemp4512[0U] >> 2U)) 
           | (0xc0000000U & (__Vtemp4512[1U] << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
        = ((0x3fffffffU & (__Vtemp4512[1U] >> 2U)) 
           | (0xc0000000U & (__Vtemp4512[2U] << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
        = ((0xfffffff8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU]) 
           | (0x3fffffffU & (__Vtemp4512[2U] >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[4U] 
        = ((0x3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[4U]) 
           | (0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                             << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[5U] 
        = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                      >> 0x16U)) | (0xfffffc00U & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                   << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[6U] 
        = ((0xffff8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[6U]) 
           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                         >> 0x16U)) | (0x7c00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                  << 0xaU))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4520[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                         >> 0xaU));
        __Vtemp4520[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                     << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                                  >> 0xaU)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                             >> 0xaU));
    } else {
        __Vtemp4520[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                         >> 5U));
        __Vtemp4520[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                     << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                                                  >> 5U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
                << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                             >> 5U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
        = __Vtemp4520[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]) 
           | __Vtemp4520[2U]);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4525[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                        >> 0x14U));
        __Vtemp4525[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                        >> 0x14U));
        __Vtemp4525[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                     << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                                 >> 0x14U)));
    } else {
        __Vtemp4525[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                         >> 0xfU));
        __Vtemp4525[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                         >> 0xfU));
        __Vtemp4525[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                     << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                                  >> 0xfU)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = ((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]) 
           | (0xffffffe0U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                   << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                               >> 0x14U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                   << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                                >> 0xfU))) 
                             << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
        = ((0x1fU & (__Vtemp4525[0U] >> 0x1bU)) | (0xffffffe0U 
                                                   & (__Vtemp4525[1U] 
                                                      << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = ((0xfffffc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U]) 
           | ((0x1fU & (__Vtemp4525[1U] >> 0x1bU)) 
              | (0xffffffe0U & (__Vtemp4525[2U] << 5U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel) {
        __Vtemp4530[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                      >> 0x1eU));
        __Vtemp4530[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                      >> 0x1eU));
        __Vtemp4530[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                     << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                                               >> 0x1eU)));
    } else {
        __Vtemp4530[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                      >> 0x19U));
        __Vtemp4530[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                      >> 0x19U));
        __Vtemp4530[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                     << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                               >> 0x19U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = ((0x3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U]) 
           | (0xfffffc00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                   << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                             >> 0x1eU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                   << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                             >> 0x19U))) 
                             << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
        = ((0x3ffU & (__Vtemp4530[0U] >> 0x16U)) | 
           (0xfffffc00U & (__Vtemp4530[1U] << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = ((0xffff8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U]) 
           | ((0x3ffU & (__Vtemp4530[1U] >> 0x16U)) 
              | (0xfffffc00U & (__Vtemp4530[2U] << 0xaU))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp4535[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                         >> 8U));
        __Vtemp4535[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                         >> 8U));
        __Vtemp4535[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                     << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                                  >> 8U)));
    } else {
        __Vtemp4535[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                         >> 3U));
        __Vtemp4535[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                                         >> 3U));
        __Vtemp4535[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                     << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                                  >> 3U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = ((0x7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U]) 
           | (0xffff8000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                                   << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
                                                >> 8U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
                                   << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                                >> 3U))) 
                             << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[7U] 
        = ((0x7fffU & (__Vtemp4535[0U] >> 0x11U)) | 
           (0xffff8000U & (__Vtemp4535[1U] << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U]) 
           | ((0x7fffU & (__Vtemp4535[1U] >> 0x11U)) 
              | (0xffff8000U & (__Vtemp4535[2U] << 0xfU))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) {
        __Vtemp4540[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                        >> 0x12U));
        __Vtemp4540[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                        >> 0x12U));
        __Vtemp4540[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                     << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                                 >> 0x12U)));
    } else {
        __Vtemp4540[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                         >> 0xdU));
        __Vtemp4540[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                         >> 0xdU));
        __Vtemp4540[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                     << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                                  >> 0xdU)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[8U]) 
           | (0xfff00000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
                                   << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
                                               >> 0x12U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
                                   << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
                                                >> 0xdU))) 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[9U] 
        = ((0xfffffU & (__Vtemp4540[0U] >> 0xcU)) | 
           (0xfff00000U & (__Vtemp4540[1U] << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((0xfe000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU]) 
           | ((0xfffffU & (__Vtemp4540[1U] >> 0xcU)) 
              | (0xfff00000U & (__Vtemp4540[2U] << 0x14U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel) {
        __Vtemp4545[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                      >> 0x1cU));
        __Vtemp4545[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                      >> 0x1cU));
        __Vtemp4545[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                     << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
                                               >> 0x1cU)));
    } else {
        __Vtemp4545[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                      >> 0x17U));
        __Vtemp4545[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                      >> 0x17U));
        __Vtemp4545[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                     << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                               >> 0x17U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((0x1ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xaU]) 
           | (0xfe000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
                                   << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
                                             >> 0x1cU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
                                   << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
                                             >> 0x17U))) 
                             << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
        = ((0x1ffffffU & (__Vtemp4545[0U] >> 7U)) | 
           (0xfe000000U & (__Vtemp4545[1U] << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU]) 
           | ((0x1ffffffU & (__Vtemp4545[1U] >> 7U)) 
              | (0xfe000000U & (__Vtemp4545[2U] << 0x19U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel) {
        __Vtemp4550[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                         >> 6U));
        __Vtemp4550[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x20U] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                         >> 6U));
        __Vtemp4550[2U] = (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x20U] 
                                    >> 6U));
    } else {
        __Vtemp4550[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                         >> 1U));
        __Vtemp4550[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                                         >> 1U));
        __Vtemp4550[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                     << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                                  >> 1U)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((0x3fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xcU]) 
           | (0xc0000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
                                   << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
                                                >> 6U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
                                   << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
                                                >> 1U))) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
        = ((0x3fffffffU & (__Vtemp4550[0U] >> 2U)) 
           | (0xc0000000U & (__Vtemp4550[1U] << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
        = ((0x3fffffffU & (__Vtemp4550[1U] >> 2U)) 
           | (0xc0000000U & (__Vtemp4550[2U] << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
        = ((0xfffffff8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0xfU]) 
           | (0x3fffffffU & (__Vtemp4550[2U] >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[6U] 
        = ((0x7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[6U]) 
           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                             << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[7U] 
        = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                       >> 0x11U)) | (0xffff8000U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[8U] 
        = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                       >> 0x11U)) | (0xf8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                           >> 4U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject)
            ? (3U & ((IData)(1U) << (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                           >> 0xaU))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen 
        = ((0xeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[2U] 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen 
        = ((0xdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[4U] 
                    >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[3U] 
            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[2U] 
                         >> 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen 
        = ((0xbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)) 
           | (4U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[6U] 
                    >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[5U] 
            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[4U] 
                         >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen 
        = ((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)) 
           | (8U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[8U] 
                    >> 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[7U] 
            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[6U] 
                         >> 0xfU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[4U] 
            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[3U] 
                         >> 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[6U] 
            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[5U] 
                         >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[8U] 
            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[7U] 
                         >> 0xfU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be 
        = ((0xfff0U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
           | (0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be 
        = ((0xff0fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
           | (0xf0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[5U] 
                        << 0x1fU) | (0x7ffffff0U & 
                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[4U] 
                                      >> 1U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be 
        = ((0xf0ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
           | (0xf00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[7U] 
                         << 0x1eU) | (0x3fffff00U & 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[6U] 
                                       >> 2U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
           | (0xf000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o[8U] 
                         >> 3U)));
    vlTOPp->__Vtableidx89 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                              << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                         << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable89_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx89];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable89_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx89];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable89_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx89];
    vlTOPp->__Vtableidx90 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                              << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                         << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable90_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx90];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable90_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx90];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable90_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx90];
    vlTOPp->__Vtableidx93 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                              << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                         << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable93_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx93];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable93_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx93];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable93_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx93];
    vlTOPp->__Vtableidx94 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                              << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                         << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable94_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx94];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable94_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx94];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable94_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx94];
    vlTOPp->__Vtableidx97 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                              << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                         << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable97_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx97];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable97_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx97];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable97_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx97];
    vlTOPp->__Vtableidx98 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                              << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                         << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable98_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx98];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable98_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx98];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable98_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx98];
    vlTOPp->__Vtableidx101 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable101_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx101];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable101_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx101];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable101_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx101];
    vlTOPp->__Vtableidx102 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable102_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx102];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable102_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx102];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable102_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx102];
    vlTOPp->__Vtableidx105 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable105_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx105];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable105_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx105];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable105_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx105];
    vlTOPp->__Vtableidx106 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable106_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx106];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable106_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx106];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable106_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx106];
    vlTOPp->__Vtableidx109 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable109_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx109];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable109_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx109];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable109_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx109];
    vlTOPp->__Vtableidx110 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable110_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx110];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable110_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx110];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable110_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx110];
    vlTOPp->__Vtableidx113 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable113_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx113];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable113_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx113];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable113_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx113];
    vlTOPp->__Vtableidx114 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable114_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx114];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable114_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx114];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable114_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx114];
    vlTOPp->__Vtableidx117 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable117_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx117];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable117_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx117];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable117_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx117];
    vlTOPp->__Vtableidx118 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable118_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx118];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable118_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx118];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable118_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx118];
    vlTOPp->__Vtableidx121 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable121_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx121];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable121_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx121];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable121_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx121];
    vlTOPp->__Vtableidx122 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable122_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx122];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable122_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx122];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable122_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx122];
    vlTOPp->__Vtableidx125 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable125_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx125];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable125_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx125];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable125_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx125];
    vlTOPp->__Vtableidx126 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable126_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx126];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable126_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx126];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable126_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx126];
    vlTOPp->__Vtableidx129 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable129_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx129];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable129_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx129];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable129_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx129];
    vlTOPp->__Vtableidx130 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable130_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx130];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable130_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx130];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable130_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx130];
    vlTOPp->__Vtableidx133 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable133_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx133];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable133_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx133];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable133_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx133];
    vlTOPp->__Vtableidx134 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable134_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx134];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable134_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx134];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable134_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx134];
    vlTOPp->__Vtableidx137 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
        = vlTOPp->__Vtable137_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx137];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = vlTOPp->__Vtable137_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx137];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable137_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx137];
    vlTOPp->__Vtableidx138 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en) 
                               << 4U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en) 
                                          << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
        = vlTOPp->__Vtable138_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en
        [vlTOPp->__Vtableidx138];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = vlTOPp->__Vtable138_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down
        [vlTOPp->__Vtableidx138];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
        = vlTOPp->__Vtable138_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta
        [vlTOPp->__Vtableidx138];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses[0U] 
        = (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[0U] 
           - (IData)(0x1c010000U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses[1U] 
        = (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[1U] 
           - (IData)(0x1c010000U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses[2U] 
        = (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[2U] 
           - (IData)(0x1c010000U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses[3U] 
        = (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[3U] 
           - (IData)(0x1c010000U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (2U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
                    << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (4U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
                    << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (8U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
                    << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
                       << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
                       << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
                       << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)) 
                       << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x100U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 1U)) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x200U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 1U)) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x400U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 1U)) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x800U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 1U)) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x1000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 1U)) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x2000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 1U)) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x4000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 1U)) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x8000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 1U)) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 2U)) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 2U)) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 2U)) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 2U)) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x100000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 2U)) << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x200000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 2U)) << 0x15U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x400000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 2U)) << 0x16U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x800000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 2U)) << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x1000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 3U)) << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x2000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 3U)) << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x4000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 3U)) << 0x1aU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x8000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 3U)) << 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 3U)) << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 3U)) << 0x1dU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 3U)) << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 3U)) << 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                       >> 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (2U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                        >> 4U)) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                        >> 4U)) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (8U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                        >> 4U)) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 4U)) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 4U)) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 4U)) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 4U)) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x100U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 5U)) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x200U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 5U)) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x400U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 5U)) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x800U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 5U)) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x1000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 5U)) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x2000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 5U)) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x4000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 5U)) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x8000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 5U)) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 6U)) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 6U)) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 6U)) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 6U)) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x100000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 6U)) << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x200000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 6U)) << 0x15U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x400000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 6U)) << 0x16U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x800000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 6U)) << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x1000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 7U)) << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x2000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 7U)) << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x4000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 7U)) << 0x1aU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x8000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 7U)) << 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 7U)) << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 7U)) << 0x1dU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 7U)) << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 7U)) << 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                       >> 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (2U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                        >> 8U)) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                        >> 8U)) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (8U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                        >> 8U)) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 8U)) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 8U)) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 8U)) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 8U)) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x100U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 9U)) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x200U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 9U)) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x400U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 9U)) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x800U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 9U)) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x1000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 9U)) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x2000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 9U)) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x4000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 9U)) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x8000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 9U)) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 0xaU)) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 0xaU)) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 0xaU)) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 0xaU)) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x100000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 0xaU)) << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x200000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 0xaU)) << 0x15U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x400000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 0xaU)) << 0x16U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x800000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 0xaU)) << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x1000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 0xbU)) << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x2000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 0xbU)) << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x4000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 0xbU)) << 0x1aU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x8000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 0xbU)) << 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 0xbU)) << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 0xbU)) << 0x1dU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 0xbU)) << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 0xbU)) << 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                       >> 0xcU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (2U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                        >> 0xcU)) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                        >> 0xcU)) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (8U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                        >> 0xcU)) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 0xcU)) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 0xcU)) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 0xcU)) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                           >> 0xcU)) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x100U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 0xdU)) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x200U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 0xdU)) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x400U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 0xdU)) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x800U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                            >> 0xdU)) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x1000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 0xdU)) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x2000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 0xdU)) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x4000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 0xdU)) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x8000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                             >> 0xdU)) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 0xeU)) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 0xeU)) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 0xeU)) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                              >> 0xeU)) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x100000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 0xeU)) << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x200000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 0xeU)) << 0x15U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x400000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 0xeU)) << 0x16U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x800000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                               >> 0xeU)) << 0x17U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x1000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 0xfU)) << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x2000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 0xfU)) << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x4000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 0xfU)) << 0x1aU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x8000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                >> 0xfU)) << 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x10000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 0xfU)) << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x20000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 0xfU)) << 0x1dU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x40000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 0xfU)) << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M) 
           | (0x80000000U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                 >> 0xfU)) << 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
}
