TRACE::2021-03-18.13:50:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.13:50:11::SCWPlatform::Opened new HwDB with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:11::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-18.13:50:11::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw"
		}]
}
TRACE::2021-03-18.13:50:11::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-18.13:50:11::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.13:50:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.13:50:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.13:50:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:12::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.13:50:12::SCWPlatform::Generating the sources  .
TRACE::2021-03-18.13:50:12::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-18.13:50:12::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-18.13:50:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.13:50:12::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:12::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:12::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:12::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:12::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:12::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:12::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-18.13:50:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-18.13:50:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-18.13:50:12::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-18.13:50:22::SCWPlatform::Generating sources Done.
TRACE::2021-03-18.13:50:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-18.13:50:22::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-18.13:50:22::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-18.13:50:22::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.13:50:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.13:50:23::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.13:50:23::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.13:50:23::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.13:50:23::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.13:50:23::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:23::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:23::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:23::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.13:50:23::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-18.13:50:23::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-18.13:50:23::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.13:50:23::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-18.13:50:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:25::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:25::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-18.13:50:25::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-18.13:50:25::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-18.13:50:25::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.13:50:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.13:50:25::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:25::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:25::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:25::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:25::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:25::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:25::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:25::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:25::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:25::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:25::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-18.13:50:26::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-18.13:50:26::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.13:50:26::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-18.13:50:26::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.13:50:26::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.13:50:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.13:50:26::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-18.13:50:26::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.13:50:26::SCWSystem::Not a boot domain 
LOG::2021-03-18.13:50:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.13:50:26::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.13:50:26::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.13:50:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-18.13:50:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-18.13:50:26::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.13:50:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.13:50:26::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.13:50:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.13:50:26::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-18.13:50:26::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-18.13:50:26::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.13:50:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.13:50:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-18.13:50:26::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-18.13:50:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.13:50:26::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-18.13:50:26::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-18.13:50:26::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.13:50:26::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-18.13:50:26::SCWSystem::dir created 
TRACE::2021-03-18.13:50:26::SCWSystem::Writing the bif 
TRACE::2021-03-18.13:50:26::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.13:50:26::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.13:50:26::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.13:50:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:26::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:26::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.13:50:27::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.13:50:28::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:28::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:28::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:28::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.13:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.13:50:28::SCWPlatform::Clearing the existing platform
TRACE::2021-03-18.13:50:28::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-18.13:50:28::SCWBDomain::clearing the fsbl build
TRACE::2021-03-18.13:50:28::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:28::SCWSystem::Clearing the domains completed.
TRACE::2021-03-18.13:50:28::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.13:50:30::SCWPlatform::Opened new HwDB with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:30::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-18.13:50:30::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-18.13:50:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.13:50:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.13:50:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.13:50:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.13:50:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.13:50:30::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:30::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.13:50:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.13:50:31::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.13:50:31::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:31::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.13:50:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWReader::No isolation master present  
TRACE::2021-03-18.13:50:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.13:50:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.13:50:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:31::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.13:50:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.13:50:31::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:50:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:50:31::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:50:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.13:50:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:31::SCWReader::No isolation master present  
LOG::2021-03-18.13:50:37::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-18.13:50:37::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.13:50:37::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-18.13:50:37::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.13:50:37::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.13:50:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.13:50:37::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-18.13:50:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:37::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:37::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:50:37::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-18.13:50:37::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.13:50:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.13:50:37::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make 
TRACE::2021-03-18.13:50:37::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-18.13:50:37::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:37::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-18.13:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.13:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.13:50:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.13:50:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:37::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:37::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.13:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-18.13:50:37::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-18.13:50:37::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:37::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:37::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.13:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.13:50:37::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.13:50:37::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:37::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:37::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.13:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.13:50:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.13:50:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:37::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:37::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.13:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:37::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:37::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.13:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.13:50:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.13:50:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:37::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:37::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.13:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.13:50:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.13:50:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:37::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:37::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.13:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.13:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-18.13:50:38::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-18.13:50:38::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.13:50:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.13:50:38::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-18.13:50:38::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-18.13:50:38::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.13:50:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.13:50:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:38::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.13:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.13:50:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.13:50:38::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:38::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.13:50:38::SCWBDomain::"Compiling axidma"

TRACE::2021-03-18.13:50:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:39::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.13:50:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.13:50:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.13:50:39::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.13:50:39::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:39::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.13:50:39::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-18.13:50:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:39::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.13:50:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.13:50:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-18.13:50:39::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-18.13:50:39::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:39::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.13:50:39::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-18.13:50:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:40::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.13:50:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.13:50:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.13:50:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.13:50:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:40::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.13:50:40::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-18.13:50:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:40::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.13:50:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.13:50:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:40::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.13:50:40::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-18.13:50:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:40::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.13:50:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.13:50:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.13:50:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.13:50:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:40::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.13:50:40::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-18.13:50:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:41::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.13:50:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.13:50:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.13:50:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.13:50:41::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:41::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.13:50:41::SCWBDomain::"Compiling emacps"

TRACE::2021-03-18.13:50:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:42::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.13:50:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.13:50:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:42::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.13:50:42::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-18.13:50:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:42::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.13:50:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-18.13:50:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-18.13:50:42::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-18.13:50:42::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-18.13:50:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:42::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-18.13:50:42::SCWBDomain::"Compiling prc"

TRACE::2021-03-18.13:50:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:43::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-18.13:50:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.13:50:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:43::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.13:50:43::SCWBDomain::"Compiling qspips"

TRACE::2021-03-18.13:50:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:44::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.13:50:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.13:50:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:44::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.13:50:44::SCWBDomain::"Compiling scugic"

TRACE::2021-03-18.13:50:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:44::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.13:50:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.13:50:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.13:50:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.13:50:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:44::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.13:50:44::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-18.13:50:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:45::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.13:50:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.13:50:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:45::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.13:50:45::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-18.13:50:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:45::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.13:50:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.13:50:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-18.13:50:45::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-18.13:50:45::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-18.13:50:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:45::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.13:50:45::SCWBDomain::"Compiling sdps"

TRACE::2021-03-18.13:50:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:46::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.13:50:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.13:50:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.13:50:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.13:50:46::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:46::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.13:50:46::SCWBDomain::"Compiling standalone"

TRACE::2021-03-18.13:50:49::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:49::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.13:50:49::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:49::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.13:50:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:49::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.13:50:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.13:50:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:49::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.13:50:49::SCWBDomain::"Compiling uartps"

TRACE::2021-03-18.13:50:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:50::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.13:50:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.13:50:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.13:50:50::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.13:50:50::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:50::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.13:50:50::SCWBDomain::"Compiling usbps"

TRACE::2021-03-18.13:50:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:51::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.13:50:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.13:50:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:51::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.13:50:51::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-18.13:50:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:51::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.13:50:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.13:50:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:51::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.13:50:51::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-18.13:50:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:52::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.13:50:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-18.13:50:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.13:50:52::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.13:50:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:52::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.13:50:52::SCWBDomain::'Finished building libraries'

TRACE::2021-03-18.13:50:52::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.13:50:52::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-18.13:50:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-18.13:50:52::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-18.13:50:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.13:50:52::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.13:50:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.13:50:52::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.13:50:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-18.13:50:52::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.13:50:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.13:50:53::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.13:50:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-18.13:50:53::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.13:50:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.13:50:53::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.13:50:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.13:50:53::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.13:50:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.13:50:53::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.13:50:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-18.13:50:53::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.13:50:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.13:50:53::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.13:50:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-18.13:50:53::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.13:50:53::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-18.13:50:53::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-18.13:50:53::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-18.13:50:53::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-18.13:50:53::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-18.13:50:53::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.13:50:54::SCWSystem::Not a boot domain 
LOG::2021-03-18.13:50:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.13:50:54::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.13:50:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.13:50:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-18.13:50:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-18.13:50:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.13:50:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:50:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:50:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:50:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:50:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:50:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:50:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:50:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:54::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.13:50:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:50:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.13:50:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.13:50:54::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-18.13:50:54::SCWMssOS::doing bsp build ... 
TRACE::2021-03-18.13:50:54::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.13:50:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.13:50:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-18.13:50:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-18.13:50:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.13:50:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.13:50:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.13:50:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.13:50:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.13:50:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.13:50:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.13:50:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.13:50:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-18.13:50:54::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-18.13:50:54::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.13:50:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.13:50:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.13:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-18.13:50:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-18.13:50:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.13:50:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.13:50:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.13:50:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.13:50:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.13:50:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.13:50:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.13:50:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.13:50:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.13:50:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.13:50:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:55::SCWMssOS::"Compiling axidma"

TRACE::2021-03-18.13:50:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.13:50:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.13:50:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.13:50:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:55::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-18.13:50:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.13:50:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-18.13:50:55::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-18.13:50:55::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:56::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-18.13:50:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.13:50:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.13:50:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.13:50:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:56::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-18.13:50:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.13:50:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:56::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-18.13:50:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.13:50:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.13:50:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.13:50:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:56::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-18.13:50:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.13:50:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.13:50:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.13:50:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:50:57::SCWMssOS::"Compiling emacps"

TRACE::2021-03-18.13:50:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.13:50:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:58::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-18.13:50:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-18.13:50:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-18.13:50:58::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-18.13:50:58::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-18.13:50:58::SCWMssOS::"Compiling prc"

TRACE::2021-03-18.13:50:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.13:50:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:50:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:50:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.13:50:59::SCWMssOS::"Compiling qspips"

TRACE::2021-03-18.13:51:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.13:51:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:51:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:51:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.13:51:00::SCWMssOS::"Compiling scugic"

TRACE::2021-03-18.13:51:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.13:51:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.13:51:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.13:51:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:51:00::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-18.13:51:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.13:51:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:51:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:51:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.13:51:01::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-18.13:51:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.13:51:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-18.13:51:01::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-18.13:51:01::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-18.13:51:01::SCWMssOS::"Compiling sdps"

TRACE::2021-03-18.13:51:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.13:51:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.13:51:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.13:51:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.13:51:02::SCWMssOS::"Compiling standalone"

TRACE::2021-03-18.13:51:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.13:51:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:51:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:51:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.13:51:05::SCWMssOS::"Compiling uartps"

TRACE::2021-03-18.13:51:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.13:51:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.13:51:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.13:51:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.13:51:06::SCWMssOS::"Compiling usbps"

TRACE::2021-03-18.13:51:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.13:51:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.13:51:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.13:51:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.13:51:07::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-18.13:51:07::SCWMssOS::'Finished building libraries'

TRACE::2021-03-18.13:51:07::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.13:51:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.13:51:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-18.13:51:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.13:51:07::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-18.13:51:07::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-18.13:51:07::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.13:51:07::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-18.13:51:07::SCWSystem::dir created 
TRACE::2021-03-18.13:51:07::SCWSystem::Writing the bif 
TRACE::2021-03-18.13:51:07::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.13:51:07::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.13:51:07::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.13:51:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:51:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:51:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:51:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:51:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:51:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.13:51:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.13:51:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.13:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:51:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:51:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:51:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.13:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:51:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:51:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:51:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:51:07::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.13:51:08::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.13:51:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.13:51:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.13:51:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.13:51:08::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.13:51:08::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.13:51:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.13:51:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.13:51:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.13:51:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.14:19:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.14:19:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:01::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-18.14:19:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:03::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-18.14:19:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.14:19:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.14:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.14:19:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.14:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-18.14:19:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:03::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-18.14:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-18.14:19:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.14:19:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.14:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.14:19:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.14:19:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-18.14:19:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:04::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-18.14:19:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.14:19:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.14:19:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.14:19:04::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-18.14:19:04::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.14:19:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.14:19:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.14:19:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-18.14:19:04::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.14:19:06::SCWPlatform::Opened new HwDB with name CPE_Wrapper_5
TRACE::2021-03-18.14:19:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_5
TRACE::2021-03-18.14:19:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_5
TRACE::2021-03-18.14:19:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.14:19:06::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.14:19:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.14:19:06::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.14:19:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.14:19:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.14:19:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.14:19:06::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.14:19:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_5
TRACE::2021-03-18.14:19:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_5
TRACE::2021-03-18.14:19:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_5
TRACE::2021-03-18.14:19:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_5
TRACE::2021-03-18.14:19:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:06::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.14:19:07::SCWPlatform::Clearing the existing platform
TRACE::2021-03-18.14:19:07::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-18.14:19:07::SCWBDomain::clearing the fsbl build
TRACE::2021-03-18.14:19:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:07::SCWSystem::Clearing the domains completed.
TRACE::2021-03-18.14:19:07::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-18.14:19:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:07::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:07::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.14:19:09::SCWPlatform::Opened new HwDB with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:09::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-18.14:19:09::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-18.14:19:09::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.14:19:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.14:19:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.14:19:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:09::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:09::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:09::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:09::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:09::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:09::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.14:19:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:09::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:09::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.14:19:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.14:19:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.14:19:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.14:19:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.14:19:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.14:19:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.14:19:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.14:19:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWReader::No isolation master present  
TRACE::2021-03-18.14:19:10::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.14:19:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.14:19:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.14:19:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.14:19:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.14:19:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.14:19:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.14:19:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.14:19:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-18.14:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:10::SCWReader::No isolation master present  
TRACE::2021-03-18.14:19:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-18.14:19:12::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-18.14:19:12::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-18.14:19:12::SCWPlatform::Opened new HwDB with name CPE_Wrapper_7
TRACE::2021-03-18.14:19:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:13::SCWMssOS::In reload Mss file.
TRACE::2021-03-18.14:19:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-18.14:19:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-18.14:19:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-18.14:19:13::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-18.14:19:13::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-18.14:19:13::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.14:19:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.14:19:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.14:19:13::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.14:19:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.14:19:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.14:19:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-18.14:19:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-18.14:19:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:13::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-03-18.14:19:17::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-18.14:19:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.14:19:17::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-18.14:19:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.14:19:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.14:19:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.14:19:17::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-18.14:19:17::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.14:19:17::SCWSystem::Not a boot domain 
LOG::2021-03-18.14:19:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.14:19:17::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.14:19:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.14:19:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-18.14:19:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-18.14:19:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.14:19:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:17::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-18.14:19:17::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-18.14:19:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:17::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:17::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:17::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:17::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.14:19:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.14:19:17::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:17::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.14:19:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.14:19:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.14:19:17::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-18.14:19:17::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-18.14:19:17::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.14:19:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.14:19:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-18.14:19:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.14:19:17::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-18.14:19:17::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-18.14:19:17::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.14:19:17::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-18.14:19:17::SCWSystem::dir created 
TRACE::2021-03-18.14:19:17::SCWSystem::Writing the bif 
TRACE::2021-03-18.14:19:17::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.14:19:17::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.14:19:17::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.14:19:17::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.14:19:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.14:19:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.14:19:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.14:19:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.14:19:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.14:19:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-18.14:19:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-18.14:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.14:19:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-18.14:19:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-18.14:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:18::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.14:19:18::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.14:19:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.14:19:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.14:19:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.14:19:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-18.14:19:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-18.14:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.14:19:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.14:19:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.14:19:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:01:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.15:01:49::SCWPlatform::Opened new HwDB with name CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-18.15:01:49::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-18.15:01:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.15:01:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.15:01:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:49::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.15:01:49::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.15:01:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:01:49::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:01:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:01:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.15:01:49::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:01:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:01:49::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:01:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.15:01:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:01:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:49::SCWReader::No isolation master present  
TRACE::2021-03-18.15:01:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.15:01:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.15:01:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:50::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:50::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:50::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:01:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:01:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:01:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:01:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:01:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.15:01:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:01:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:01:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:01:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:01:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:01:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:01:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.15:01:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.15:01:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:50::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:01:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:01:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:01:50::SCWReader::No isolation master present  
TRACE::2021-03-18.15:01:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:50::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:01:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS::In reload Mss file.
TRACE::2021-03-18.15:01:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:51::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-18.15:01:51::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-18.15:01:51::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-18.15:01:51::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.15:01:51::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.15:01:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:01:51::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:51::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:01:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.15:01:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:51::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:01:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.15:01:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:01:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:01:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:01:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:01:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:01:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:01:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:01:51::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:01:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:01:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:01:51::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:02:02::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:02::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-18.15:02:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:04::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-18.15:02:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:02:04::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:02:04::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-18.15:02:04::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:04::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:04::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:04::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.15:02:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:02:04::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-18.15:02:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:04::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.15:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-18.15:02:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:02:04::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:02:04::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-18.15:02:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:04::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.15:02:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:02:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:02:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:02:05::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-18.15:02:05::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:02:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:02:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:02:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-18.15:02:05::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.15:02:06::SCWPlatform::Opened new HwDB with name CPE_Wrapper_1
TRACE::2021-03-18.15:02:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.15:02:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.15:02:06::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:06::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:06::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:06::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.15:02:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:02:06::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:02:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.15:02:06::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:02:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.15:02:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.15:02:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:07::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.15:02:08::SCWPlatform::Clearing the existing platform
TRACE::2021-03-18.15:02:08::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-18.15:02:08::SCWBDomain::clearing the fsbl build
TRACE::2021-03-18.15:02:08::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:08::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:08::SCWSystem::Clearing the domains completed.
TRACE::2021-03-18.15:02:08::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-18.15:02:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:08::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:08::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened new HwDB with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-18.15:02:10::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-18.15:02:10::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.15:02:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.15:02:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.15:02:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.15:02:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:02:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.15:02:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:02:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:02:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:02:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.15:02:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWReader::No isolation master present  
TRACE::2021-03-18.15:02:10::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.15:02:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.15:02:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:11::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:11::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:11::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:11::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.15:02:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:02:11::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:02:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:02:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:02:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.15:02:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.15:02:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.15:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:11::SCWReader::No isolation master present  
TRACE::2021-03-18.15:02:13::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make clean
TRACE::2021-03-18.15:02:13::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-18.15:02:13::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-18.15:02:13::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-18.15:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-18.15:02:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-18.15:02:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-18.15:02:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-18.15:02:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-18.15:02:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-18.15:02:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-18.15:02:14::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-18.15:02:14::SCWMssOS::cleaning the bsp 
TRACE::2021-03-18.15:02:14::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-18.15:02:14::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-18.15:02:19::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-18.15:02:19::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.15:02:19::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-18.15:02:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.15:02:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.15:02:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.15:02:19::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-18.15:02:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:19::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.15:02:19::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-18.15:02:19::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-18.15:02:19::SCWPlatform::Opened new HwDB with name CPE_Wrapper_3
TRACE::2021-03-18.15:02:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:19::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-18.15:02:19::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.15:02:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.15:02:19::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make 
TRACE::2021-03-18.15:02:19::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-18.15:02:19::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-18.15:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.15:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.15:02:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.15:02:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:19::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.15:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-18.15:02:19::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-18.15:02:19::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:19::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.15:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.15:02:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.15:02:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:19::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.15:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:02:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:02:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:19::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.15:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:19::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.15:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:02:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:02:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:19::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.15:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.15:02:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.15:02:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:19::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.15:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:19::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.15:02:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-18.15:02:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.15:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.15:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.15:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-18.15:02:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-18.15:02:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.15:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.15:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.15:02:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.15:02:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.15:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-18.15:02:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-18.15:02:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.15:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.15:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:02:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:02:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.15:02:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.15:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:21::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.15:02:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:21::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.15:02:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.15:02:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:21::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.15:02:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:21::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.15:02:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-18.15:02:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:21::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.15:02:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:21::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.15:02:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.15:02:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.15:02:21::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.15:02:21::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:21::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.15:02:21::SCWBDomain::"Compiling axidma"

TRACE::2021-03-18.15:02:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.15:02:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.15:02:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.15:02:22::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.15:02:22::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.15:02:22::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-18.15:02:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.15:02:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.15:02:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-18.15:02:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-18.15:02:22::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.15:02:22::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-18.15:02:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.15:02:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.15:02:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.15:02:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.15:02:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.15:02:22::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-18.15:02:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.15:02:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.15:02:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.15:02:22::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-18.15:02:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.15:02:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.15:02:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.15:02:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.15:02:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.15:02:23::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-18.15:02:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.15:02:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.15:02:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.15:02:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.15:02:23::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.15:02:23::SCWBDomain::"Compiling emacps"

TRACE::2021-03-18.15:02:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:24::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.15:02:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.15:02:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:24::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.15:02:24::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-18.15:02:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:25::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.15:02:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-18.15:02:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-18.15:02:25::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-18.15:02:25::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-18.15:02:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:25::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-18.15:02:25::SCWBDomain::"Compiling prc"

TRACE::2021-03-18.15:02:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:26::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-18.15:02:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.15:02:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:26::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.15:02:26::SCWBDomain::"Compiling qspips"

TRACE::2021-03-18.15:02:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:26::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.15:02:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.15:02:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:26::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.15:02:26::SCWBDomain::"Compiling scugic"

TRACE::2021-03-18.15:02:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.15:02:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.15:02:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:02:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:02:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.15:02:27::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-18.15:02:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.15:02:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.15:02:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.15:02:28::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-18.15:02:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.15:02:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.15:02:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-18.15:02:28::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-18.15:02:28::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-18.15:02:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.15:02:28::SCWBDomain::"Compiling sdps"

TRACE::2021-03-18.15:02:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:29::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.15:02:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.15:02:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.15:02:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.15:02:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:29::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.15:02:29::SCWBDomain::"Compiling standalone"

TRACE::2021-03-18.15:02:32::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:32::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.15:02:32::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:32::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.15:02:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:32::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.15:02:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.15:02:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:32::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.15:02:32::SCWBDomain::"Compiling uartps"

TRACE::2021-03-18.15:02:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:33::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.15:02:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.15:02:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.15:02:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.15:02:33::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:33::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.15:02:33::SCWBDomain::"Compiling usbps"

TRACE::2021-03-18.15:02:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:34::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.15:02:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.15:02:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:34::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.15:02:34::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-18.15:02:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:34::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.15:02:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.15:02:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:34::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.15:02:34::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-18.15:02:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:35::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.15:02:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-18.15:02:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-18.15:02:35::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.15:02:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:35::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.15:02:35::SCWBDomain::'Finished building libraries'

TRACE::2021-03-18.15:02:35::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-18.15:02:35::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-18.15:02:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-18.15:02:35::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-18.15:02:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.15:02:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.15:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-18.15:02:36::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.15:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.15:02:36::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.15:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-18.15:02:36::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.15:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.15:02:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.15:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.15:02:36::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.15:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.15:02:36::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.15:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.15:02:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.15:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-18.15:02:36::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.15:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.15:02:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.15:02:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-18.15:02:37::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.15:02:37::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-18.15:02:37::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-18.15:02:37::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-18.15:02:37::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-18.15:02:37::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-18.15:02:37::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.15:02:37::SCWSystem::Not a boot domain 
LOG::2021-03-18.15:02:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.15:02:37::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.15:02:37::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.15:02:37::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-18.15:02:37::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-18.15:02:37::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.15:02:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:37::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.15:02:37::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.15:02:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:37::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.15:02:37::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.15:02:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.15:02:37::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-18.15:02:37::SCWMssOS::doing bsp build ... 
TRACE::2021-03-18.15:02:37::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-18.15:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.15:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.15:02:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.15:02:37::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.15:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-18.15:02:37::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-18.15:02:37::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.15:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.15:02:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.15:02:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.15:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:02:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:02:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.15:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.15:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:02:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:02:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.15:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.15:02:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.15:02:37::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.15:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-18.15:02:38::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-18.15:02:38::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.15:02:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.15:02:38::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-18.15:02:38::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-18.15:02:38::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:02:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:02:38::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:02:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:02:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.15:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.15:02:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.15:02:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:39::SCWMssOS::"Compiling axidma"

TRACE::2021-03-18.15:02:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.15:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.15:02:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.15:02:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:39::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-18.15:02:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.15:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-18.15:02:39::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-18.15:02:39::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:39::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-18.15:02:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.15:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.15:02:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.15:02:39::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:39::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-18.15:02:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.15:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:40::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-18.15:02:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.15:02:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.15:02:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.15:02:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:40::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-18.15:02:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.15:02:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.15:02:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.15:02:41::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:41::SCWMssOS::"Compiling emacps"

TRACE::2021-03-18.15:02:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.15:02:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:42::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-18.15:02:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-18.15:02:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-18.15:02:42::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-18.15:02:42::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-18.15:02:42::SCWMssOS::"Compiling prc"

TRACE::2021-03-18.15:02:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.15:02:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:43::SCWMssOS::"Compiling qspips"

TRACE::2021-03-18.15:02:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.15:02:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:44::SCWMssOS::"Compiling scugic"

TRACE::2021-03-18.15:02:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.15:02:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:02:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:02:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:44::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-18.15:02:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.15:02:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:45::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-18.15:02:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.15:02:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-18.15:02:45::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-18.15:02:45::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-18.15:02:45::SCWMssOS::"Compiling sdps"

TRACE::2021-03-18.15:02:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.15:02:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.15:02:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.15:02:46::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:46::SCWMssOS::"Compiling standalone"

TRACE::2021-03-18.15:02:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.15:02:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:49::SCWMssOS::"Compiling uartps"

TRACE::2021-03-18.15:02:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.15:02:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.15:02:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.15:02:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.15:02:50::SCWMssOS::"Compiling usbps"

TRACE::2021-03-18.15:02:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.15:02:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:02:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:02:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:02:51::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-18.15:02:51::SCWMssOS::'Finished building libraries'

TRACE::2021-03-18.15:02:51::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.15:02:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.15:02:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-18.15:02:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.15:02:51::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-18.15:02:51::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-18.15:02:51::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.15:02:51::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-18.15:02:51::SCWSystem::dir created 
TRACE::2021-03-18.15:02:51::SCWSystem::Writing the bif 
TRACE::2021-03-18.15:02:51::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.15:02:51::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.15:02:51::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.15:02:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:02:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:02:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:02:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:02:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:02:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:02:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.15:02:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.15:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:02:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.15:02:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.15:02:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:52::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.15:02:52::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.15:02:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:02:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:02:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:02:52::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.15:02:52::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.15:02:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:02:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:02:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:02:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:03:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:03:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.15:03:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.15:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:03:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:03:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWMssOS::In reload Mss file.
TRACE::2021-03-18.15:03:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:03:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:03:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.15:03:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.15:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:03:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-18.15:03:27::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-18.15:03:27::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-18.15:03:27::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.15:03:27::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.15:03:27::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:03:27::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:03:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:03:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:03:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:03:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:03:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:03:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.15:03:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.15:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:03:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:03:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:03:27::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.15:08:21::SCWPlatform::Opened new HwDB with name CPE_Wrapper
TRACE::2021-03-18.15:08:21::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-18.15:08:21::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-18.15:08:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.15:08:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.15:08:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.15:08:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:21::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:21::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:21::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:21::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.15:08:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.15:08:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.15:08:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:08:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.15:08:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:08:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:08:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:08:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.15:08:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWReader::No isolation master present  
TRACE::2021-03-18.15:08:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.15:08:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.15:08:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.15:08:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:08:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:08:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:08:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:08:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.15:08:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWReader::No isolation master present  
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:23::SCWMssOS::In reload Mss file.
TRACE::2021-03-18.15:08:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:23::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:23::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-18.15:08:23::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-18.15:08:23::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-18.15:08:23::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.15:08:23::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:23::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:23::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:23::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.15:08:23::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:08:23::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:08:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:08:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:08:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:23::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:23::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:23::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:26::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.15:08:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:08:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:29::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:29::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-18.15:08:29::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-18.15:08:30::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:08:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:08:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:08:30::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:08:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:08:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:08:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:30::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:30::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:30::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.15:08:30::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:08:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:08:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:08:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:30::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:30::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::In reload Mss file.
TRACE::2021-03-18.15:08:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:31::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:31::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.15:08:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:08:31::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:31::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.15:08:31::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:08:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:08:31::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:08:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:31::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:31::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:31::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.15:08:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:08:31::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:31::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.15:08:31::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-18.15:08:34::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2021-03-18.15:08:44::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-18.15:08:44::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.15:08:44::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-18.15:08:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.15:08:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.15:08:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.15:08:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-18.15:08:44::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.15:08:44::SCWSystem::Not a boot domain 
LOG::2021-03-18.15:08:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.15:08:44::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.15:08:44::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.15:08:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-18.15:08:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-18.15:08:44::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.15:08:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:44::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:44::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-18.15:08:44::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-18.15:08:44::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-18.15:08:44::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.15:08:44::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:44::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:44::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:44::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.15:08:44::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.15:08:44::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:44::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.15:08:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.15:08:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.15:08:44::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-03-18.15:08:44::SCWMssOS::doing bsp build ... 
TRACE::2021-03-18.15:08:44::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.15:08:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.15:08:44::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-18.15:08:44::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-18.15:08:44::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.15:08:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.15:08:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:08:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:08:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:08:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:08:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:08:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:08:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.15:08:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.15:08:44::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:08:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:08:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:08:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:08:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:08:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:08:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:08:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:08:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-18.15:08:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-18.15:08:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.15:08:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:08:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:08:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.15:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.15:08:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.15:08:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.15:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-18.15:08:45::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-18.15:08:45::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.15:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:08:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:08:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.15:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:08:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:08:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.15:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:08:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:08:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.15:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.15:08:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.15:08:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.15:08:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.15:08:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.15:08:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:45::SCWMssOS::"Compiling axidma"

TRACE::2021-03-18.15:08:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.15:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.15:08:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.15:08:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:46::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-18.15:08:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.15:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-18.15:08:46::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-18.15:08:46::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:46::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-18.15:08:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.15:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.15:08:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.15:08:46::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:46::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-18.15:08:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.15:08:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:08:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:08:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:08:46::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-18.15:08:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.15:08:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.15:08:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.15:08:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:47::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-18.15:08:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.15:08:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.15:08:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.15:08:47::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:47::SCWMssOS::"Compiling emacps"

TRACE::2021-03-18.15:08:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.15:08:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:08:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:08:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:08:48::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-18.15:08:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-18.15:08:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-18.15:08:49::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-18.15:08:49::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-18.15:08:49::SCWMssOS::"Compiling prc"

TRACE::2021-03-18.15:08:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.15:08:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:08:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:08:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:08:49::SCWMssOS::"Compiling qspips"

TRACE::2021-03-18.15:08:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.15:08:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:08:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:08:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:08:50::SCWMssOS::"Compiling scugic"

TRACE::2021-03-18.15:08:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.15:08:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.15:08:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.15:08:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:51::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-18.15:08:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.15:08:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:08:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:08:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:08:51::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-18.15:08:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.15:08:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-18.15:08:52::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-18.15:08:52::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-18.15:08:52::SCWMssOS::"Compiling sdps"

TRACE::2021-03-18.15:08:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.15:08:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.15:08:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.15:08:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:53::SCWMssOS::"Compiling standalone"

TRACE::2021-03-18.15:08:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.15:08:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:08:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:08:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:08:55::SCWMssOS::"Compiling uartps"

TRACE::2021-03-18.15:08:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.15:08:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.15:08:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.15:08:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.15:08:56::SCWMssOS::"Compiling usbps"

TRACE::2021-03-18.15:08:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.15:08:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:08:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:08:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:08:57::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-18.15:08:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.15:08:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.15:08:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.15:08:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.15:08:58::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-18.15:08:59::SCWMssOS::'Finished building libraries'

TRACE::2021-03-18.15:08:59::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.15:08:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.15:08:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-18.15:08:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.15:08:59::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-18.15:08:59::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-18.15:08:59::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.15:08:59::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-18.15:08:59::SCWSystem::dir created 
TRACE::2021-03-18.15:08:59::SCWSystem::Writing the bif 
TRACE::2021-03-18.15:08:59::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.15:08:59::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.15:08:59::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.15:08:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:08:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:08:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:08:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.15:08:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.15:08:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.15:08:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:59::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.15:08:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:59::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:59::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.15:08:59::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.15:08:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.15:08:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.15:08:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.15:08:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.15:08:59::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.15:08:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.15:08:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.15:08:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.15:08:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.18:16:35::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.18:16:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:35::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-18.18:16:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:37::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.18:16:37::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.18:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.18:16:37::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.18:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-18.18:16:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:37::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.18:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.18:16:37::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.18:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.18:16:37::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.18:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-18.18:16:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:37::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.18:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:37::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.18:16:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.18:16:37::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.18:16:37::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-18.18:16:37::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:37::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.18:16:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.18:16:37::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.18:16:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-18.18:16:37::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.18:16:39::SCWPlatform::Opened new HwDB with name CPE_Wrapper_2
TRACE::2021-03-18.18:16:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:39::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.18:16:39::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.18:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.18:16:39::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.18:16:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.18:16:39::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.18:16:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.18:16:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.18:16:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.18:16:39::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.18:16:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:39::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.18:16:39::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.18:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:39::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_2
TRACE::2021-03-18.18:16:39::SCWPlatform::Opened existing hwdb CPE_Wrapper_2
TRACE::2021-03-18.18:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:39::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.18:16:41::SCWPlatform::Clearing the existing platform
TRACE::2021-03-18.18:16:41::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-18.18:16:41::SCWBDomain::clearing the fsbl build
TRACE::2021-03-18.18:16:41::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:41::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:41::SCWSystem::Clearing the domains completed.
TRACE::2021-03-18.18:16:41::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-18.18:16:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:41::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:41::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened new HwDB with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-18.18:16:43::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-18.18:16:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.18:16:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.18:16:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.18:16:43::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.18:16:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.18:16:43::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.18:16:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.18:16:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.18:16:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.18:16:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.18:16:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWReader::No isolation master present  
TRACE::2021-03-18.18:16:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.18:16:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.18:16:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:43::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.18:16:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.18:16:44::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:44::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:44::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:44::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.18:16:44::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.18:16:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.18:16:44::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.18:16:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.18:16:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.18:16:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:44::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:44::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.18:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:44::SCWReader::No isolation master present  
LOG::2021-03-18.18:16:46::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-18.18:16:46::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.18:16:46::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-18.18:16:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.18:16:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.18:16:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.18:16:46::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-18.18:16:46::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.18:16:46::SCWSystem::Not a boot domain 
LOG::2021-03-18.18:16:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.18:16:46::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.18:16:46::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.18:16:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-18.18:16:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-18.18:16:46::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.18:16:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:46::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.18:16:46::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-18.18:16:46::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-18.18:16:46::SCWPlatform::Opened new HwDB with name CPE_Wrapper_4
TRACE::2021-03-18.18:16:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:46::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.18:16:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.18:16:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.18:16:46::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-18.18:16:46::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-18.18:16:46::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.18:16:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.18:16:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-18.18:16:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.18:16:46::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-18.18:16:46::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-18.18:16:46::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.18:16:46::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-18.18:16:46::SCWSystem::dir created 
TRACE::2021-03-18.18:16:46::SCWSystem::Writing the bif 
TRACE::2021-03-18.18:16:46::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.18:16:46::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.18:16:46::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.18:16:46::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.18:16:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.18:16:46::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.18:16:46::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.18:16:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.18:16:46::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.18:16:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:46::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-18.18:16:46::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-18.18:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.18:16:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:46::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-18.18:16:46::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-18.18:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:46::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.18:16:46::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.18:16:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-18.18:16:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.18:16:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.18:16:47::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-18.18:16:47::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-18.18:16:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.18:16:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.18:16:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.18:16:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-19.09:26:42::SCWPlatform::Opened new HwDB with name CPE_Wrapper
TRACE::2021-03-19.09:26:42::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-19.09:26:42::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-19.09:26:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.09:26:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.09:26:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.09:26:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-19.09:26:43::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-19.09:26:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.09:26:43::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:26:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:26:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-19.09:26:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.09:26:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.09:26:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.09:26:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.09:26:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:26:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWReader::No isolation master present  
TRACE::2021-03-19.09:26:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.09:26:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.09:26:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:26:43::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.09:26:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.09:26:43::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:26:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.09:26:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.09:26:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.09:26:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.09:26:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.09:26:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:26:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:43::SCWReader::No isolation master present  
TRACE::2021-03-19.09:26:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:54::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:54::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-19.09:26:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:59::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:59::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:59::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:26:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-19.09:26:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:59::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.09:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:59::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-19.09:26:59::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-19.09:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:26:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa
TRACE::2021-03-19.09:26:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:59::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.09:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:26:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.09:26:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.09:26:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.09:26:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-19.09:26:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:26:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.09:26:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.09:26:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.09:26:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-19.09:26:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:26:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:26:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:26:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:26:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-19.09:27:05::SCWPlatform::Opened new HwDB with name CPE_Wrapper_1
TRACE::2021-03-19.09:27:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:27:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:27:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.09:27:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.09:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:27:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-19.09:27:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-19.09:27:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.09:27:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.09:27:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.09:27:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.09:27:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.09:27:05::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.09:27:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:27:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:27:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.09:27:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.09:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:27:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:27:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:27:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:27:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.09:27:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.09:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:27:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:27:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:05::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-19.09:27:16::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-19.09:27:16::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-19.09:27:16::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-19.09:27:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-19.09:27:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-19.09:27:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.09:27:16::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-19.09:27:16::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-19.09:27:16::SCWSystem::Not a boot domain 
LOG::2021-03-19.09:27:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-19.09:27:16::SCWDomain::Generating domain artifcats
TRACE::2021-03-19.09:27:16::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-19.09:27:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-19.09:27:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-19.09:27:16::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-19.09:27:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:27:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:27:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.09:27:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.09:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:27:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:27:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:16::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.09:27:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.09:27:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-19.09:27:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-19.09:27:16::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-19.09:27:16::SCWMssOS::Copying to export directory.
TRACE::2021-03-19.09:27:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-19.09:27:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-19.09:27:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-19.09:27:16::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-19.09:27:16::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-19.09:27:16::SCWPlatform::Started preparing the platform 
TRACE::2021-03-19.09:27:16::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-19.09:27:16::SCWSystem::dir created 
TRACE::2021-03-19.09:27:16::SCWSystem::Writing the bif 
TRACE::2021-03-19.09:27:16::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-19.09:27:16::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-19.09:27:16::SCWPlatform::Completed generating the platform
TRACE::2021-03-19.09:27:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.09:27:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.09:27:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.09:27:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.09:27:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.09:27:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.09:27:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:27:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:27:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.09:27:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.09:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:27:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:27:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.09:27:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:27:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:27:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.09:27:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.09:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:27:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:27:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:16::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-19.09:27:16::SCWPlatform::updated the xpfm file.
TRACE::2021-03-19.09:27:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.09:27:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.09:27:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.09:27:17::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.09:27:17::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.09:27:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.09:27:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.09:27:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.09:27:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:45::SCWPlatform::Clearing the existing platform
TRACE::2021-03-19.13:56:45::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-19.13:56:45::SCWBDomain::clearing the fsbl build
TRACE::2021-03-19.13:56:45::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:45::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:45::SCWSystem::Clearing the domains completed.
TRACE::2021-03-19.13:56:45::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-19.13:56:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:45::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:45::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened new HwDB with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-19.13:56:50::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-19.13:56:50::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.13:56:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.13:56:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-19.13:56:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-19.13:56:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.13:56:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.13:56:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.13:56:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-19.13:56:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.13:56:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.13:56:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.13:56:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.13:56:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.13:56:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWReader::No isolation master present  
TRACE::2021-03-19.13:56:50::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.13:56:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.13:56:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.13:56:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.13:56:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.13:56:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.13:56:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.13:56:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.13:56:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.13:56:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.13:56:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.13:56:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:56:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:56:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:56:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:56:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.13:56:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:56:50::SCWReader::No isolation master present  
LOG::2021-03-19.13:58:33::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-19.13:58:33::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-19.13:58:33::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-19.13:58:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-19.13:58:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-19.13:58:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.13:58:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-19.13:58:33::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-19.13:58:33::SCWSystem::Not a boot domain 
LOG::2021-03-19.13:58:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-19.13:58:33::SCWDomain::Generating domain artifcats
TRACE::2021-03-19.13:58:33::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-19.13:58:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-19.13:58:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-19.13:58:33::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-19.13:58:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:58:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:58:33::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:58:33::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:58:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:58:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.13:58:33::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:58:33::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.13:58:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:58:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.13:58:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-19.13:58:33::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-19.13:58:33::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-19.13:58:33::SCWMssOS::Copying to export directory.
TRACE::2021-03-19.13:58:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-19.13:58:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-19.13:58:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-19.13:58:33::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-19.13:58:33::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-19.13:58:33::SCWPlatform::Started preparing the platform 
TRACE::2021-03-19.13:58:33::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-19.13:58:33::SCWSystem::dir created 
TRACE::2021-03-19.13:58:33::SCWSystem::Writing the bif 
TRACE::2021-03-19.13:58:33::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-19.13:58:33::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-19.13:58:33::SCWPlatform::Completed generating the platform
TRACE::2021-03-19.13:58:33::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:58:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.13:58:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.13:58:33::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.13:58:33::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:58:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.13:58:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.13:58:33::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.13:58:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:58:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:58:33::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:58:33::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:58:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:58:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.13:58:33::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.13:58:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:58:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:58:33::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:58:33::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:58:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:58:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.13:58:33::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:58:33::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-19.13:58:33::SCWPlatform::updated the xpfm file.
TRACE::2021-03-19.13:58:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.13:58:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.13:58:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.13:58:33::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-19.13:58:33::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-19.13:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.13:58:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.13:58:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.13:58:33::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened new HwDB with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-19.14:51:15::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-19.14:51:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.14:51:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.14:51:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-19.14:51:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-19.14:51:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.14:51:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.14:51:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.14:51:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-19.14:51:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.14:51:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.14:51:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.14:51:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.14:51:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.14:51:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWReader::No isolation master present  
TRACE::2021-03-19.14:51:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.14:51:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.14:51:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.14:51:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.14:51:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.14:51:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.14:51:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.14:51:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.14:51:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.14:51:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.14:51:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.14:51:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.14:51:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:15::SCWReader::No isolation master present  
LOG::2021-03-19.14:51:15::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-19.14:51:15::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-19.14:51:15::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-19.14:51:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-19.14:51:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-19.14:51:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.14:51:16::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-19.14:51:16::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-19.14:51:16::SCWSystem::Not a boot domain 
LOG::2021-03-19.14:51:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-19.14:51:16::SCWDomain::Generating domain artifcats
TRACE::2021-03-19.14:51:16::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-19.14:51:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-19.14:51:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-19.14:51:16::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-19.14:51:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.14:51:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:16::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.14:51:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.14:51:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-19.14:51:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-19.14:51:16::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-19.14:51:16::SCWMssOS::Copying to export directory.
TRACE::2021-03-19.14:51:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-19.14:51:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-19.14:51:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-19.14:51:16::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-19.14:51:16::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-19.14:51:16::SCWPlatform::Started preparing the platform 
TRACE::2021-03-19.14:51:16::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-19.14:51:16::SCWSystem::dir created 
TRACE::2021-03-19.14:51:16::SCWSystem::Writing the bif 
TRACE::2021-03-19.14:51:16::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-19.14:51:16::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-19.14:51:16::SCWPlatform::Completed generating the platform
TRACE::2021-03-19.14:51:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.14:51:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.14:51:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.14:51:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.14:51:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.14:51:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.14:51:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.14:51:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.14:51:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.14:51:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:16::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-19.14:51:16::SCWPlatform::updated the xpfm file.
TRACE::2021-03-19.14:51:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.14:51:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.14:51:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.14:51:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.14:51:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.14:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.14:51:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.14:51:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.14:51:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened new HwDB with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-19.15:56:26::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-19.15:56:26::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.15:56:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.15:56:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-19.15:56:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-19.15:56:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.15:56:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.15:56:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.15:56:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-19.15:56:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.15:56:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.15:56:26::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.15:56:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.15:56:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.15:56:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWReader::No isolation master present  
TRACE::2021-03-19.15:56:26::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.15:56:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.15:56:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.15:56:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.15:56:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.15:56:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.15:56:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.15:56:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.15:56:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.15:56:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.15:56:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.15:56:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.15:56:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWReader::No isolation master present  
LOG::2021-03-19.15:56:27::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-19.15:56:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-19.15:56:27::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-19.15:56:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-19.15:56:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-19.15:56:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.15:56:27::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-19.15:56:27::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-19.15:56:27::SCWSystem::Not a boot domain 
LOG::2021-03-19.15:56:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-19.15:56:27::SCWDomain::Generating domain artifcats
TRACE::2021-03-19.15:56:27::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-19.15:56:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-19.15:56:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-19.15:56:27::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.15:56:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.15:56:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.15:56:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-19.15:56:27::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-19.15:56:27::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-19.15:56:27::SCWMssOS::Copying to export directory.
TRACE::2021-03-19.15:56:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-19.15:56:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-19.15:56:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-19.15:56:27::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-19.15:56:27::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-19.15:56:27::SCWPlatform::Started preparing the platform 
TRACE::2021-03-19.15:56:27::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-19.15:56:27::SCWSystem::dir created 
TRACE::2021-03-19.15:56:27::SCWSystem::Writing the bif 
TRACE::2021-03-19.15:56:27::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-19.15:56:27::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-19.15:56:27::SCWPlatform::Completed generating the platform
TRACE::2021-03-19.15:56:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.15:56:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.15:56:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.15:56:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.15:56:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.15:56:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.15:56:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.15:56:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-19.15:56:27::SCWPlatform::updated the xpfm file.
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.15:56:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.15:56:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.15:56:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.15:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.15:56:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.15:56:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.15:56:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-19.18:19:58::SCWPlatform::Opened new HwDB with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-19.18:19:58::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-19.18:19:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.18:19:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.18:19:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-19.18:19:58::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:58::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:58::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:58::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-19.18:19:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.18:19:58::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:19:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:19:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-19.18:19:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:19:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:19:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:19:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.18:19:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:58::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:19:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWReader::No isolation master present  
TRACE::2021-03-19.18:19:59::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.18:19:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.18:19:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.18:19:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:19:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.18:19:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.18:19:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:19:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.18:19:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:19:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:19:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:19:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.18:19:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.18:19:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:19:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:19:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:19:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:19:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:19:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:19:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:19:59::SCWReader::No isolation master present  
TRACE::2021-03-19.18:19:59::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make clean
TRACE::2021-03-19.18:19:59::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-19.18:19:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-19.18:19:59::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-19.18:19:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-19.18:20:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-19.18:20:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-19.18:20:00::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-19.18:20:00::SCWMssOS::cleaning the bsp 
TRACE::2021-03-19.18:20:00::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-19.18:20:00::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-19.18:20:11::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-19.18:20:11::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-19.18:20:11::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-19.18:20:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-19.18:20:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-19.18:20:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.18:20:11::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-19.18:20:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:20:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:20:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:20:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:20:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:20:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:20:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:20:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:20:12::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-19.18:20:12::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.18:20:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.18:20:12::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make 
TRACE::2021-03-19.18:20:12::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-19.18:20:12::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:20:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:20:12::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-19.18:20:12::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-19.18:20:12::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.18:20:12::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.18:20:12::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:20:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:20:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:20:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:20:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:20:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:20:12::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.18:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.18:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-19.18:20:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-19.18:20:12::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:13::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.18:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:13::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:13::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.18:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:20:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:20:13::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:13::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:13::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.18:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-19.18:20:13::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-19.18:20:13::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:13::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:13::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:13::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:13::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.18:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:13::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:13::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.18:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:20:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:20:13::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:13::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:13::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.18:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:13::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:13::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.18:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:13::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:13::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-19.18:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:13::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:13::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.18:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:20:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:20:13::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:13::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.18:20:13::SCWBDomain::"Compiling axidma"

TRACE::2021-03-19.18:20:14::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:14::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.18:20:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.18:20:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.18:20:14::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.18:20:14::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:14::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:14::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.18:20:14::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-19.18:20:14::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:14::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.18:20:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.18:20:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-19.18:20:14::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-19.18:20:14::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:14::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:14::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.18:20:15::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-19.18:20:15::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:15::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.18:20:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.18:20:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:20:15::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:20:15::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:15::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:15::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.18:20:15::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-19.18:20:15::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:15::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.18:20:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.18:20:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:15::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:15::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.18:20:15::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-19.18:20:15::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:15::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.18:20:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.18:20:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:20:15::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:20:15::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:15::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:15::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.18:20:15::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-19.18:20:16::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:16::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.18:20:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.18:20:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:20:16::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:20:16::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:16::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:16::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.18:20:16::SCWBDomain::"Compiling emacps"

TRACE::2021-03-19.18:20:17::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:17::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.18:20:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.18:20:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:17::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:17::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.18:20:17::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-19.18:20:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:18::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.18:20:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.18:20:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-19.18:20:18::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-19.18:20:18::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-19.18:20:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:18::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.18:20:18::SCWBDomain::"Compiling prc"

TRACE::2021-03-19.18:20:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:18::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.18:20:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.18:20:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:18::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.18:20:18::SCWBDomain::"Compiling qspips"

TRACE::2021-03-19.18:20:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:19::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.18:20:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.18:20:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:19::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.18:20:19::SCWBDomain::"Compiling scugic"

TRACE::2021-03-19.18:20:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.18:20:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.18:20:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:20:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:20:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.18:20:20::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-19.18:20:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:20::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.18:20:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.18:20:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:20::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.18:20:20::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-19.18:20:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:21::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.18:20:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.18:20:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-19.18:20:21::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-19.18:20:21::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-19.18:20:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:21::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.18:20:21::SCWBDomain::"Compiling sdps"

TRACE::2021-03-19.18:20:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.18:20:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.18:20:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:20:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:20:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.18:20:22::SCWBDomain::"Compiling standalone"

TRACE::2021-03-19.18:20:25::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:25::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.18:20:25::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:25::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.18:20:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:25::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.18:20:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.18:20:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:25::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.18:20:25::SCWBDomain::"Compiling uartps"

TRACE::2021-03-19.18:20:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:26::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.18:20:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.18:20:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:20:26::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:20:26::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:26::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.18:20:26::SCWBDomain::"Compiling usbps"

TRACE::2021-03-19.18:20:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.18:20:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.18:20:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.18:20:27::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-19.18:20:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.18:20:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.18:20:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.18:20:28::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-19.18:20:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:29::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.18:20:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-19.18:20:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:20:29::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.18:20:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:29::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.18:20:29::SCWBDomain::'Finished building libraries'

TRACE::2021-03-19.18:20:29::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:20:29::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-19.18:20:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-19.18:20:29::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-19.18:20:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.18:20:29::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.18:20:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-19.18:20:29::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.18:20:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-19.18:20:29::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-19.18:20:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-19.18:20:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.18:20:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.18:20:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.18:20:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-19.18:20:30::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-19.18:20:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-19.18:20:30::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-19.18:20:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.18:20:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.18:20:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-19.18:20:30::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.18:20:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.18:20:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.18:20:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-19.18:20:30::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.18:20:30::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-19.18:20:30::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-19.18:20:30::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-19.18:20:30::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-19.18:20:30::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-19.18:20:31::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-19.18:20:31::SCWSystem::Not a boot domain 
LOG::2021-03-19.18:20:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-19.18:20:31::SCWDomain::Generating domain artifcats
TRACE::2021-03-19.18:20:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-19.18:20:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-19.18:20:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-19.18:20:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-19.18:20:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:20:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:20:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:20:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:20:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:20:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:20:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:20:31::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.18:20:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:20:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.18:20:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-19.18:20:31::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-19.18:20:31::SCWMssOS::doing bsp build ... 
TRACE::2021-03-19.18:20:31::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:20:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:20:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-19.18:20:31::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-19.18:20:31::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.18:20:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.18:20:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:20:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:20:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:20:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:20:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:20:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:20:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-19.18:20:31::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-19.18:20:31::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.18:20:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.18:20:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:20:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:20:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.18:20:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-19.18:20:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-19.18:20:32::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.18:20:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.18:20:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:20:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:20:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.18:20:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.18:20:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:20:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:20:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.18:20:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:20:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:20:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:32::SCWMssOS::"Compiling axidma"

TRACE::2021-03-19.18:20:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.18:20:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.18:20:33::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.18:20:33::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:33::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-19.18:20:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.18:20:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-19.18:20:33::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-19.18:20:33::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:33::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-19.18:20:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.18:20:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:20:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:20:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:33::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-19.18:20:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.18:20:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:33::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-19.18:20:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.18:20:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:20:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:20:34::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:34::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-19.18:20:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.18:20:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:20:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:20:35::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:35::SCWMssOS::"Compiling emacps"

TRACE::2021-03-19.18:20:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.18:20:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:36::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-19.18:20:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.18:20:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-19.18:20:37::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-19.18:20:37::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-19.18:20:37::SCWMssOS::"Compiling prc"

TRACE::2021-03-19.18:20:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.18:20:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:37::SCWMssOS::"Compiling qspips"

TRACE::2021-03-19.18:20:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.18:20:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:38::SCWMssOS::"Compiling scugic"

TRACE::2021-03-19.18:20:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.18:20:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:20:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:20:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:39::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-19.18:20:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.18:20:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:39::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-19.18:20:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.18:20:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-19.18:20:40::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-19.18:20:40::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-19.18:20:40::SCWMssOS::"Compiling sdps"

TRACE::2021-03-19.18:20:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.18:20:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:20:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:20:41::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:41::SCWMssOS::"Compiling standalone"

TRACE::2021-03-19.18:20:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.18:20:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:44::SCWMssOS::"Compiling uartps"

TRACE::2021-03-19.18:20:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.18:20:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:20:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:20:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:20:45::SCWMssOS::"Compiling usbps"

TRACE::2021-03-19.18:20:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:46::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-19.18:20:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.18:20:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:20:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:20:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:20:46::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-19.18:20:47::SCWMssOS::'Finished building libraries'

TRACE::2021-03-19.18:20:47::SCWMssOS::Copying to export directory.
TRACE::2021-03-19.18:20:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-19.18:20:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-19.18:20:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-19.18:20:47::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-19.18:20:47::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-19.18:20:47::SCWPlatform::Started preparing the platform 
TRACE::2021-03-19.18:20:47::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-19.18:20:47::SCWSystem::dir created 
TRACE::2021-03-19.18:20:47::SCWSystem::Writing the bif 
TRACE::2021-03-19.18:20:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-19.18:20:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-19.18:20:47::SCWPlatform::Completed generating the platform
TRACE::2021-03-19.18:20:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:20:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:20:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:20:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:20:48::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:20:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:20:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:20:48::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:20:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:20:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:20:48::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:20:48::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:20:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:20:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:20:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:20:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:20:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:20:48::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:20:48::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:20:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:20:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:20:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:20:48::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-19.18:20:48::SCWPlatform::updated the xpfm file.
TRACE::2021-03-19.18:20:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:20:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:20:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:20:48::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:20:48::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:20:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:20:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:20:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
