// Seed: 98154183
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd72
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire _id_1;
  assign id_3[id_1] = id_2;
endmodule
module module_2 #(
    parameter id_2 = 32'd86
) (
    input supply0 id_0,
    output logic id_1,
    input tri0 _id_2,
    output supply1 id_3,
    output supply1 id_4
);
  always id_1 = id_2;
  assign id_1 = id_2;
  assign id_1 = id_2;
  logic [id_2 : 1] id_6;
  ;
  assign id_6 = -1'b0;
  logic [-1 : 1] id_7;
  always begin : LABEL_0
    id_1 <= -1;
  end
  assign id_3 = -1'b0;
  module_0 modCall_1 ();
  wire id_8;
  wire id_9;
endmodule
