# Dual XADC 12-Bit Analog-to-Digital Converter

## Introduction

### Workload assignment
<div align="center">

Team member | Appointment | Assignment | % responsability
:---: | :--- | :--- | :---:
A0282931 | Full stack developer* | Assignment 1 | 50
A0292213 | FPGA design engineer | Assignment 2 | 30
A0028281 | Digital systems architect | Assignment 3 | 20

<!---
AVAILABLE APPOINTMENTS
Full stack developer
Lead Embedded Design Engineer
FPGA design engineer
Digital systems architect
Electronics engineer
---> 

</div>

### Materials and software resources

<div align="center">

Qty | Material 
:---: | :---
1 | NEXYS 4 DDR Board


</div>

## Pre-lab work

1. Read section 11.1 of the [Nexys 4 DDR Reference Manual](https://reference.digilentinc.com/reference/programmable-logic/nexys-4-ddr/reference-manual) and Sections XX of the [7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide](https://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf).

## Procedure

### Week 1

#### XADC IP CORE generation

### Week 2



## Deliveries

   1. Technical report
      * Solution repository
      * Demonstration video
   2. Performance evaluation

## Evaluation

Attendance 5%
Performance evaluation 
Pre-lab work
Lab work
Report