# Introduction

## Computer Systemì€ ì„¸ ê°€ì§€ ê³„ì¸µìœ¼ë¡œ ë‚˜ëˆŒ ìˆ˜ ìˆë‹¤.

- Hardware
- System(Operating System) => í•˜ë‚˜ì˜ Harwareì—ì„œ ì—¬ëŸ¬ ì• í”Œë¦¬ì¼€ì´ì…˜ì´ ëŒ ìˆ˜ ìˆë„ë¡ í•´ì£¼ëŠ” ì—­í•  (Ease of use to Applications)
- Application

### Systemì´ë‚˜ Applicationì´ë‚˜ ë‘˜ ë‹¤ Softwareì§€ë§Œ ë‚˜ëˆŒ ìˆ˜ ìˆëŠ” ì´ìœ ëŠ” ë­˜ê¹Œ?

- Military, Government Uses => General(ì¼ë°˜ì ì¸) Purposeë¡œ ì „í™˜
- ê°ê°ì˜ ê¸°ëŠ¥ì„ í•˜ë˜ ì»´í“¨í„°ë“¤ì—ì„œ ê³µí†µì ìœ¼ë¡œ í•˜ë“œì›¨ì–´ë¥¼ ì œì–´í•˜ëŠ” ê¸°ëŠ¥ì„ ë¬¶ìœ¼ë©´ì„œ Systemì´ êµ¬ì„±ëœë‹¤.

### Application vs System vs Hardware

- Problem Solver vs Execution Environment vs Calculator
- User of Resources vs Resource Manager vs Resources

### Systemì´ í•„ìš”í•œ ì´ìœ ?

- `Hello World`ë¥¼ í•œ ì¤„ë¡œ ì§¤ ìˆ˜ ìˆëŠ” ì´ìœ 
- Application Levelì— ì‚¬ìš©í¸ì˜ì„±ê³¼ íš¨ìœ¨ì„±ì„ ì œê³µ
- Hardware Levelì„ ë³´í˜¸(ê°ê°ì˜ Applicationì´ Hardwareì— ì§ì ‘ì ì¸ ì˜í–¥ì„ ë¯¸ì¹˜ì§€ ì•Šë„ë¡) - Protection
- JVM, Tomcatë„ ê²°êµ­ Application Level

<br/>

## Hardware

- Turing Machineì˜ HeadëŠ” CPU, ë ëŠ” RAM.
- ìš”ì¦˜ ì»´í“¨í„°ëŠ” ëŒ€ë¶€ë¶„ `íŠœë§ ì™„ì „í•˜ë‹¤`.
- System Bus
  - Processorì™€ I/Oì™€ Main memoryê°„ì˜ ì •ë³´ë¥¼ ì „ë‹¬í•˜ê¸° ìœ„í•œ ê·œì•½

### Processor

- Central Processing Unit(CPU)
- Store data in a set of registers
  - R0-N
  - PC(Program Counter): ì†ŒìŠ¤ì½”ë“œê°€ ì–´ë””ë¥¼ ì‹¤í–‰í•˜ê³  ìˆëŠ”ì§€ë¥¼ ê°€ë¦¬í‚´
  - SP(Stack Pointer): ìŠ¤íƒì„ ê°€ë¦¬í‚´
  - LR(Link Register)

#### ControlUnit: Headë¥¼ ì›€ì§ì´ëŠ” ì—­í• 

- Store data in a set of registers (Control Unit) => í•˜ë“œì›¨ì–´ë¥¼ ì»¨íŠ¸ë¡¤í•˜ëŠ” ì—­í• 
  - ì˜ˆë¥¼ ë“¤ì–´, ëª¨ë‹ˆí„°ë¥¼ í‚¤ê¸° ìœ„í•´ ëª¨ë‹ˆí„°ì— 'ì¼œì¤˜!'ë¼ëŠ” ëª…ë ¹ì„ ì „ë‹¬í•˜ëŠ” ê²ƒ

#### ALU: Turing Machineì˜ Headê°€ ì–´ë””ë¡œ ì›€ì§ˆì¼ì§€ë¥¼ ê³„ì‚°í•´ì£¼ëŠ” ì—­í• 

- Arithmetic logic circuit (ALU)
  - ì˜ˆë¥¼ ë“¤ì–´, `int a = 2;`ì—ì„œ `a`ì— `2`ë¥¼ í• ë‹¹í•˜ëŠ” ê²ƒ
- í•˜ë‚˜ì˜ ë ˆì§€ìŠ¤í„°ì—ì„œ ë‹´ì„ ìˆ˜ ìˆëŠ” ë°ì´í„°ëŠ” 32ë¹„íŠ¸ ì»´í“¨í„°ëŠ” 32ë¹„íŠ¸ 64ë¹„íŠ¸ ì»´í“¨í„°ëŠ” 64ë¹„íŠ¸(R0-N, PC, SP, LR)
  - PC(Program Counter): í”„ë¡œê·¸ë¨ì„ ìˆœì°¨ì ìœ¼ë¡œ ìˆ˜í–‰í•˜ëŠ” ë ˆì§€ìŠ¤í„°
  - SP(Stack Pointer): Stackì•ˆì—ì„œ ê°€ì¥ ë§ˆì§€ë§‰ì— ë“¤ì–´ê°„ ìœ„ì¹˜ë¥¼ ê°€ë¦¬í‚¨ë‹¤.
  - LR(Link Register): functionì„ ìˆ˜í–‰í•˜ê³  ëŒì•„ê°ˆ ìœ„ì¹˜ë¥¼ ì €ì¥í•´ë†“ì€ ë ˆì§€ìŠ¤í„°
- Read data and instructions from main memory(Control Unit)
  - í° ë…¸ì´ë§Œ ì•„í‚¤í…ì³: Dataì™€ Instructionì„ ë‹¤ ê°™ì´ ê°–ê³  ìˆëŠ” êµ¬ì¡°(í˜„ì¬ ëŒ€ë¶€ë¶„ì˜ ì»´í“¨í„°)
    - CPU - Memory(Data + Instruction)
  - í•˜ë²„ë“œ ì•„í‚¤í…ì³: Dataì™€ Instrunctionì„ ë”°ë¡œ ê°–ëŠ” êµ¬ì¡°
    - Memory(Data) - CPU - Memory(Instruction)

### Main Memory(RAM, Random Access Memory) - Primary Storage

- Volatile(íœ˜ë°œì„±)
- rewritable(Dataì˜ overwrite)
- random-accessible
- Array of bits, bytes, kilobytes... and words
  - word: cpuê°€ ë©”ëª¨ë¦¬ì—ì„œ í•œ ë²ˆì— ì½ì–´ì˜¬ ìˆ˜ ìˆëŠ” ë‹¨ìœ„
- Each byte has its own address
- 32ë¹„íŠ¸ ì»´í“¨í„°ëŠ” 2^32ë¹„íŠ¸ ë§Œí¼ì„ ì“¸ ìˆ˜ ìˆëŠ”ë° ì´ëŠ” 4GBì´ë¯€ë¡œ ë©”ëª¨ë¦¬ëŠ” 4GBë§Œ ì“¸ ìˆ˜ ìˆë‹¤.

### Processorì™€ Main Memory

- Instruction Cycle
  - Fetch an instruction from the memory address written in PC.
  - Decode and execute th instrction then write back.
  - Update the value written in PC.
- Fetch => Decode => Execution
- Fetch instruction from the address of memory written in PC.(Automatically)
- Decode and execute the instruction
- Update the value written in PC to point next address(Automatically)

### I/O => Storage - Secondary Storage

- Non-volatile, huge compared to Main memory
- slower than main memory
- rapidly emerging, evolving => HDD / SSD / PRAM
  - PRAM(Persistent RAM) : RAM + Storage

### Storage Device Hierarchy

- Small but Fast => Huge but Slow
- Register < Cahce < RAM < SSD < HDD < External Storage

#### Primary

- Register
- Cache: í•˜ë²„ë“œ ì•„í‚¤í…ì³ë¥¼ ì‚¬ìš©(ì†ë„ê°€ ìµœìš°ì„ ì´ê¸° ë•Œë¬¸ì— Data Cacheì™€ Instrunction Cacheë¥¼ ë¶„ë¦¬)
- RAM

#### Secondary

- SSD
- HDD

#### Tertiary

- External Storage

### Processorì™€ I/O

- IO
  - The way users get/put the data, from/to computer.
  - Mostly, have their own controller.
  - Device controllers operate independently.
  - Driver: CPUì™€ I/Oê°„ì˜ í†µì‹ í•˜ê¸° ìœ„í•œ ê·œì•½ì´ ì •ì˜ëœ ê²ƒ.

#### Interrupts

- The way to synchronize I/O devices and CPU
- The signal for devices to inform CPU(e.g. finish its job)
- CPU must handle interrupts as soon as possible

#### Life of Interrupts

- An I/O device raises an iterrupt by sending signal to CPU(Interrupt Request, IRQ)
- Interrupt controller wihin CPU catches th signal
- CPU jumps to interrupt vector, dispatch and clear IRQ.(Interrupt Service Routine, ISR)

### System Bus

- Processor, I/O, Main Memoryê°„ì˜ ë°ì´í„°ë¥¼ ì£¼ê³  ë°›ì„ ìˆ˜ ìˆë„ë¡ í•´ì£¼ëŠ” ì—­í• 
- ë°ì´í„°ë¥¼ ì–´ë–»ê²Œ ì£¼ê³  ë°›ì„ì§€ë¥¼ ì •í•´ë†“ì€ ì¸í„°í˜ì´ìŠ¤

<br/>

## How can we print out "Hello World" with single line?

1. CPU moves program from storage to main memory.
2. CPU commands a serial device to print out a chracter.
3. Serial DeviceëŠ” ë¬¸ìë¥¼ ì¶œë ¥í•˜ê³  ê·¸ ë‹¤ìŒ ë¬¸ìë¥¼ CPUì—ê²Œ ìš”ì²­.

### DMA(Dynamic Memory Access)

- DMAë„ I/Oê¸° ë–„ë¬¸ì— Interruptê°€ ë°œìƒí•œë‹¤.
- ìœ ì¼í•˜ê²Œ ë©”ëª¨ë¦¬ì— ì§ì ‘ ì ‘ê·¼ ê°€ëŠ¥í•œ ì•„ì´
- ìœ„ì˜ 2~3ì˜ ê³¼ì •ì—ì„œ overheadê°€ ì¼ì–´ë‚  ìˆ˜ ìˆëŠ”ë° DMAë¥¼ í†µí•´ CPUì—ê²Œ ë§¤ë²ˆ ê°€ë˜ Interruptë¥¼ DMAì—ì„œ ìˆ˜í–‰í•œë‹¤.

<br/>

## Single-Processor System

- Core : Execute instruction and stroe data locally
- With other components to support the core
- Processor became bottleneck

## Multi-Processor System

- Multiple processors with single core for each
- AMP(Asymmetric Multi Processing)
  - ê°ê°ì˜ í”„ë¡œì„¸ì„œëŠ” ë‹¤ë¥¸ ì—­í• 
- SMP(Symmetric Multi Processing)
  - ê°ê°ì˜ í”„ë¡œì„¸ì„œê°€ ëª¨ë“  ì—­í• ì„ ë¶„ì‚°
  - ì¼ë°˜ì ìœ¼ë¡œ SMPë°©ì‹ì„ ì±„íƒ
- To increase throughput N times
- However, the throughput actually is "<=N" times

## Multi-Core System

- Multiple cores within single processor
- Fast communication and low power consumption(ë©€í‹° í”„ë¡œì„¸ì„œ ì‹œìŠ¤í…œì€ ì‹œìŠ¤í…œ ë²„ìŠ¤ë¥¼ í†µí•´ í†µì‹ í•˜ì§€ë§Œ ë©€í‹° ì½”ì–´ ì‹œìŠ¤í…œì€ ë‚´ë¶€ì ìœ¼ë¡œ ì¼ì–´ë‚˜ê¸° ë•Œë¬¸ì— ìƒëŒ€ì ìœ¼ë¡œ ì„±ëŠ¥ì´ ë” ì¢‹ë‹¤)
- Still have some problem, but currently standard

## NUMA(Non-Uniform Memory Access)

- Multiple processors with local memory for each (í”„ë¡œì„¸ì„œë³„ë¡œ ë©”ëª¨ë¦¬ê°€ ë‹¤ ë”°ë¡œ ì¡´ì¬)
- ì½”ì–´ëŠ” ì—¬ëŸ¬ ê°œì§€ë§Œ ë©”ëª¨ë¦¬ëŠ” í•˜ë‚˜ë‹¤ë³´ë‹ˆ ëª¨ë“  ì½”ì–´ì—ì„œ í•˜ë‚˜ì˜ ë©”ëª¨ë¦¬ì— ì ‘ê·¼í•˜ê²Œ ëœë‹¤. ê·¸ëŸ¬ë‹¤ë³´ë‹ˆ ì‹œìŠ¤í…œ ë²„ìŠ¤ì— ë³‘ëª©í˜„ìƒì´ ì¼ì–´ë‚œë‹¤.
- Latency on remote access <= This is hot
- Memoryê°„ì˜ ë™ì‹œì„± ì²˜ë¦¬ëŠ” Core ê°„ì˜ í†µì‹ ìœ¼ë¡œ í•´ê²°
- ë¬¼ë¦¬ì ìœ¼ë¡œ Memoryê°€ ì—¬ëŸ¬ ê°œ

## Clustered System

- Multiple Computers with single storage
- Asymmetric Clustering
  - í•˜ë‚˜ì˜ ì»´í“¨í„°ê°€ ì£½ëŠ”ë‹¤ë©´ ëª¨ë‹ˆí„°ë§ë§Œ í•˜ë˜ ì»´í“¨í„°ê°€ ê·¸ ì—­í• ì„ ìˆ˜í–‰
- Symmetric Clustering
  - ëª¨ë“  ì»´í“¨í„°ê°€ ëª¨ë‹ˆí„°ë§ì„ ì§„í–‰í•˜ê³  ê°€ì¥ ì—¬ìœ  ìˆëŠ” ì»´í“¨í„°ê°€ ì£½ì€ ì»´í“¨í„°ì˜ ì—­í• ì„ ìˆ˜í–‰
- High availability service
- Need to reprogram application for parallelization

## Today's Computer System

- Personal Computing
- Embedded mobile computing
- Client-server computing
- Peer to peer computing
- Cloud Computing
- Real-time embedded computing

<br/>

## System

### Life of Operating System (Boot Sequence)

- ìµœì†Œ 1ê°œì˜ ë©”ëª¨ë¦¬ì™€ 1ê°œì˜ Core
- Boot Loaderë¥¼ í†µí•´ Memoryì— OSê°€ ì˜¬ë¼ê°

1. Initialize primary CPU and other components in processor
2. Set up system components to operates computer
3. Wake secondary CPUs and initialize devices (ex. DMA ì´ˆê¸°í™”)
4. Execute system programs(daemon) and become idle
5. OS Waiting for any events to occur

### Execution of Application Software

1. Program initially is stored in storage device
2. Load progream into main memory
3. Execute code of program line by line

### Process

1. Active instance of program in execution
2. Use computer resources to perform its tasks
3. What if process becomes idle?

### Multiprogramming

- í•˜ë‚˜ì˜ í”„ë¡œì„¸ìŠ¤ê°€ ë†€ê³  ìˆëŠ” ë™ì•ˆì—ëŠ” ë‹¤ë¥¸ í”„ë¡œì„¸ìŠ¤ë¥¼ ì‹¤í–‰
- Keep users stisfied and reduce CPU idle time
- Need techniques for resources to be shared

### Multitasking

- ì—¬ëŸ¬ ê°œì˜ í”„ë¡œì„¸ìŠ¤ë¥¼ ë†€ê³  ë™ì‘í•˜ê³ ë¥¼ ë°˜ë³µ
- ì‹œë¶„í•  ìš´ì˜ì²´ì œ
- Switch processes periodically and frequently
- Provide faster response time to users
- Use timer to maintain control over CPUs
  - timer
    - Use clock signal and tick counter to get percise time
    - Periodic - Generate interrupts on every N times
    - One shot - Generate interrupts after N ticks

### Multimode Operation

- Hardware support for various execution modes
- At least two level - Kernel mode & user mode
- Limit every hardware access and some instructions
- mode bitë¥¼ í†µí•´ User Modeì™€ Kernel Modeë¥¼ ë”°ë¡œ ê´€ë¦¬

### Scenario of Multimode Operation

- OS booting scene: Kernel Mode
- After booting: User Mode
- Any events given to Kernel: Kernel Mode
- User Mode => Kernel Modeë¡œ ì˜¤ëŠ” ê²½ìš°ë¥¼ Exception(Trap)
  - Unauthorized hardware access from application
  - Interrupts raised by any hardware devices
  - Service requests from application to kernel
  - ê²°êµ­ System Call(Software Interrupt, SWI)ë„ Exceptionì„ í†µí•´ì„œ ì¼ì–´ë‚˜ëŠ” ê²ƒ
- Kernal Modeì™€ User Modeê°€ ì„œë¡œ ë„˜ì–´ê°ˆ ë•Œ Context Switchingì´ ì¼ì–´ë‚œë‹¤.

### Today's Operating System(POSIX Standardë¥¼ í†µí•´ ê°œë°œ)

- Multics(1964 / MIT, AT&T, GE)
- UNIX(1969 / Dennis Ritchie) - With C Language
- BSD(1977 / CSRG @ UC Berkeley)
- LINUX(1991 / Linus Trovalds) - And ... Git in 2005
- Darwin(2000 / Apple)
- Windows NT(1993 / Microsoft)

---

#### ğŸ™ Reference

- [Operating System Concepts 10th Edition](https://www.amazon.com/Operating-System-Concepts-Abraham-Silberschatz-ebook/dp/B07CVKH7BD)
- Thanks to [@jigi-kim](https://github.com/jigi-kim)
