// Generated by CIRCT firtool-1.62.1
module ShiftLeftPriorityWithF32EXPResult(
  input  [9:0] io_src,
  input  [9:0] io_priority_shiftValue,
  output [9:0] io_lshift_result,
  output [7:0] io_exp_result
);

  wire [17:0] lshift_result_lzd_exp =
    io_priority_shiftValue[9]
      ? {io_src, 8'h70}
      : io_priority_shiftValue[8]
          ? {io_src[8:0], 9'h6F}
          : io_priority_shiftValue[7]
              ? {io_src[7:0], 10'h6E}
              : io_priority_shiftValue[6]
                  ? {io_src[6:0], 11'h6D}
                  : io_priority_shiftValue[5]
                      ? {io_src[5:0], 12'h6C}
                      : io_priority_shiftValue[4]
                          ? {io_src[4:0], 13'h6B}
                          : io_priority_shiftValue[3]
                              ? {io_src[3:0], 14'h6A}
                              : io_priority_shiftValue[2]
                                  ? {io_src[2:0], 15'h69}
                                  : io_priority_shiftValue[1]
                                      ? {io_src[1:0], 16'h68}
                                      : {io_priority_shiftValue[0]
                                           ? {io_src[0], 9'h0}
                                           : 10'h0,
                                         7'h33,
                                         io_priority_shiftValue[0]};
  assign io_lshift_result = lshift_result_lzd_exp[17:8];
  assign io_exp_result = lshift_result_lzd_exp[7:0];
endmodule

module ShiftLeftPriorityWithF64EXPResult(
  input  [22:0] io_src,
  input  [22:0] io_priority_shiftValue,
  output [22:0] io_lshift_result,
  output [10:0] io_exp_result
);

  wire [33:0] lshift_result_lzd_exp =
    io_priority_shiftValue[22]
      ? {io_src, 11'h380}
      : io_priority_shiftValue[21]
          ? {io_src[21:0], 12'h37F}
          : io_priority_shiftValue[20]
              ? {io_src[20:0], 13'h37E}
              : io_priority_shiftValue[19]
                  ? {io_src[19:0], 14'h37D}
                  : io_priority_shiftValue[18]
                      ? {io_src[18:0], 15'h37C}
                      : io_priority_shiftValue[17]
                          ? {io_src[17:0], 16'h37B}
                          : io_priority_shiftValue[16]
                              ? {io_src[16:0], 17'h37A}
                              : io_priority_shiftValue[15]
                                  ? {io_src[15:0], 18'h379}
                                  : io_priority_shiftValue[14]
                                      ? {io_src[14:0], 19'h378}
                                      : io_priority_shiftValue[13]
                                          ? {io_src[13:0], 20'h377}
                                          : io_priority_shiftValue[12]
                                              ? {io_src[12:0], 21'h376}
                                              : io_priority_shiftValue[11]
                                                  ? {io_src[11:0], 22'h375}
                                                  : io_priority_shiftValue[10]
                                                      ? {io_src[10:0], 23'h374}
                                                      : io_priority_shiftValue[9]
                                                          ? {io_src[9:0], 24'h373}
                                                          : io_priority_shiftValue[8]
                                                              ? {io_src[8:0], 25'h372}
                                                              : io_priority_shiftValue[7]
                                                                  ? {io_src[7:0], 26'h371}
                                                                  : io_priority_shiftValue[6]
                                                                      ? {io_src[6:0],
                                                                         27'h370}
                                                                      : io_priority_shiftValue[5]
                                                                          ? {io_src[5:0],
                                                                             28'h36F}
                                                                          : io_priority_shiftValue[4]
                                                                              ? {io_src[4:0],
                                                                                 29'h36E}
                                                                              : io_priority_shiftValue[3]
                                                                                  ? {io_src[3:0],
                                                                                     30'h36D}
                                                                                  : io_priority_shiftValue[2]
                                                                                      ? {io_src[2:0],
                                                                                         31'h36C}
                                                                                      : io_priority_shiftValue[1]
                                                                                          ? {io_src[1:0],
                                                                                             32'h36B}
                                                                                          : {io_priority_shiftValue[0]
                                                                                               ? {io_src[0],
                                                                                                  22'h0}
                                                                                               : 23'h0,
                                                                                             io_priority_shiftValue[0]
                                                                                               ? 11'h36A
                                                                                               : 11'h369};
  assign io_lshift_result = lshift_result_lzd_exp[33:11];
  assign io_exp_result = lshift_result_lzd_exp[10:0];
endmodule

module FloatAdderWidenFormat(
  input  [63:0] io_widen_a,
  input  [63:0] io_widen_b,
  input  [63:0] io_frs1,
  input         io_uop_idx,
  input         io_is_frs1,
  output [31:0] io_widen_a_f32_0,
  output [31:0] io_widen_b_f32_0,
  output [31:0] io_widen_a_f32_1,
  output [31:0] io_widen_b_f32_1,
  output [63:0] io_widen_a_f64,
  output [63:0] io_widen_b_f64
);

  wire [22:0] _io_widen_b_f64_U_fp_a_is_denormal_to_widen_2_io_lshift_result;
  wire [10:0] _io_widen_b_f64_U_fp_a_is_denormal_to_widen_2_io_exp_result;
  wire [22:0] _io_widen_b_f64_U_fp_a_is_denormal_to_widen_1_io_lshift_result;
  wire [10:0] _io_widen_b_f64_U_fp_a_is_denormal_to_widen_1_io_exp_result;
  wire [22:0] _io_widen_b_f64_U_fp_a_is_denormal_to_widen_io_lshift_result;
  wire [10:0] _io_widen_b_f64_U_fp_a_is_denormal_to_widen_io_exp_result;
  wire [22:0] _io_widen_a_f64_U_fp_a_is_denormal_to_widen_1_io_lshift_result;
  wire [10:0] _io_widen_a_f64_U_fp_a_is_denormal_to_widen_1_io_exp_result;
  wire [22:0] _io_widen_a_f64_U_fp_a_is_denormal_to_widen_io_lshift_result;
  wire [10:0] _io_widen_a_f64_U_fp_a_is_denormal_to_widen_io_exp_result;
  wire [9:0]  _io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_2_io_lshift_result;
  wire [7:0]  _io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_2_io_exp_result;
  wire [9:0]  _io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_1_io_lshift_result;
  wire [7:0]  _io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_1_io_exp_result;
  wire [9:0]  _io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_io_lshift_result;
  wire [7:0]  _io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_io_exp_result;
  wire [9:0]  _io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_1_io_lshift_result;
  wire [7:0]  _io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_1_io_exp_result;
  wire [9:0]  _io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_io_lshift_result;
  wire [7:0]  _io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_io_exp_result;
  wire [9:0]  _io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_2_io_lshift_result;
  wire [7:0]  _io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_2_io_exp_result;
  wire [9:0]  _io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_1_io_lshift_result;
  wire [7:0]  _io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_1_io_exp_result;
  wire [9:0]  _io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_io_lshift_result;
  wire [7:0]  _io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_io_exp_result;
  wire [9:0]  _io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_1_io_lshift_result;
  wire [7:0]  _io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_1_io_exp_result;
  wire [9:0]  _io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_io_lshift_result;
  wire [7:0]  _io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_io_exp_result;
  wire        io_widen_a_f32_0_fp_a_is_denormal = io_widen_a[46:42] == 5'h0;
  wire        io_widen_a_f32_0_fp_a_is_denormal_1 = io_widen_a[14:10] == 5'h0;
  wire        io_widen_b_f32_0_fp_a_is_denormal = io_frs1[14:10] == 5'h0;
  wire        io_widen_b_f32_0_fp_a_is_denormal_1 = io_widen_b[46:42] == 5'h0;
  wire        io_widen_b_f32_0_fp_a_is_denormal_2 = io_widen_b[14:10] == 5'h0;
  wire        io_widen_a_f32_1_fp_a_is_denormal = io_widen_a[62:58] == 5'h0;
  wire        io_widen_a_f32_1_fp_a_is_denormal_1 = io_widen_a[30:26] == 5'h0;
  wire        io_widen_b_f32_1_fp_a_is_denormal = io_frs1[14:10] == 5'h0;
  wire        io_widen_b_f32_1_fp_a_is_denormal_1 = io_widen_b[62:58] == 5'h0;
  wire        io_widen_b_f32_1_fp_a_is_denormal_2 = io_widen_b[30:26] == 5'h0;
  wire        io_widen_a_f64_fp_a_is_denormal = io_widen_a[62:55] == 8'h0;
  wire        io_widen_a_f64_fp_a_is_denormal_1 = io_widen_a[30:23] == 8'h0;
  wire        io_widen_b_f64_fp_a_is_denormal = io_frs1[30:23] == 8'h0;
  wire        io_widen_b_f64_fp_a_is_denormal_1 = io_widen_b[62:55] == 8'h0;
  wire        io_widen_b_f64_fp_a_is_denormal_2 = io_widen_b[30:23] == 8'h0;
  ShiftLeftPriorityWithF32EXPResult io_widen_a_f32_0_U_fp_a_is_denormal_to_widen (
    .io_src                 (io_widen_a[41:32]),
    .io_priority_shiftValue (io_widen_a[41:32]),
    .io_lshift_result
      (_io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_io_lshift_result),
    .io_exp_result          (_io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_io_exp_result)
  );
  ShiftLeftPriorityWithF32EXPResult io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_1 (
    .io_src                 (io_widen_a[9:0]),
    .io_priority_shiftValue (io_widen_a[9:0]),
    .io_lshift_result
      (_io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_1_io_lshift_result),
    .io_exp_result
      (_io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_1_io_exp_result)
  );
  ShiftLeftPriorityWithF32EXPResult io_widen_b_f32_0_U_fp_a_is_denormal_to_widen (
    .io_src                 (io_frs1[9:0]),
    .io_priority_shiftValue (io_frs1[9:0]),
    .io_lshift_result
      (_io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_io_lshift_result),
    .io_exp_result          (_io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_io_exp_result)
  );
  ShiftLeftPriorityWithF32EXPResult io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_1 (
    .io_src                 (io_widen_b[41:32]),
    .io_priority_shiftValue (io_widen_b[41:32]),
    .io_lshift_result
      (_io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_1_io_lshift_result),
    .io_exp_result
      (_io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_1_io_exp_result)
  );
  ShiftLeftPriorityWithF32EXPResult io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_2 (
    .io_src                 (io_widen_b[9:0]),
    .io_priority_shiftValue (io_widen_b[9:0]),
    .io_lshift_result
      (_io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_2_io_lshift_result),
    .io_exp_result
      (_io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_2_io_exp_result)
  );
  ShiftLeftPriorityWithF32EXPResult io_widen_a_f32_1_U_fp_a_is_denormal_to_widen (
    .io_src                 (io_widen_a[57:48]),
    .io_priority_shiftValue (io_widen_a[57:48]),
    .io_lshift_result
      (_io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_io_lshift_result),
    .io_exp_result          (_io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_io_exp_result)
  );
  ShiftLeftPriorityWithF32EXPResult io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_1 (
    .io_src                 (io_widen_a[25:16]),
    .io_priority_shiftValue (io_widen_a[25:16]),
    .io_lshift_result
      (_io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_1_io_lshift_result),
    .io_exp_result
      (_io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_1_io_exp_result)
  );
  ShiftLeftPriorityWithF32EXPResult io_widen_b_f32_1_U_fp_a_is_denormal_to_widen (
    .io_src                 (io_frs1[9:0]),
    .io_priority_shiftValue (io_frs1[9:0]),
    .io_lshift_result
      (_io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_io_lshift_result),
    .io_exp_result          (_io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_io_exp_result)
  );
  ShiftLeftPriorityWithF32EXPResult io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_1 (
    .io_src                 (io_widen_b[57:48]),
    .io_priority_shiftValue (io_widen_b[57:48]),
    .io_lshift_result
      (_io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_1_io_lshift_result),
    .io_exp_result
      (_io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_1_io_exp_result)
  );
  ShiftLeftPriorityWithF32EXPResult io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_2 (
    .io_src                 (io_widen_b[25:16]),
    .io_priority_shiftValue (io_widen_b[25:16]),
    .io_lshift_result
      (_io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_2_io_lshift_result),
    .io_exp_result
      (_io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_2_io_exp_result)
  );
  ShiftLeftPriorityWithF64EXPResult io_widen_a_f64_U_fp_a_is_denormal_to_widen (
    .io_src                 (io_widen_a[54:32]),
    .io_priority_shiftValue (io_widen_a[54:32]),
    .io_lshift_result
      (_io_widen_a_f64_U_fp_a_is_denormal_to_widen_io_lshift_result),
    .io_exp_result          (_io_widen_a_f64_U_fp_a_is_denormal_to_widen_io_exp_result)
  );
  ShiftLeftPriorityWithF64EXPResult io_widen_a_f64_U_fp_a_is_denormal_to_widen_1 (
    .io_src                 (io_widen_a[22:0]),
    .io_priority_shiftValue (io_widen_a[22:0]),
    .io_lshift_result
      (_io_widen_a_f64_U_fp_a_is_denormal_to_widen_1_io_lshift_result),
    .io_exp_result          (_io_widen_a_f64_U_fp_a_is_denormal_to_widen_1_io_exp_result)
  );
  ShiftLeftPriorityWithF64EXPResult io_widen_b_f64_U_fp_a_is_denormal_to_widen (
    .io_src                 (io_frs1[22:0]),
    .io_priority_shiftValue (io_frs1[22:0]),
    .io_lshift_result
      (_io_widen_b_f64_U_fp_a_is_denormal_to_widen_io_lshift_result),
    .io_exp_result          (_io_widen_b_f64_U_fp_a_is_denormal_to_widen_io_exp_result)
  );
  ShiftLeftPriorityWithF64EXPResult io_widen_b_f64_U_fp_a_is_denormal_to_widen_1 (
    .io_src                 (io_widen_b[54:32]),
    .io_priority_shiftValue (io_widen_b[54:32]),
    .io_lshift_result
      (_io_widen_b_f64_U_fp_a_is_denormal_to_widen_1_io_lshift_result),
    .io_exp_result          (_io_widen_b_f64_U_fp_a_is_denormal_to_widen_1_io_exp_result)
  );
  ShiftLeftPriorityWithF64EXPResult io_widen_b_f64_U_fp_a_is_denormal_to_widen_2 (
    .io_src                 (io_widen_b[22:0]),
    .io_priority_shiftValue (io_widen_b[22:0]),
    .io_lshift_result
      (_io_widen_b_f64_U_fp_a_is_denormal_to_widen_2_io_lshift_result),
    .io_exp_result          (_io_widen_b_f64_U_fp_a_is_denormal_to_widen_2_io_exp_result)
  );
  assign io_widen_a_f32_0 =
    {io_uop_idx
       ? {io_widen_a[47],
          io_widen_a_f32_0_fp_a_is_denormal
            ? _io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_io_exp_result
            : {io_widen_a[46] ? 4'h8 : 4'h7, io_widen_a[45:42]},
          io_widen_a_f32_0_fp_a_is_denormal
            ? {_io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_io_lshift_result[8:0], 1'h0}
            : io_widen_a[41:32]}
       : {io_widen_a[15],
          io_widen_a_f32_0_fp_a_is_denormal_1
            ? _io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_1_io_exp_result
            : {io_widen_a[14] ? 4'h8 : 4'h7, io_widen_a[13:10]},
          io_widen_a_f32_0_fp_a_is_denormal_1
            ? {_io_widen_a_f32_0_U_fp_a_is_denormal_to_widen_1_io_lshift_result[8:0],
               1'h0}
            : io_widen_a[9:0]},
     13'h0};
  assign io_widen_b_f32_0 =
    {io_is_frs1
       ? {io_frs1[15],
          io_widen_b_f32_0_fp_a_is_denormal
            ? _io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_io_exp_result
            : {io_frs1[14] ? 4'h8 : 4'h7, io_frs1[13:10]},
          io_widen_b_f32_0_fp_a_is_denormal
            ? {_io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_io_lshift_result[8:0], 1'h0}
            : io_frs1[9:0]}
       : io_uop_idx
           ? {io_widen_b[47],
              io_widen_b_f32_0_fp_a_is_denormal_1
                ? _io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_1_io_exp_result
                : {io_widen_b[46] ? 4'h8 : 4'h7, io_widen_b[45:42]},
              io_widen_b_f32_0_fp_a_is_denormal_1
                ? {_io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_1_io_lshift_result[8:0],
                   1'h0}
                : io_widen_b[41:32]}
           : {io_widen_b[15],
              io_widen_b_f32_0_fp_a_is_denormal_2
                ? _io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_2_io_exp_result
                : {io_widen_b[14] ? 4'h8 : 4'h7, io_widen_b[13:10]},
              io_widen_b_f32_0_fp_a_is_denormal_2
                ? {_io_widen_b_f32_0_U_fp_a_is_denormal_to_widen_2_io_lshift_result[8:0],
                   1'h0}
                : io_widen_b[9:0]},
     13'h0};
  assign io_widen_a_f32_1 =
    {io_uop_idx
       ? {io_widen_a[63],
          io_widen_a_f32_1_fp_a_is_denormal
            ? _io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_io_exp_result
            : {io_widen_a[62] ? 4'h8 : 4'h7, io_widen_a[61:58]},
          io_widen_a_f32_1_fp_a_is_denormal
            ? {_io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_io_lshift_result[8:0], 1'h0}
            : io_widen_a[57:48]}
       : {io_widen_a[31],
          io_widen_a_f32_1_fp_a_is_denormal_1
            ? _io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_1_io_exp_result
            : {io_widen_a[30] ? 4'h8 : 4'h7, io_widen_a[29:26]},
          io_widen_a_f32_1_fp_a_is_denormal_1
            ? {_io_widen_a_f32_1_U_fp_a_is_denormal_to_widen_1_io_lshift_result[8:0],
               1'h0}
            : io_widen_a[25:16]},
     13'h0};
  assign io_widen_b_f32_1 =
    {io_is_frs1
       ? {io_frs1[15],
          io_widen_b_f32_1_fp_a_is_denormal
            ? _io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_io_exp_result
            : {io_frs1[14] ? 4'h8 : 4'h7, io_frs1[13:10]},
          io_widen_b_f32_1_fp_a_is_denormal
            ? {_io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_io_lshift_result[8:0], 1'h0}
            : io_frs1[9:0]}
       : io_uop_idx
           ? {io_widen_b[63],
              io_widen_b_f32_1_fp_a_is_denormal_1
                ? _io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_1_io_exp_result
                : {io_widen_b[62] ? 4'h8 : 4'h7, io_widen_b[61:58]},
              io_widen_b_f32_1_fp_a_is_denormal_1
                ? {_io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_1_io_lshift_result[8:0],
                   1'h0}
                : io_widen_b[57:48]}
           : {io_widen_b[31],
              io_widen_b_f32_1_fp_a_is_denormal_2
                ? _io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_2_io_exp_result
                : {io_widen_b[30] ? 4'h8 : 4'h7, io_widen_b[29:26]},
              io_widen_b_f32_1_fp_a_is_denormal_2
                ? {_io_widen_b_f32_1_U_fp_a_is_denormal_to_widen_2_io_lshift_result[8:0],
                   1'h0}
                : io_widen_b[25:16]},
     13'h0};
  assign io_widen_a_f64 =
    {io_uop_idx
       ? {io_widen_a[63],
          io_widen_a_f64_fp_a_is_denormal
            ? _io_widen_a_f64_U_fp_a_is_denormal_to_widen_io_exp_result
            : {io_widen_a[62] ? 4'h8 : 4'h7, io_widen_a[61:55]},
          io_widen_a_f64_fp_a_is_denormal
            ? {_io_widen_a_f64_U_fp_a_is_denormal_to_widen_io_lshift_result[21:0], 1'h0}
            : io_widen_a[54:32]}
       : {io_widen_a[31],
          io_widen_a_f64_fp_a_is_denormal_1
            ? _io_widen_a_f64_U_fp_a_is_denormal_to_widen_1_io_exp_result
            : {io_widen_a[30] ? 4'h8 : 4'h7, io_widen_a[29:23]},
          io_widen_a_f64_fp_a_is_denormal_1
            ? {_io_widen_a_f64_U_fp_a_is_denormal_to_widen_1_io_lshift_result[21:0], 1'h0}
            : io_widen_a[22:0]},
     29'h0};
  assign io_widen_b_f64 =
    {io_is_frs1
       ? {io_frs1[31],
          io_widen_b_f64_fp_a_is_denormal
            ? _io_widen_b_f64_U_fp_a_is_denormal_to_widen_io_exp_result
            : {io_frs1[30] ? 4'h8 : 4'h7, io_frs1[29:23]},
          io_widen_b_f64_fp_a_is_denormal
            ? {_io_widen_b_f64_U_fp_a_is_denormal_to_widen_io_lshift_result[21:0], 1'h0}
            : io_frs1[22:0]}
       : io_uop_idx
           ? {io_widen_b[63],
              io_widen_b_f64_fp_a_is_denormal_1
                ? _io_widen_b_f64_U_fp_a_is_denormal_to_widen_1_io_exp_result
                : {io_widen_b[62] ? 4'h8 : 4'h7, io_widen_b[61:55]},
              io_widen_b_f64_fp_a_is_denormal_1
                ? {_io_widen_b_f64_U_fp_a_is_denormal_to_widen_1_io_lshift_result[21:0],
                   1'h0}
                : io_widen_b[54:32]}
           : {io_widen_b[31],
              io_widen_b_f64_fp_a_is_denormal_2
                ? _io_widen_b_f64_U_fp_a_is_denormal_to_widen_2_io_exp_result
                : {io_widen_b[30] ? 4'h8 : 4'h7, io_widen_b[29:23]},
              io_widen_b_f64_fp_a_is_denormal_2
                ? {_io_widen_b_f64_U_fp_a_is_denormal_to_widen_2_io_lshift_result[21:0],
                   1'h0}
                : io_widen_b[22:0]},
     29'h0};
endmodule

module Adder(
  input  [7:0] io_a,
  input  [7:0] io_b,
  output [7:0] io_c
);

  assign io_c = 8'(io_a - io_b);
endmodule

module FarShiftRightWithMuxInvFirst(
  input  [51:0] io_src,
  input  [4:0]  io_shiftValue,
  output [51:0] io_result,
  input         io_EOP
);

  wire [51:0] io_result_res_vec_1 = io_shiftValue[0] ? {io_EOP, io_src[51:1]} : io_src;
  wire [51:0] io_result_res_vec_2 =
    io_shiftValue[1] ? {{2{io_EOP}}, io_result_res_vec_1[51:2]} : io_result_res_vec_1;
  wire [51:0] io_result_res_vec_3 =
    io_shiftValue[2] ? {{4{io_EOP}}, io_result_res_vec_2[51:4]} : io_result_res_vec_2;
  wire [51:0] io_result_res_vec_4 =
    io_shiftValue[3] ? {{8{io_EOP}}, io_result_res_vec_3[51:8]} : io_result_res_vec_3;
  assign io_result =
    io_shiftValue[4] ? {{16{io_EOP}}, io_result_res_vec_4[51:16]} : io_result_res_vec_4;
endmodule

module FarPathF32WidenF16MixedAdderPipeline(
  input         clock,
  input         io_fire,
  input  [24:0] io_A,
  input  [24:0] io_B,
  output [24:0] io_result
);

  reg  [6:0]  io_result_r;
  reg  [6:0]  io_result_r_1;
  reg  [17:0] io_result_r_2;
  wire [18:0] _seq_short_full_adder_T_2 = 19'({1'h0, io_A[17:0]} + {1'h0, io_B[17:0]});
  always @(posedge clock) begin
    if (io_fire) begin
      io_result_r <= 7'(io_A[24:18] + io_B[24:18]);
      io_result_r_1 <= {6'h0, _seq_short_full_adder_T_2[18]};
      io_result_r_2 <= _seq_short_full_adder_T_2[17:0];
    end
  end // always @(posedge)
  assign io_result = {7'(io_result_r + io_result_r_1), io_result_r_2};
endmodule

module FarPathF32WidenF16MixedPipeline(
  input         clock,
  input         io_fire,
  input  [31:0] io_fp_a,
  input  [31:0] io_fp_b,
  output [31:0] io_fp_c,
  input         io_is_sub,
  input  [2:0]  io_round_mode,
  output [4:0]  io_fflags,
  output [7:0]  io_absEaSubEb,
  input         io_res_is_f32,
  output        io_isEfp_bGreater
);

  wire        NX;
  wire        OF_reg;
  wire [24:0] _U_FS1_io_result;
  wire [24:0] _U_FS0_io_result;
  wire [51:0] _U_far_rshift_2_io_result;
  wire [51:0] _U_far_rshift_1_io_result;
  wire [7:0]  _U_Efp_bSubEfp_a_io_c;
  wire [7:0]  _U_Efp_aSubEfp_b_io_c;
  reg         res_is_f32_reg;
  wire        efficient_fp_b_sign = io_fp_b[31] ^ io_is_sub;
  wire        EOP = io_fp_a[31] ^ efficient_fp_b_sign;
  reg         RNE_reg;
  reg         RTZ_reg;
  reg         RDN_reg;
  reg         RUP_reg;
  reg         RMM_reg;
  wire        _GEN = io_fp_a[23] | ~(|(io_fp_a[30:23]));
  wire        _GEN_0 = io_fp_b[23] | ~(|(io_fp_b[30:23]));
  wire        isEfp_bGreater = io_fp_b[30:23] > io_fp_a[30:23];
  wire [7:0]  absEaSubEb = isEfp_bGreater ? _U_Efp_bSubEfp_a_io_c : _U_Efp_aSubEfp_b_io_c;
  wire [23:0] significand_fp_a = {|(io_fp_a[30:23]), io_fp_a[22:0]};
  wire [23:0] significand_fp_b = {|(io_fp_b[30:23]), io_fp_b[22:0]};
  wire [23:0] greaterSignificand = isEfp_bGreater ? significand_fp_b : significand_fp_a;
  wire [24:0] A = EOP ? {greaterSignificand, 1'h0} : {1'h0, greaterSignificand};
  wire [51:0] far_rshift_widen_result =
    isEfp_bGreater ? _U_far_rshift_2_io_result : _U_far_rshift_1_io_result;
  wire        absEaSubEb_is_greater =
    io_res_is_f32 ? absEaSubEb > 8'h1B : absEaSubEb > 8'hE;
  wire [24:0] B = absEaSubEb_is_greater ? {25{EOP}} : far_rshift_widen_result[51:27];
  wire        FS0_0_reg = res_is_f32_reg ? _U_FS0_io_result[0] : _U_FS0_io_result[13];
  wire        FS0_1_reg = res_is_f32_reg ? _U_FS0_io_result[1] : _U_FS0_io_result[14];
  reg  [1:0]  lgs_normal_reg_r;
  reg         far_sign_result_reg;
  reg         far_case_normal_round_up_reg_r;
  wire        _far_case_overflow_round_up_reg_T_13 = RDN_reg & far_sign_result_reg;
  wire        far_case_normal_round_up_reg =
    far_case_normal_round_up_reg_r & ~(lgs_normal_reg_r[1]) & ~(lgs_normal_reg_r[0])
    | RNE_reg & lgs_normal_reg_r[1] & (FS0_0_reg | lgs_normal_reg_r[0])
    | _far_case_overflow_round_up_reg_T_13 & (|lgs_normal_reg_r) | RUP_reg
    & ~far_sign_result_reg & (|lgs_normal_reg_r) | RMM_reg & lgs_normal_reg_r[1];
  reg  [2:0]  grs_overflow_reg;
  wire        _lgs_overflow_reg_T_3 = grs_overflow_reg[1] | grs_overflow_reg[0];
  reg         far_case_overflow_round_up_reg_r;
  wire        far_case_overflow_round_up_reg =
    far_case_overflow_round_up_reg_r & ~(grs_overflow_reg[2]) & ~_lgs_overflow_reg_T_3
    | RNE_reg & grs_overflow_reg[2] & (FS0_1_reg | _lgs_overflow_reg_T_3)
    | _far_case_overflow_round_up_reg_T_13 & (grs_overflow_reg[2] | _lgs_overflow_reg_T_3)
    | RUP_reg & ~far_sign_result_reg & (grs_overflow_reg[2] | _lgs_overflow_reg_T_3)
    | RMM_reg & grs_overflow_reg[2];
  reg         far_exponent_result_reg_r;
  reg  [7:0]  far_exponent_result_reg_r_1;
  reg  [7:0]  far_exponent_result_reg_r_2;
  reg         OF_reg_r;
  assign OF_reg =
    OF_reg_r
    & (_U_FS0_io_result[24] | _U_FS1_io_result[24] & FS0_0_reg
       & far_case_normal_round_up_reg);
  assign NX =
    (_U_FS0_io_result[24]
       ? (|{grs_overflow_reg[2], _lgs_overflow_reg_T_3})
       : (|lgs_normal_reg_r)) | OF_reg;
  wire [7:0]  E_greater = isEfp_bGreater ? io_fp_b[30:23] : io_fp_a[30:23];
  wire [7:0]  EA = EOP ? 8'(E_greater - 8'h1) : E_greater;
  wire [7:0]  _EA_add1_T = 8'(EA + 8'h1);
  wire        B_guard_normal =
    ~absEaSubEb_is_greater
    & (EOP
         ? (io_res_is_f32
              ? ~(far_rshift_widen_result[26])
              : ~(far_rshift_widen_result[39]))
         : io_res_is_f32 ? far_rshift_widen_result[26] : far_rshift_widen_result[39]);
  wire        B_rsticky_normal =
    ~absEaSubEb_is_greater
    & (EOP
         ? (io_res_is_f32
              ? ~(far_rshift_widen_result[25])
              : ~(far_rshift_widen_result[38]))
         : io_res_is_f32 ? far_rshift_widen_result[25] : far_rshift_widen_result[38])
    | (absEaSubEb_is_greater
         ? (|(isEfp_bGreater ? significand_fp_a : significand_fp_b))
         : EOP
             ? (io_res_is_f32
                  ? far_rshift_widen_result[24:0] != 25'h1FFFFFF
                  : far_rshift_widen_result[37:0] != 38'h3FFFFFFFFF)
             : io_res_is_f32
                 ? (|(far_rshift_widen_result[24:0]))
                 : (|(far_rshift_widen_result[37:0])));
  wire [1:0]  _lgs_normal_reg_T_4 = {B_guard_normal, B_rsticky_normal};
  wire        A_0 = io_res_is_f32 ? A[0] : A[13];
  wire        B_0 = io_res_is_f32 ? B[0] : B[13];
  always @(posedge clock) begin
    if (io_fire) begin
      res_is_f32_reg <= io_res_is_f32;
      RNE_reg <= io_round_mode == 3'h0;
      RTZ_reg <= io_round_mode == 3'h1;
      RDN_reg <= io_round_mode == 3'h2;
      RUP_reg <= io_round_mode == 3'h3;
      RMM_reg <= io_round_mode == 3'h4;
      lgs_normal_reg_r <= EOP ? 2'(~_lgs_normal_reg_T_4 + 2'h1) : _lgs_normal_reg_T_4;
      far_sign_result_reg <= isEfp_bGreater ? efficient_fp_b_sign : io_fp_a[31];
      far_case_normal_round_up_reg_r <= EOP;
      grs_overflow_reg <=
        EOP
          ? 3'({A_0, 2'h0} - {~B_0, B_guard_normal, B_rsticky_normal})
          : {A_0 ^ B_0, B_guard_normal, B_rsticky_normal};
      far_case_overflow_round_up_reg_r <= EOP;
      far_exponent_result_reg_r <= EA == 8'h0;
      far_exponent_result_reg_r_1 <= _EA_add1_T;
      far_exponent_result_reg_r_2 <= EA;
      OF_reg_r <= io_res_is_f32 ? (&_EA_add1_T) : (&(_EA_add1_T[4:0]));
    end
  end // always @(posedge)
  Adder U_Efp_aSubEfp_b (
    .io_a ({io_fp_a[30:24], _GEN}),
    .io_b ({io_fp_b[30:24], _GEN_0}),
    .io_c (_U_Efp_aSubEfp_b_io_c)
  );
  Adder U_Efp_bSubEfp_a (
    .io_a ({io_fp_b[30:24], _GEN_0}),
    .io_b ({io_fp_a[30:24], _GEN}),
    .io_c (_U_Efp_bSubEfp_a_io_c)
  );
  FarShiftRightWithMuxInvFirst U_far_rshift_1 (
    .io_src
      (EOP
         ? {~significand_fp_b, 28'hFFFFFFF}
         : {1'h0, |(io_fp_b[30:23]), io_fp_b[22:0], 27'h0}),
    .io_shiftValue (_U_Efp_aSubEfp_b_io_c[4:0]),
    .io_result     (_U_far_rshift_1_io_result),
    .io_EOP        (EOP)
  );
  FarShiftRightWithMuxInvFirst U_far_rshift_2 (
    .io_src
      (EOP
         ? {~significand_fp_a, 28'hFFFFFFF}
         : {1'h0, |(io_fp_a[30:23]), io_fp_a[22:0], 27'h0}),
    .io_shiftValue (_U_Efp_bSubEfp_a_io_c[4:0]),
    .io_result     (_U_far_rshift_2_io_result),
    .io_EOP        (EOP)
  );
  FarPathF32WidenF16MixedAdderPipeline U_FS0 (
    .clock     (clock),
    .io_fire   (io_fire),
    .io_A      (A),
    .io_B      (B),
    .io_result (_U_FS0_io_result)
  );
  FarPathF32WidenF16MixedAdderPipeline U_FS1 (
    .clock     (clock),
    .io_fire   (io_fire),
    .io_A      (25'(A + {10'h0, io_res_is_f32 ? 15'h2 : 15'h4000})),
    .io_B      (B),
    .io_result (_U_FS1_io_result)
  );
  assign io_fp_c =
    {far_sign_result_reg,
     OF_reg
       ? (RTZ_reg | RDN_reg & ~far_sign_result_reg | RUP_reg & far_sign_result_reg
            ? 31'h7F7FFFFF
            : 31'h7F800000)
       : {_U_FS0_io_result[24] | _U_FS1_io_result[24] & FS0_0_reg
          & far_case_normal_round_up_reg | far_exponent_result_reg_r
          & _U_FS0_io_result[23]
            ? far_exponent_result_reg_r_1
            : far_exponent_result_reg_r_2,
          (~(_U_FS0_io_result[24])
           & (~FS0_0_reg & far_case_normal_round_up_reg | ~far_case_normal_round_up_reg)
             ? {_U_FS0_io_result[22:14],
                ~res_is_f32_reg & far_case_normal_round_up_reg ^ _U_FS0_io_result[13],
                _U_FS0_io_result[12:1],
                FS0_0_reg ^ far_case_normal_round_up_reg}
             : 23'h0)
            | (~(_U_FS0_io_result[24]) & FS0_0_reg & far_case_normal_round_up_reg
                 ? {_U_FS1_io_result[22:14],
                    res_is_f32_reg & _U_FS1_io_result[13],
                    _U_FS1_io_result[12:1],
                    1'h0}
                 : 23'h0)
            | (_U_FS0_io_result[24]
               & (~FS0_1_reg & far_case_overflow_round_up_reg
                  | ~far_case_overflow_round_up_reg)
                 ? {_U_FS0_io_result[23:15],
                    ~res_is_f32_reg & far_case_overflow_round_up_reg
                      ^ _U_FS0_io_result[14],
                    _U_FS0_io_result[13:2],
                    FS0_1_reg ^ far_case_overflow_round_up_reg}
                 : 23'h0)
            | (_U_FS0_io_result[24] & FS0_1_reg & far_case_overflow_round_up_reg
                 ? _U_FS1_io_result[23:1]
                 : 23'h0)}};
  assign io_fflags = {2'h0, OF_reg, 1'h0, NX};
  assign io_absEaSubEb = absEaSubEb;
  assign io_isEfp_bGreater = isEfp_bGreater;
endmodule

module ClosePathF32WidenF16MixedPipelineAdder(
  input  [23:0] io_adder_op0,
  input  [23:0] io_adder_op1,
  output [24:0] io_result
);

  assign io_result = 25'({1'h0, io_adder_op0} - {1'h0, io_adder_op1});
endmodule

module ClosePathF32WidenF16MixedPipelineAdder_2(
  input  [23:0] io_adder_op0,
  input  [23:0] io_adder_op1,
  output [24:0] io_result
);

  assign io_result = 25'({io_adder_op0, 1'h0} - {1'h0, io_adder_op1});
endmodule

module CloseShiftLeftWithMux(
  input  [24:0] io_src,
  input  [4:0]  io_shiftValue,
  output [24:0] io_result
);

  wire [24:0] _io_result_res_vec_1_T_2 = io_shiftValue[4] ? {io_src[8:0], 16'h0} : io_src;
  wire [24:0] _io_result_res_vec_2_T_2 =
    io_shiftValue[3] ? {_io_result_res_vec_1_T_2[16:0], 8'h0} : _io_result_res_vec_1_T_2;
  wire [24:0] _io_result_res_vec_3_T_2 =
    io_shiftValue[2] ? {_io_result_res_vec_2_T_2[20:0], 4'h0} : _io_result_res_vec_2_T_2;
  wire [24:0] _io_result_res_vec_4_T_2 =
    io_shiftValue[1] ? {_io_result_res_vec_3_T_2[22:0], 2'h0} : _io_result_res_vec_3_T_2;
  assign io_result =
    io_shiftValue[0] ? {_io_result_res_vec_4_T_2[23:0], 1'h0} : _io_result_res_vec_4_T_2;
endmodule

module ClosePathF32WidenF16MixedPipeline(
  input         clock,
  input         io_fire,
  input  [31:0] io_fp_a,
  input  [31:0] io_fp_b,
  output [31:0] io_fp_c,
  input  [2:0]  io_round_mode,
  output [4:0]  io_fflags,
  input         io_res_is_f32,
  output [24:0] io_CS1
);

  reg         NX_reg_r;
  wire [24:0] _U_Lshift_io_result;
  wire [24:0] _U_CS4_io_result;
  wire [24:0] _U_CS3_io_result;
  wire [24:0] _U_CS2_io_result;
  wire [24:0] _U_CS1_io_result;
  wire [24:0] _U_CS0_io_result;
  wire [23:0] significand_fp_a = {|(io_fp_a[30:23]), io_fp_a[22:0]};
  wire [23:0] significand_fp_b = {|(io_fp_b[30:23]), io_fp_b[22:0]};
  reg  [7:0]  EA_reg;
  wire [23:0] _U_CS3_io_adder_op1_T = {1'h1, io_fp_a[22:0]};
  wire [23:0] _U_CS3_io_adder_op0_T = {1'h1, io_fp_b[22:0]};
  reg  [23:0] U_CS4_io_adder_op0_r;
  reg  [23:0] U_CS4_io_adder_op1_r;
  reg  [4:0]  lzd_0123_reg;
  reg  [24:0] U_Lshift_io_src_r;
  reg         close_fraction_result_reg_r;
  reg         lshift_result_head_is_one_reg_r;
  reg         lshift_result_head_is_one_reg_r_1;
  reg         EA_sub_value_reg_r;
  reg  [7:0]  EA_sub_value_reg_r_1;
  reg         close_sign_result_reg_r;
  wire        RNE = io_round_mode == 3'h0;
  wire        RDN = io_round_mode == 3'h2;
  wire        RUP = io_round_mode == 3'h3;
  wire        RMM = io_round_mode == 3'h4;
  wire        Efp_b_is_greater =
    (io_fp_b[23] ^ io_fp_a[23]) & (io_fp_a[24] ^ io_fp_b[24] ^ ~(io_fp_a[23]));
  wire        exp_is_equal =
    io_fp_a[23] ^ ~(io_fp_b[23]) | (|(io_fp_a[30:23])) ^ (|(io_fp_b[30:23]));
  wire        _mask_Efp_a_onehot_T_2 = io_fp_a[30:23] == 8'h0 | io_fp_a[30:23] == 8'h1;
  wire        _mask_Efp_a_onehot_T_3 = io_fp_a[30:23] == 8'h2;
  wire        _mask_Efp_a_onehot_T_4 = io_fp_a[30:23] == 8'h3;
  wire        _mask_Efp_a_onehot_T_5 = io_fp_a[30:23] == 8'h4;
  wire        _mask_Efp_a_onehot_T_6 = io_fp_a[30:23] == 8'h5;
  wire        _mask_Efp_a_onehot_T_7 = io_fp_a[30:23] == 8'h6;
  wire        _mask_Efp_a_onehot_T_8 = io_fp_a[30:23] == 8'h7;
  wire        _mask_Efp_a_onehot_T_9 = io_fp_a[30:23] == 8'h8;
  wire        _mask_Efp_a_onehot_T_10 = io_fp_a[30:23] == 8'h9;
  wire        _mask_Efp_a_onehot_T_11 = io_fp_a[30:23] == 8'hA;
  wire        _mask_Efp_a_onehot_T_12 = io_fp_a[30:23] == 8'hB;
  wire        _mask_Efp_a_onehot_T_13 = io_fp_a[30:23] == 8'hC;
  wire        _mask_Efp_a_onehot_T_14 = io_fp_a[30:23] == 8'hD;
  wire        _mask_Efp_a_onehot_T_15 = io_fp_a[30:23] == 8'hE;
  wire        _mask_Efp_a_onehot_T_16 = io_fp_a[30:23] == 8'hF;
  wire        _mask_Efp_a_onehot_T_17 = io_fp_a[30:23] == 8'h10;
  wire        _mask_Efp_a_onehot_T_18 = io_fp_a[30:23] == 8'h11;
  wire        _mask_Efp_a_onehot_T_19 = io_fp_a[30:23] == 8'h12;
  wire        _mask_Efp_a_onehot_T_20 = io_fp_a[30:23] == 8'h13;
  wire        _mask_Efp_a_onehot_T_21 = io_fp_a[30:23] == 8'h14;
  wire        _mask_Efp_a_onehot_T_22 = io_fp_a[30:23] == 8'h15;
  wire        _mask_Efp_a_onehot_T_23 = io_fp_a[30:23] == 8'h16;
  wire        _mask_Efp_a_onehot_T_24 = io_fp_a[30:23] == 8'h17;
  wire        _mask_Efp_a_onehot_T_25 = io_fp_a[30:23] == 8'h18;
  wire        _mask_Efp_b_onehot_T_2 = io_fp_b[30:23] == 8'h0 | io_fp_b[30:23] == 8'h1;
  wire        _mask_Efp_b_onehot_T_3 = io_fp_b[30:23] == 8'h2;
  wire        _mask_Efp_b_onehot_T_4 = io_fp_b[30:23] == 8'h3;
  wire        _mask_Efp_b_onehot_T_5 = io_fp_b[30:23] == 8'h4;
  wire        _mask_Efp_b_onehot_T_6 = io_fp_b[30:23] == 8'h5;
  wire        _mask_Efp_b_onehot_T_7 = io_fp_b[30:23] == 8'h6;
  wire        _mask_Efp_b_onehot_T_8 = io_fp_b[30:23] == 8'h7;
  wire        _mask_Efp_b_onehot_T_9 = io_fp_b[30:23] == 8'h8;
  wire        _mask_Efp_b_onehot_T_10 = io_fp_b[30:23] == 8'h9;
  wire        _mask_Efp_b_onehot_T_11 = io_fp_b[30:23] == 8'hA;
  wire        _mask_Efp_b_onehot_T_12 = io_fp_b[30:23] == 8'hB;
  wire        _mask_Efp_b_onehot_T_13 = io_fp_b[30:23] == 8'hC;
  wire        _mask_Efp_b_onehot_T_14 = io_fp_b[30:23] == 8'hD;
  wire        _mask_Efp_b_onehot_T_15 = io_fp_b[30:23] == 8'hE;
  wire        _mask_Efp_b_onehot_T_16 = io_fp_b[30:23] == 8'hF;
  wire        _mask_Efp_b_onehot_T_17 = io_fp_b[30:23] == 8'h10;
  wire        _mask_Efp_b_onehot_T_18 = io_fp_b[30:23] == 8'h11;
  wire        _mask_Efp_b_onehot_T_19 = io_fp_b[30:23] == 8'h12;
  wire        _mask_Efp_b_onehot_T_20 = io_fp_b[30:23] == 8'h13;
  wire        _mask_Efp_b_onehot_T_21 = io_fp_b[30:23] == 8'h14;
  wire        _mask_Efp_b_onehot_T_22 = io_fp_b[30:23] == 8'h15;
  wire        _mask_Efp_b_onehot_T_23 = io_fp_b[30:23] == 8'h16;
  wire        _mask_Efp_b_onehot_T_24 = io_fp_b[30:23] == 8'h17;
  wire        _mask_Efp_b_onehot_T_25 = io_fp_b[30:23] == 8'h18;
  wire        CS2_round_up =
    (io_res_is_f32 ? io_fp_b[0] : io_fp_b[13])
    & (RUP & ~(io_fp_a[31]) | RDN & io_fp_a[31] | RNE
       & (io_res_is_f32 ? _U_CS2_io_result[1] : _U_CS2_io_result[14])
       & (io_res_is_f32 ? _U_CS2_io_result[0] : _U_CS2_io_result[13]) | RMM);
  wire        CS3_round_up =
    (io_res_is_f32 ? io_fp_a[0] : io_fp_a[13])
    & (RUP & io_fp_a[31] | RDN & ~(io_fp_a[31]) | RNE
       & (io_res_is_f32 ? _U_CS3_io_result[1] : _U_CS3_io_result[14])
       & (io_res_is_f32 ? _U_CS3_io_result[0] : _U_CS3_io_result[13]) | RMM);
  wire        sel_CS0 = exp_is_equal & ~(_U_CS0_io_result[24]);
  wire        sel_CS1 = exp_is_equal & _U_CS0_io_result[24];
  wire        sel_CS2 =
    ~exp_is_equal & ~Efp_b_is_greater
    & (~(_U_CS2_io_result[24])
       | (io_res_is_f32 ? ~(_U_CS2_io_result[0]) : ~(_U_CS2_io_result[13]))
       | ~CS2_round_up);
  wire        sel_CS3 =
    ~exp_is_equal & Efp_b_is_greater
    & (~(_U_CS3_io_result[24])
       | (io_res_is_f32 ? ~(_U_CS3_io_result[0]) : ~(_U_CS3_io_result[13]))
       | ~CS3_round_up);
  wire        sel_CS4 =
    ~exp_is_equal
    & (~Efp_b_is_greater & _U_CS2_io_result[24]
       & (io_res_is_f32 ? _U_CS2_io_result[0] : _U_CS2_io_result[13]) & CS2_round_up
       | Efp_b_is_greater & _U_CS3_io_result[24]
       & (io_res_is_f32 ? _U_CS3_io_result[0] : _U_CS3_io_result[13]) & CS3_round_up);
  wire [24:0] CS_0123_result =
    (sel_CS0 ? {_U_CS0_io_result[23:0], 1'h0} : 25'h0)
    | (sel_CS1 ? {_U_CS1_io_result[23:0], 1'h0} : 25'h0)
    | (sel_CS2 ? _U_CS2_io_result : 25'h0) | (sel_CS3 ? _U_CS3_io_result : 25'h0);
  wire [24:0] mask_onehot =
    (sel_CS0
       ? {_mask_Efp_a_onehot_T_2,
          _mask_Efp_a_onehot_T_3,
          _mask_Efp_a_onehot_T_4,
          _mask_Efp_a_onehot_T_5,
          _mask_Efp_a_onehot_T_6,
          _mask_Efp_a_onehot_T_7,
          _mask_Efp_a_onehot_T_8,
          _mask_Efp_a_onehot_T_9,
          _mask_Efp_a_onehot_T_10,
          _mask_Efp_a_onehot_T_11,
          _mask_Efp_a_onehot_T_12,
          _mask_Efp_a_onehot_T_13,
          _mask_Efp_a_onehot_T_14,
          _mask_Efp_a_onehot_T_15,
          _mask_Efp_a_onehot_T_16,
          _mask_Efp_a_onehot_T_17,
          _mask_Efp_a_onehot_T_18,
          _mask_Efp_a_onehot_T_19,
          _mask_Efp_a_onehot_T_20,
          _mask_Efp_a_onehot_T_21,
          _mask_Efp_a_onehot_T_22,
          _mask_Efp_a_onehot_T_23,
          _mask_Efp_a_onehot_T_24,
          _mask_Efp_a_onehot_T_25,
          1'h1}
       : 25'h0)
    | (sel_CS1
         ? {_mask_Efp_b_onehot_T_2,
            _mask_Efp_b_onehot_T_3,
            _mask_Efp_b_onehot_T_4,
            _mask_Efp_b_onehot_T_5,
            _mask_Efp_b_onehot_T_6,
            _mask_Efp_b_onehot_T_7,
            _mask_Efp_b_onehot_T_8,
            _mask_Efp_b_onehot_T_9,
            _mask_Efp_b_onehot_T_10,
            _mask_Efp_b_onehot_T_11,
            _mask_Efp_b_onehot_T_12,
            _mask_Efp_b_onehot_T_13,
            _mask_Efp_b_onehot_T_14,
            _mask_Efp_b_onehot_T_15,
            _mask_Efp_b_onehot_T_16,
            _mask_Efp_b_onehot_T_17,
            _mask_Efp_b_onehot_T_18,
            _mask_Efp_b_onehot_T_19,
            _mask_Efp_b_onehot_T_20,
            _mask_Efp_b_onehot_T_21,
            _mask_Efp_b_onehot_T_22,
            _mask_Efp_b_onehot_T_23,
            _mask_Efp_b_onehot_T_24,
            _mask_Efp_b_onehot_T_25,
            1'h1}
         : 25'h0)
    | (sel_CS2
         ? {_mask_Efp_a_onehot_T_2,
            _mask_Efp_a_onehot_T_3,
            _mask_Efp_a_onehot_T_4,
            _mask_Efp_a_onehot_T_5,
            _mask_Efp_a_onehot_T_6,
            _mask_Efp_a_onehot_T_7,
            _mask_Efp_a_onehot_T_8,
            _mask_Efp_a_onehot_T_9,
            _mask_Efp_a_onehot_T_10,
            _mask_Efp_a_onehot_T_11,
            _mask_Efp_a_onehot_T_12,
            _mask_Efp_a_onehot_T_13,
            _mask_Efp_a_onehot_T_14,
            _mask_Efp_a_onehot_T_15,
            _mask_Efp_a_onehot_T_16,
            _mask_Efp_a_onehot_T_17,
            _mask_Efp_a_onehot_T_18,
            _mask_Efp_a_onehot_T_19,
            _mask_Efp_a_onehot_T_20,
            _mask_Efp_a_onehot_T_21,
            _mask_Efp_a_onehot_T_22,
            _mask_Efp_a_onehot_T_23,
            _mask_Efp_a_onehot_T_24,
            _mask_Efp_a_onehot_T_25,
            io_fp_a[30:23] == 8'h19}
         : 25'h0)
    | (sel_CS3
         ? {_mask_Efp_b_onehot_T_2,
            _mask_Efp_b_onehot_T_3,
            _mask_Efp_b_onehot_T_4,
            _mask_Efp_b_onehot_T_5,
            _mask_Efp_b_onehot_T_6,
            _mask_Efp_b_onehot_T_7,
            _mask_Efp_b_onehot_T_8,
            _mask_Efp_b_onehot_T_9,
            _mask_Efp_b_onehot_T_10,
            _mask_Efp_b_onehot_T_11,
            _mask_Efp_b_onehot_T_12,
            _mask_Efp_b_onehot_T_13,
            _mask_Efp_b_onehot_T_14,
            _mask_Efp_b_onehot_T_15,
            _mask_Efp_b_onehot_T_16,
            _mask_Efp_b_onehot_T_17,
            _mask_Efp_b_onehot_T_18,
            _mask_Efp_b_onehot_T_19,
            _mask_Efp_b_onehot_T_20,
            _mask_Efp_b_onehot_T_21,
            _mask_Efp_b_onehot_T_22,
            _mask_Efp_b_onehot_T_23,
            _mask_Efp_b_onehot_T_24,
            _mask_Efp_b_onehot_T_25,
            io_fp_b[30:23] == 8'h19}
         : 25'h0);
  wire [24:0] priority_mask = CS_0123_result | mask_onehot;
  wire [4:0]  lzd_0123 =
    priority_mask[24]
      ? 5'h0
      : priority_mask[23]
          ? 5'h1
          : priority_mask[22]
              ? 5'h2
              : priority_mask[21]
                  ? 5'h3
                  : priority_mask[20]
                      ? 5'h4
                      : priority_mask[19]
                          ? 5'h5
                          : priority_mask[18]
                              ? 5'h6
                              : priority_mask[17]
                                  ? 5'h7
                                  : priority_mask[16]
                                      ? 5'h8
                                      : priority_mask[15]
                                          ? 5'h9
                                          : priority_mask[14]
                                              ? 5'hA
                                              : priority_mask[13]
                                                  ? 5'hB
                                                  : priority_mask[12]
                                                      ? 5'hC
                                                      : priority_mask[11]
                                                          ? 5'hD
                                                          : priority_mask[10]
                                                              ? 5'hE
                                                              : priority_mask[9]
                                                                  ? 5'hF
                                                                  : priority_mask[8]
                                                                      ? 5'h10
                                                                      : priority_mask[7]
                                                                          ? 5'h11
                                                                          : priority_mask[6]
                                                                              ? 5'h12
                                                                              : priority_mask[5]
                                                                                  ? 5'h13
                                                                                  : priority_mask[4]
                                                                                      ? 5'h14
                                                                                      : priority_mask[3]
                                                                                          ? 5'h15
                                                                                          : priority_mask[2]
                                                                                              ? 5'h16
                                                                                              : priority_mask[1]
                                                                                                  ? 5'h17
                                                                                                  : {4'hC,
                                                                                                     ~(priority_mask[0])};
  always @(posedge clock) begin
    if (io_fire) begin
      EA_reg <= Efp_b_is_greater ? io_fp_b[30:23] : io_fp_a[30:23];
      U_CS4_io_adder_op0_r <= Efp_b_is_greater ? significand_fp_b : significand_fp_a;
      U_CS4_io_adder_op1_r <=
        {1'h0,
         Efp_b_is_greater
           ? {|(io_fp_a[30:23]), io_res_is_f32 ? io_fp_a[22:1] : {io_fp_a[22:14], 13'h0}}
           : {|(io_fp_b[30:23]),
              io_res_is_f32 ? io_fp_b[22:1] : {io_fp_b[22:14], 13'h0}}};
      lzd_0123_reg <= lzd_0123;
      U_Lshift_io_src_r <= CS_0123_result;
      NX_reg_r <=
        (sel_CS2 & _U_CS2_io_result[24]
         & (io_res_is_f32 ? _U_CS2_io_result[0] : _U_CS2_io_result[13]) & ~CS2_round_up
         | sel_CS3 & _U_CS3_io_result[24]
         & (io_res_is_f32 ? _U_CS3_io_result[0] : _U_CS3_io_result[13]) & ~CS3_round_up
         | sel_CS4)
        & (Efp_b_is_greater
             ? (|(io_fp_a[30:23])) & (io_res_is_f32 ? io_fp_a[0] : io_fp_a[13])
             : (|(io_fp_b[30:23])) & (io_res_is_f32 ? io_fp_b[0] : io_fp_b[13]));
      close_fraction_result_reg_r <= sel_CS4;
      lshift_result_head_is_one_reg_r <= |CS_0123_result;
      lshift_result_head_is_one_reg_r_1 <= |(mask_onehot & CS_0123_result);
      EA_sub_value_reg_r <= sel_CS4;
      EA_sub_value_reg_r_1 <= {3'h0, lzd_0123};
      close_sign_result_reg_r <=
        sel_CS0 & exp_is_equal & (_U_CS0_io_result[24] | _U_CS1_io_result[24])
        & io_fp_a[31] | sel_CS0 & exp_is_equal & ~(_U_CS0_io_result[24])
        & ~(_U_CS1_io_result[24]) & RDN | sel_CS1 & ~(io_fp_a[31]) | sel_CS2 & io_fp_a[31]
        | sel_CS3 & ~(io_fp_a[31]) | sel_CS4 & (Efp_b_is_greater ^ io_fp_a[31]);
    end
  end // always @(posedge)
  ClosePathF32WidenF16MixedPipelineAdder U_CS0 (
    .io_adder_op0 (significand_fp_a),
    .io_adder_op1 (significand_fp_b),
    .io_result    (_U_CS0_io_result)
  );
  ClosePathF32WidenF16MixedPipelineAdder U_CS1 (
    .io_adder_op0 (significand_fp_b),
    .io_adder_op1 (significand_fp_a),
    .io_result    (_U_CS1_io_result)
  );
  ClosePathF32WidenF16MixedPipelineAdder_2 U_CS2 (
    .io_adder_op0 (_U_CS3_io_adder_op1_T),
    .io_adder_op1 (_U_CS3_io_adder_op0_T),
    .io_result    (_U_CS2_io_result)
  );
  ClosePathF32WidenF16MixedPipelineAdder_2 U_CS3 (
    .io_adder_op0 (_U_CS3_io_adder_op0_T),
    .io_adder_op1 (_U_CS3_io_adder_op1_T),
    .io_result    (_U_CS3_io_result)
  );
  ClosePathF32WidenF16MixedPipelineAdder U_CS4 (
    .io_adder_op0 (U_CS4_io_adder_op0_r),
    .io_adder_op1 (U_CS4_io_adder_op1_r),
    .io_result    (_U_CS4_io_result)
  );
  CloseShiftLeftWithMux U_Lshift (
    .io_src        (U_Lshift_io_src_r),
    .io_shiftValue (lzd_0123_reg),
    .io_result     (_U_Lshift_io_result)
  );
  assign io_fp_c =
    {close_sign_result_reg_r,
     8'(EA_reg
        - (EA_sub_value_reg_r
             ? 8'h0
             : 8'(EA_reg - 8'h1) > {3'h0, lzd_0123_reg} & lshift_result_head_is_one_reg_r
               | lshift_result_head_is_one_reg_r_1
                 ? EA_sub_value_reg_r_1
                 : EA_reg)),
     close_fraction_result_reg_r ? _U_CS4_io_result[22:0] : _U_Lshift_io_result[23:1]};
  assign io_fflags = {4'h0, NX_reg_r};
  assign io_CS1 = _U_CS1_io_result;
endmodule

module FloatAdderF32WidenF16MixedPipeline(
  input         clock,
  input         io_fire,
  input  [31:0] io_fp_a,
  input  [31:0] io_fp_b,
  input  [31:0] io_widen_a,
  input  [31:0] io_widen_b,
  output [31:0] io_fp_c,
  input         io_is_sub,
  input         io_mask,
  input  [2:0]  io_round_mode,
  output [4:0]  io_fflags,
  input  [1:0]  io_fp_format,
  input         io_opb_widening,
  input         io_res_widening,
  input  [4:0]  io_op_code,
  input         io_fp_aIsFpCanonicalNAN,
  input         io_fp_bIsFpCanonicalNAN,
  input  [1:0]  io_maskForReduction,
  input         io_is_vfwredosum
);

  wire [31:0] _U_close_path_io_fp_c;
  wire [4:0]  _U_close_path_io_fflags;
  wire [24:0] _U_close_path_io_CS1;
  wire [31:0] _U_far_path_io_fp_c;
  wire [4:0]  _U_far_path_io_fflags;
  wire [7:0]  _U_far_path_io_absEaSubEb;
  wire        _U_far_path_io_isEfp_bGreater;
  wire [31:0] fp_a_to32 =
    io_res_widening & ~io_opb_widening
      ? io_widen_a
      : io_fp_format[0] ? io_fp_a : {io_fp_a[15], 3'h0, io_fp_a[14:0], 13'h0};
  wire [31:0] fp_b_to32 =
    io_res_widening & ~io_is_vfwredosum
      ? io_widen_b
      : io_fp_format[0] ? io_fp_b : {io_fp_b[15], 3'h0, io_fp_b[14:0], 13'h0};
  reg         is_far_path_reg;
  reg         r;
  reg         r_1;
  reg         res_is_f32_reg;
  reg         out_infinite_sign_reg;
  wire [31:0] out_fp32_reg =
    is_far_path_reg ? _U_far_path_io_fp_c : _U_close_path_io_fp_c;
  reg         r_2;
  reg         r_3;
  reg         r_4;
  reg         float_adder_result_r;
  reg         r_5;
  reg  [31:0] float_adder_result_r_1;
  reg         r_6;
  reg  [31:0] float_adder_result_r_2;
  reg         io_fp_c_r;
  reg  [31:0] io_fp_c_r_1;
  reg         io_fflags_r;
  reg  [4:0]  io_fflags_r_1;
  wire        EOP = fp_a_to32[31] ^ io_is_sub ^ fp_b_to32[31];
  wire        fp_a_is_f16 = ~(io_fp_format[0]) | io_res_widening & ~io_opb_widening;
  wire        fp_b_is_f16 = ~(io_fp_format[0]) | io_res_widening & ~io_is_vfwredosum;
  wire        Efp_a_is_zero =
    fp_a_to32[30:23] == 8'h0 | fp_a_is_f16 & fp_a_to32[30:23] == 8'h66;
  wire        Efp_b_is_zero =
    fp_b_to32[30:23] == 8'h0 | fp_b_is_f16 & fp_b_to32[30:23] == 8'h66;
  wire        Efp_a_is_all_one =
    fp_a_is_f16
      ? (io_res_widening ? fp_a_to32[30:23] == 8'h8F : (&(io_fp_a[14:10])))
      : (&(io_fp_a[30:23]));
  wire        Efp_b_is_all_one =
    fp_b_is_f16
      ? (io_res_widening ? fp_b_to32[30:23] == 8'h8F : (&(io_fp_b[14:10])))
      : (&(io_fp_b[30:23]));
  wire        fp_a_is_NAN =
    io_fp_aIsFpCanonicalNAN | Efp_a_is_all_one & (|(fp_a_to32[22:0]));
  wire        fp_a_is_SNAN =
    ~io_fp_aIsFpCanonicalNAN & Efp_a_is_all_one & (|(fp_a_to32[22:0])) & ~(fp_a_to32[22]);
  wire        fp_b_is_NAN =
    io_fp_bIsFpCanonicalNAN | Efp_b_is_all_one & (|(fp_b_to32[22:0]));
  wire        fp_b_is_SNAN =
    ~io_fp_bIsFpCanonicalNAN & Efp_b_is_all_one & (|(fp_b_to32[22:0])) & ~(fp_b_to32[22]);
  wire        fp_a_is_infinite =
    ~io_fp_aIsFpCanonicalNAN & Efp_a_is_all_one & ~(|(fp_a_to32[22:0]));
  wire        fp_b_is_infinite =
    ~io_fp_bIsFpCanonicalNAN & Efp_b_is_all_one & ~(|(fp_b_to32[22:0]));
  wire        fp_a_is_zero =
    ~io_fp_aIsFpCanonicalNAN & Efp_a_is_zero & ~(|(fp_a_to32[22:0]));
  wire        fp_b_is_zero =
    ~io_fp_bIsFpCanonicalNAN & Efp_b_is_zero & ~(|(fp_b_to32[22:0]));
  wire        _fflags_NV_stage0_T_4 = fp_a_is_SNAN | fp_b_is_SNAN;
  wire        _GEN = EOP & fp_a_is_infinite & fp_b_is_infinite;
  wire        _fflags_NV_stage0_T_10 = fp_a_is_NAN | fp_b_is_NAN;
  wire        _GEN_0 = io_res_widening & fp_a_is_zero;
  wire        is_min = io_op_code == 5'h2;
  wire        is_max = io_op_code == 5'h3;
  wire        is_feq = io_op_code == 5'h9;
  wire        is_fne = io_op_code == 5'hA;
  wire        is_flt = io_op_code == 5'hB;
  wire        is_fle = io_op_code == 5'hC;
  wire        is_fgt = io_op_code == 5'hD;
  wire        is_fge = io_op_code == 5'hE;
  wire        is_fsum_ure = io_op_code == 5'h1A;
  wire        is_fmin_re = io_op_code == 5'h14;
  wire        is_fmax_re = io_op_code == 5'h15;
  wire        is_fsum_ore = io_op_code == 5'h16;
  wire        fp_b_exponent_is_equal = fp_a_to32[30:23] == fp_b_to32[30:23];
  wire        fp_b_significand_is_greater =
    ~(_U_close_path_io_CS1[24]) & fp_a_to32[22:0] != fp_b_to32[22:0];
  wire        fp_b_significand_is_equal = fp_a_to32[22:0] == fp_b_to32[22:0];
  wire        _fp_b_is_equal_T_2 = fp_b_is_zero & fp_a_is_zero;
  wire        fp_b_is_greater =
    ~(fp_b_to32[31])
    & (fp_a_to32[31] & ~_fp_b_is_equal_T_2 | _U_far_path_io_isEfp_bGreater
       | fp_b_exponent_is_equal & fp_b_significand_is_greater) | fp_b_to32[31]
    & fp_a_to32[31]
    & (~_U_far_path_io_isEfp_bGreater & ~fp_b_exponent_is_equal | fp_b_exponent_is_equal
       & ~fp_b_significand_is_greater & ~fp_b_significand_is_equal);
  wire        fp_b_is_equal =
    fp_a_to32[31] == fp_b_to32[31] & fp_b_exponent_is_equal & fp_b_significand_is_equal
    | _fp_b_is_equal_T_2;
  wire        fp_b_is_less = ~fp_b_is_greater & ~fp_b_is_equal;
  wire [31:0] in_NAN = io_fp_format[0] ? 32'h7FC00000 : 32'h7E00;
  wire [31:0] fp_aFix = io_fp_aIsFpCanonicalNAN ? in_NAN : io_fp_a;
  wire [31:0] _GEN_1 = io_fp_aIsFpCanonicalNAN ? 32'h7FC00000 : io_fp_a;
  wire [31:0] fp_bFix = io_fp_bIsFpCanonicalNAN ? in_NAN : io_fp_b;
  wire [31:0] _GEN_2 = io_fp_bIsFpCanonicalNAN ? 32'h7FC00000 : io_fp_b;
  wire [31:0] out_NAN = io_fp_format[0] ? 32'h7FC00000 : 32'h7E00;
  wire        zero_sign = io_round_mode != 3'h2;
  wire [31:0] fp_a_16_or_32 = io_fp_format[0] ? _GEN_1 : {16'h0, fp_aFix[15:0]};
  wire [31:0] fp_b_16_or_32 = io_fp_format[0] ? _GEN_2 : {16'h0, fp_bFix[15:0]};
  wire        _result_max_T_7 = fp_a_is_NAN & fp_b_is_NAN;
  wire        _GEN_3 = fp_a_is_NAN | fp_b_is_NAN;
  wire [31:0] _result_min_T_19 =
    (_GEN_3
       ? 32'h0
       : fp_b_is_less | fp_b_to32[31] & fp_b_is_zero & fp_a_is_zero
           ? fp_b_16_or_32
           : fp_a_16_or_32) | (~fp_a_is_NAN & fp_b_is_NAN ? fp_a_16_or_32 : 32'h0)
    | (fp_a_is_NAN & ~fp_b_is_NAN ? fp_b_16_or_32 : 32'h0)
    | (_result_max_T_7 ? out_NAN : 32'h0);
  wire [31:0] _result_max_T_21 =
    (_GEN_3
       ? 32'h0
       : fp_b_is_greater | ~(fp_b_to32[31]) & fp_b_is_zero & fp_a_is_zero
           ? fp_b_16_or_32
           : fp_a_16_or_32) | (~fp_a_is_NAN & fp_b_is_NAN ? fp_a_16_or_32 : 32'h0)
    | (fp_a_is_NAN & ~fp_b_is_NAN ? fp_b_16_or_32 : 32'h0)
    | (_result_max_T_7 ? out_NAN : 32'h0);
  wire        _result_feq_T_1 = ~_fflags_NV_stage0_T_10 & fp_b_is_equal;
  wire        _result_fclass_T_7 = fp_a_to32[31] & Efp_a_is_zero;
  wire        is_fsum_ure_notmasked = is_fsum_ure & (&io_maskForReduction);
  wire        is_fsum_ore_notmasked = is_fsum_ore & io_maskForReduction[0];
  wire        _result_fmin_re_T = io_maskForReduction == 2'h0;
  wire [31:0] re_masked_one_out = io_maskForReduction[0] ? io_fp_a : io_fp_b;
  wire        _io_fflags_T = io_op_code == 5'h0 | io_op_code == 5'h1;
  always @(posedge clock) begin
    if (io_fire) begin
      is_far_path_reg <=
        ~EOP | EOP & (|(_U_far_path_io_absEaSubEb[7:1]))
        | _U_far_path_io_absEaSubEb == 8'h1 & (Efp_a_is_zero ^ Efp_b_is_zero);
      r <= _fflags_NV_stage0_T_4 | _GEN;
      r_1 <=
        fp_a_is_NAN | fp_b_is_NAN | fp_a_is_infinite | fp_b_is_infinite
        | (fp_b_is_zero | fp_a_is_zero) & io_res_widening;
      res_is_f32_reg <= io_fp_format[0];
      out_infinite_sign_reg <=
        fp_a_is_infinite ? fp_a_to32[31] : io_is_sub ^ fp_b_to32[31];
      r_2 <= _fflags_NV_stage0_T_10 | _GEN;
      r_3 <= fp_a_is_infinite | fp_b_is_infinite;
      r_4 <= _GEN_0 & fp_b_is_zero;
      float_adder_result_r <= io_round_mode == 3'h2 & EOP | fp_a_to32[31] & ~EOP;
      r_5 <= _GEN_0;
      float_adder_result_r_1 <= {io_is_sub ^ fp_b_to32[31], fp_b_to32[30:0]};
      r_6 <= io_res_widening & fp_b_is_zero;
      float_adder_result_r_2 <= fp_a_to32;
      io_fp_c_r <= _io_fflags_T | is_fsum_ure_notmasked | is_fsum_ore_notmasked;
      io_fp_c_r_1 <=
        (is_min ? _result_min_T_19 : 32'h0) | (is_max ? _result_max_T_21 : 32'h0)
        | (is_feq ? {31'h0, _result_feq_T_1} : 32'h0)
        | (is_fne ? {31'h0, ~_result_feq_T_1} : 32'h0)
        | (is_flt ? {31'h0, ~_fflags_NV_stage0_T_10 & fp_b_is_greater} : 32'h0)
        | (is_fle
             ? {31'h0, ~_fflags_NV_stage0_T_10 & (fp_b_is_greater | fp_b_is_equal)}
             : 32'h0) | (is_fgt ? {31'h0, ~_fflags_NV_stage0_T_10 & fp_b_is_less} : 32'h0)
        | (is_fge
             ? {31'h0, ~_fflags_NV_stage0_T_10 & (fp_b_is_less | fp_b_is_equal)}
             : 32'h0)
        | (io_op_code == 5'h6
             ? (io_fp_format[0]
                  ? {fp_bFix[31], fp_aFix[30:0]}
                  : {16'h0, fp_bFix[15], fp_aFix[14:0]})
             : 32'h0)
        | (io_op_code == 5'h7
             ? (io_fp_format[0]
                  ? {~(fp_bFix[31]), fp_aFix[30:0]}
                  : {16'h0, ~(fp_bFix[15]), fp_aFix[14:0]})
             : 32'h0)
        | (io_op_code == 5'h8
             ? (io_fp_format[0]
                  ? {fp_bFix[31] ^ fp_aFix[31], fp_aFix[30:0]}
                  : {16'h0, fp_bFix[15] ^ fp_aFix[15], fp_aFix[14:0]})
             : 32'h0)
        | (io_op_code == 5'hF
             ? {22'h0,
                io_fp_aIsFpCanonicalNAN
                  ? 10'h200
                  : {fp_a_is_NAN & ~fp_a_is_SNAN,
                     fp_a_is_SNAN,
                     ~(fp_a_to32[31]) & fp_a_is_infinite,
                     ~(fp_a_to32[31]) & ~Efp_a_is_zero & ~Efp_a_is_all_one,
                     ~(fp_a_to32[31]) & Efp_a_is_zero & (|(fp_a_to32[22:0])),
                     ~(fp_a_to32[31]) & Efp_a_is_zero & ~(|(fp_a_to32[22:0])),
                     _result_fclass_T_7 & ~(|(fp_a_to32[22:0])),
                     _result_fclass_T_7 & (|(fp_a_to32[22:0])),
                     fp_a_to32[31] & ~Efp_a_is_zero & ~Efp_a_is_all_one,
                     fp_a_to32[31] & fp_a_is_infinite}}
             : 32'h0)
        | (io_op_code == 5'h4
             ? (io_fp_format[0]
                  ? (io_mask ? _GEN_2 : _GEN_1)
                  : {16'h0, io_mask ? fp_bFix[15:0] : fp_aFix[15:0]})
             : 32'h0)
        | (io_op_code == 5'h5 | io_op_code == 5'h11 | io_op_code == 5'h12
             ? (io_fp_format[0] ? _GEN_2 : {16'h0, fp_bFix[15:0]})
             : 32'h0)
        | (is_fsum_ure & ~(&io_maskForReduction)
             ? (_result_fmin_re_T
                  ? (io_fp_format[0] ? {zero_sign, 31'h0} : {16'h0, zero_sign, 15'h0})
                  : io_maskForReduction[0] ? io_fp_a : io_fp_b)
             : 32'h0)
        | (is_fmax_re
             ? (_result_fmin_re_T
                  ? out_NAN
                  : (&io_maskForReduction) ? _result_max_T_21 : re_masked_one_out)
             : 32'h0)
        | (is_fmin_re
             ? (_result_fmin_re_T
                  ? out_NAN
                  : (&io_maskForReduction) ? _result_min_T_19 : re_masked_one_out)
             : 32'h0)
        | (is_fsum_ore & ~(io_maskForReduction[0]) & ~(io_maskForReduction[0])
             ? io_fp_b
             : 32'h0);
      io_fflags_r <= _io_fflags_T | is_fsum_ure_notmasked | is_fsum_ore_notmasked;
      io_fflags_r_1 <=
        {(is_min | is_max) & _fflags_NV_stage0_T_4 | (is_feq | is_fne)
           & _fflags_NV_stage0_T_4 | (is_flt | is_fle | is_fgt | is_fge)
           & _fflags_NV_stage0_T_10 | (is_fmax_re | is_fmin_re)
           & (io_maskForReduction[0] & fp_a_is_SNAN | io_maskForReduction[1]
              & fp_b_is_SNAN),
         4'h0};
    end
  end // always @(posedge)
  FarPathF32WidenF16MixedPipeline U_far_path (
    .clock             (clock),
    .io_fire           (io_fire),
    .io_fp_a           (fp_a_to32),
    .io_fp_b           (fp_b_to32),
    .io_fp_c           (_U_far_path_io_fp_c),
    .io_is_sub         (io_is_sub),
    .io_round_mode     (io_round_mode),
    .io_fflags         (_U_far_path_io_fflags),
    .io_absEaSubEb     (_U_far_path_io_absEaSubEb),
    .io_res_is_f32     (io_fp_format[0]),
    .io_isEfp_bGreater (_U_far_path_io_isEfp_bGreater)
  );
  ClosePathF32WidenF16MixedPipeline U_close_path (
    .clock         (clock),
    .io_fire       (io_fire),
    .io_fp_a       (fp_a_to32),
    .io_fp_b       (fp_b_to32),
    .io_fp_c       (_U_close_path_io_fp_c),
    .io_round_mode (io_round_mode),
    .io_fflags     (_U_close_path_io_fflags),
    .io_res_is_f32 (io_fp_format[0]),
    .io_CS1        (_U_close_path_io_CS1)
  );
  assign io_fp_c =
    io_fp_c_r
      ? (r_2
           ? (res_is_f32_reg ? 32'h7FC00000 : 32'h7E00)
           : r_3
               ? (res_is_f32_reg
                    ? {out_infinite_sign_reg, 31'h7F800000}
                    : {16'h0, out_infinite_sign_reg, 15'h7C00})
               : r_4
                   ? {float_adder_result_r, 31'h0}
                   : r_5
                       ? float_adder_result_r_1
                       : r_6
                           ? float_adder_result_r_2
                           : res_is_f32_reg
                               ? out_fp32_reg
                               : {16'h0, out_fp32_reg[31], out_fp32_reg[27:13]})
      : io_fp_c_r_1;
  assign io_fflags =
    io_fflags_r
      ? (r
           ? 5'h10
           : r_1
               ? 5'h0
               : is_far_path_reg ? _U_far_path_io_fflags : _U_close_path_io_fflags)
      : io_fflags_r_1;
endmodule

module Adder_4(
  input  [10:0] io_a,
  input  [10:0] io_b,
  output [10:0] io_c
);

  assign io_c = 11'(io_a - io_b);
endmodule

module FarShiftRightWithMuxInvFirst_4(
  input  [109:0] io_src,
  input  [5:0]   io_shiftValue,
  output [109:0] io_result,
  input          io_EOP
);

  wire [109:0] io_result_res_vec_1 = io_shiftValue[0] ? {io_EOP, io_src[109:1]} : io_src;
  wire [109:0] io_result_res_vec_2 =
    io_shiftValue[1] ? {{2{io_EOP}}, io_result_res_vec_1[109:2]} : io_result_res_vec_1;
  wire [109:0] io_result_res_vec_3 =
    io_shiftValue[2] ? {{4{io_EOP}}, io_result_res_vec_2[109:4]} : io_result_res_vec_2;
  wire [109:0] io_result_res_vec_4 =
    io_shiftValue[3] ? {{8{io_EOP}}, io_result_res_vec_3[109:8]} : io_result_res_vec_3;
  wire [109:0] io_result_res_vec_5 =
    io_shiftValue[4] ? {{16{io_EOP}}, io_result_res_vec_4[109:16]} : io_result_res_vec_4;
  assign io_result =
    io_shiftValue[5] ? {{32{io_EOP}}, io_result_res_vec_5[109:32]} : io_result_res_vec_5;
endmodule

module FarPathAdderF64WidenPipeline(
  input         clock,
  input         io_fire,
  input  [53:0] io_A,
  input  [53:0] io_B,
  output [53:0] io_result
);

  reg [53:0] io_result_r;
  reg [53:0] io_result_r_1;
  always @(posedge clock) begin
    if (io_fire) begin
      io_result_r <= io_A;
      io_result_r_1 <= io_B;
    end
  end // always @(posedge)
  assign io_result = 54'(io_result_r + io_result_r_1);
endmodule

module FarPathFloatAdderF64WidenPipeline(
  input         clock,
  input         io_fire,
  input  [63:0] io_fp_a,
  input  [63:0] io_fp_b,
  output [63:0] io_fp_c,
  input         io_is_sub,
  input  [2:0]  io_round_mode,
  output [4:0]  io_fflags,
  output [10:0] io_absEaSubEb,
  output        io_isEfp_bGreater
);

  wire         NX;
  wire         OF;
  wire [53:0]  _U_FS1_io_result;
  wire [53:0]  _U_FS0_io_result;
  wire [109:0] _U_far_rshift_2_io_result;
  wire [109:0] _U_far_rshift_1_io_result;
  wire [10:0]  _U_Efp_bSubEfp_a_io_c;
  wire [10:0]  _U_Efp_aSubEfp_b_io_c;
  wire         efficient_fp_b_sign = io_fp_b[63] ^ io_is_sub;
  wire         EOP = io_fp_a[63] ^ efficient_fp_b_sign;
  reg          EOP_reg;
  reg          RNE_reg;
  reg          RTZ_reg;
  reg          RDN_reg;
  reg          RUP_reg;
  reg          RMM_reg;
  wire         _GEN = io_fp_a[52] | ~(|(io_fp_a[62:52]));
  wire         _GEN_0 = io_fp_b[52] | ~(|(io_fp_b[62:52]));
  wire         isEfp_bGreater = io_fp_b[62:52] > io_fp_a[62:52];
  wire [10:0]  absEaSubEb =
    isEfp_bGreater ? _U_Efp_bSubEfp_a_io_c : _U_Efp_aSubEfp_b_io_c;
  wire [52:0]  significand_fp_a = {|(io_fp_a[62:52]), io_fp_a[51:0]};
  wire [52:0]  significand_fp_b = {|(io_fp_b[62:52]), io_fp_b[51:0]};
  wire [52:0]  greaterSignificand = isEfp_bGreater ? significand_fp_b : significand_fp_a;
  wire [53:0]  _A_wire_FS1_T = {greaterSignificand, 1'h0};
  wire [53:0]  _A_wire_FS1_T_1 = {1'h0, greaterSignificand};
  wire [53:0]  A_wire = EOP ? _A_wire_FS1_T : _A_wire_FS1_T_1;
  wire [109:0] far_rshift_widen_result =
    isEfp_bGreater ? _U_far_rshift_2_io_result : _U_far_rshift_1_io_result;
  wire         absEaSubEb_is_greater = absEaSubEb > 11'h38;
  wire [53:0]  B_wire =
    absEaSubEb_is_greater ? {54{EOP}} : far_rshift_widen_result[109:56];
  reg          B_guard_normal_reg;
  reg          B_round_normal_reg;
  reg          B_sticky_normal_reg_r;
  reg          B_sticky_normal_reg_r_1;
  reg  [53:0]  B_sticky_normal_reg_r_2;
  reg  [53:0]  B_sticky_normal_reg_r_3;
  wire         B_rsticky_normal_reg =
    B_round_normal_reg
    | (B_sticky_normal_reg_r
         ? B_sticky_normal_reg_r_1
         : EOP_reg ? (|B_sticky_normal_reg_r_2) : (|B_sticky_normal_reg_r_3));
  wire [1:0]   _lgs_normal_reg_T_5 = {B_guard_normal_reg, B_rsticky_normal_reg};
  wire [1:0]   _lgs_normal_reg_T_6 =
    EOP_reg ? 2'(~_lgs_normal_reg_T_5 + 2'h1) : _lgs_normal_reg_T_5;
  reg          far_sign_result_reg;
  wire         _far_case_overflow_round_up_T_13 = RDN_reg & far_sign_result_reg;
  wire         far_case_normal_round_up =
    EOP_reg & ~(_lgs_normal_reg_T_6[1]) & ~(_lgs_normal_reg_T_6[0]) | RNE_reg
    & _lgs_normal_reg_T_6[1] & (_U_FS0_io_result[0] | _lgs_normal_reg_T_6[0])
    | _far_case_overflow_round_up_T_13 & (|_lgs_normal_reg_T_6) | RUP_reg
    & ~far_sign_result_reg & (|_lgs_normal_reg_T_6) | RMM_reg & _lgs_normal_reg_T_6[1];
  reg          grs_overflow_r;
  reg          grs_overflow_r_1;
  wire [2:0]   grs_overflow =
    EOP_reg
      ? 3'({grs_overflow_r, 2'h0}
           - {grs_overflow_r_1, B_guard_normal_reg, B_rsticky_normal_reg})
      : {_U_FS0_io_result[0], B_guard_normal_reg, B_rsticky_normal_reg};
  wire         _lgs_overflow_T_4 = grs_overflow[1] | grs_overflow[0];
  wire         far_case_overflow_round_up =
    EOP_reg & ~(grs_overflow[2]) & ~_lgs_overflow_T_4 | RNE_reg & grs_overflow[2]
    & (_U_FS0_io_result[1] | _lgs_overflow_T_4) | _far_case_overflow_round_up_T_13
    & (grs_overflow[2] | _lgs_overflow_T_4) | RUP_reg & ~far_sign_result_reg
    & (grs_overflow[2] | _lgs_overflow_T_4) | RMM_reg & grs_overflow[2];
  reg          far_exponent_result_r;
  reg  [10:0]  far_exponent_result_r_1;
  reg  [10:0]  far_exponent_result_r_2;
  reg          OF_r;
  assign OF =
    OF_r
    & (_U_FS0_io_result[53] | _U_FS1_io_result[53] & _U_FS0_io_result[0]
       & far_case_normal_round_up);
  assign NX =
    (_U_FS0_io_result[53]
       ? (|{grs_overflow[2], _lgs_overflow_T_4})
       : (|_lgs_normal_reg_T_6)) | OF;
  wire [10:0]  E_greater = isEfp_bGreater ? io_fp_b[62:52] : io_fp_a[62:52];
  wire [10:0]  EA = EOP ? 11'(E_greater - 11'h1) : E_greater;
  wire [10:0]  _EA_add1_T = 11'(EA + 11'h1);
  always @(posedge clock) begin
    if (io_fire) begin
      EOP_reg <= EOP;
      RNE_reg <= io_round_mode == 3'h0;
      RTZ_reg <= io_round_mode == 3'h1;
      RDN_reg <= io_round_mode == 3'h2;
      RUP_reg <= io_round_mode == 3'h3;
      RMM_reg <= io_round_mode == 3'h4;
      B_guard_normal_reg <=
        ~absEaSubEb_is_greater
        & (EOP ? ~(far_rshift_widen_result[55]) : far_rshift_widen_result[55]);
      B_round_normal_reg <=
        ~absEaSubEb_is_greater
        & (EOP ? ~(far_rshift_widen_result[54]) : far_rshift_widen_result[54]);
      B_sticky_normal_reg_r <= absEaSubEb_is_greater;
      B_sticky_normal_reg_r_1 <= |(isEfp_bGreater ? significand_fp_a : significand_fp_b);
      B_sticky_normal_reg_r_2 <= ~(far_rshift_widen_result[53:0]);
      B_sticky_normal_reg_r_3 <= far_rshift_widen_result[53:0];
      far_sign_result_reg <= isEfp_bGreater ? efficient_fp_b_sign : io_fp_a[63];
      grs_overflow_r <= A_wire[0];
      grs_overflow_r_1 <= ~(B_wire[0]);
      far_exponent_result_r <= EA == 11'h0;
      far_exponent_result_r_1 <= _EA_add1_T;
      far_exponent_result_r_2 <= EA;
      OF_r <= &_EA_add1_T;
    end
  end // always @(posedge)
  Adder_4 U_Efp_aSubEfp_b (
    .io_a ({io_fp_a[62:53], _GEN}),
    .io_b ({io_fp_b[62:53], _GEN_0}),
    .io_c (_U_Efp_aSubEfp_b_io_c)
  );
  Adder_4 U_Efp_bSubEfp_a (
    .io_a ({io_fp_b[62:53], _GEN_0}),
    .io_b ({io_fp_a[62:53], _GEN}),
    .io_c (_U_Efp_bSubEfp_a_io_c)
  );
  FarShiftRightWithMuxInvFirst_4 U_far_rshift_1 (
    .io_src
      (EOP
         ? {~significand_fp_b, 57'h1FFFFFFFFFFFFFF}
         : {1'h0, |(io_fp_b[62:52]), io_fp_b[51:0], 56'h0}),
    .io_shiftValue (_U_Efp_aSubEfp_b_io_c[5:0]),
    .io_result     (_U_far_rshift_1_io_result),
    .io_EOP        (EOP)
  );
  FarShiftRightWithMuxInvFirst_4 U_far_rshift_2 (
    .io_src
      (EOP
         ? {~significand_fp_a, 57'h1FFFFFFFFFFFFFF}
         : {1'h0, |(io_fp_a[62:52]), io_fp_a[51:0], 56'h0}),
    .io_shiftValue (_U_Efp_bSubEfp_a_io_c[5:0]),
    .io_result     (_U_far_rshift_2_io_result),
    .io_EOP        (EOP)
  );
  FarPathAdderF64WidenPipeline U_FS0 (
    .clock     (clock),
    .io_fire   (io_fire),
    .io_A      (A_wire),
    .io_B      (B_wire),
    .io_result (_U_FS0_io_result)
  );
  FarPathAdderF64WidenPipeline U_FS1 (
    .clock     (clock),
    .io_fire   (io_fire),
    .io_A      (54'((EOP ? _A_wire_FS1_T : _A_wire_FS1_T_1) + 54'h2)),
    .io_B      (B_wire),
    .io_result (_U_FS1_io_result)
  );
  assign io_fp_c =
    {far_sign_result_reg,
     OF
       ? (RTZ_reg | RDN_reg & ~far_sign_result_reg | RUP_reg & far_sign_result_reg
            ? 63'h7FEFFFFFFFFFFFFF
            : 63'h7FF0000000000000)
       : {_U_FS0_io_result[53] | _U_FS1_io_result[53] & _U_FS0_io_result[0]
          & far_case_normal_round_up | far_exponent_result_r & _U_FS0_io_result[52]
            ? far_exponent_result_r_1
            : far_exponent_result_r_2,
          (~(_U_FS0_io_result[53])
           & (~(_U_FS0_io_result[0]) & far_case_normal_round_up
              | ~far_case_normal_round_up)
             ? {_U_FS0_io_result[51:1], _U_FS0_io_result[0] ^ far_case_normal_round_up}
             : 52'h0)
            | (~(_U_FS0_io_result[53]) & _U_FS0_io_result[0] & far_case_normal_round_up
                 ? {_U_FS1_io_result[51:1], 1'h0}
                 : 52'h0)
            | (_U_FS0_io_result[53]
               & (~(_U_FS0_io_result[1]) & far_case_overflow_round_up
                  | ~far_case_overflow_round_up)
                 ? {_U_FS0_io_result[52:2],
                    _U_FS0_io_result[1] ^ far_case_overflow_round_up}
                 : 52'h0)
            | (_U_FS0_io_result[53] & _U_FS0_io_result[1] & far_case_overflow_round_up
                 ? _U_FS1_io_result[52:1]
                 : 52'h0)}};
  assign io_fflags = {2'h0, OF, 1'h0, NX};
  assign io_absEaSubEb = absEaSubEb;
  assign io_isEfp_bGreater = isEfp_bGreater;
endmodule

module ClosePathAdder(
  input  [52:0] io_adder_op0,
  input  [52:0] io_adder_op1,
  output [53:0] io_result
);

  assign io_result = 54'({1'h0, io_adder_op0} - {1'h0, io_adder_op1});
endmodule

module ClosePathAdder_2(
  input  [52:0] io_adder_op0,
  input  [52:0] io_adder_op1,
  output [53:0] io_result
);

  assign io_result = 54'({io_adder_op0, 1'h0} - {1'h0, io_adder_op1});
endmodule

module CloseShiftLeftWithMux_2(
  input  [53:0] io_src,
  input  [5:0]  io_shiftValue,
  output [53:0] io_result
);

  wire [53:0] _io_result_res_vec_1_T_2 =
    io_shiftValue[5] ? {io_src[21:0], 32'h0} : io_src;
  wire [53:0] _io_result_res_vec_2_T_2 =
    io_shiftValue[4] ? {_io_result_res_vec_1_T_2[37:0], 16'h0} : _io_result_res_vec_1_T_2;
  wire [53:0] _io_result_res_vec_3_T_2 =
    io_shiftValue[3] ? {_io_result_res_vec_2_T_2[45:0], 8'h0} : _io_result_res_vec_2_T_2;
  wire [53:0] _io_result_res_vec_4_T_2 =
    io_shiftValue[2] ? {_io_result_res_vec_3_T_2[49:0], 4'h0} : _io_result_res_vec_3_T_2;
  wire [53:0] _io_result_res_vec_5_T_2 =
    io_shiftValue[1] ? {_io_result_res_vec_4_T_2[51:0], 2'h0} : _io_result_res_vec_4_T_2;
  assign io_result =
    io_shiftValue[0] ? {_io_result_res_vec_5_T_2[52:0], 1'h0} : _io_result_res_vec_5_T_2;
endmodule

module ClosePathFloatAdderF64WidenPipeline(
  input         clock,
  input         io_fire,
  input  [63:0] io_fp_a,
  input  [63:0] io_fp_b,
  output [63:0] io_fp_c,
  input  [2:0]  io_round_mode,
  output [4:0]  io_fflags,
  output [53:0] io_CS1
);

  reg         NX_r;
  wire [53:0] _U_Lshift_io_result;
  wire [53:0] _U_CS4_io_result;
  wire [53:0] _U_CS3_io_result;
  wire [53:0] _U_CS2_io_result;
  wire [53:0] _U_CS1_io_result;
  wire [53:0] _U_CS0_io_result;
  wire [52:0] significand_fp_a = {|(io_fp_a[62:52]), io_fp_a[51:0]};
  wire [52:0] significand_fp_b = {|(io_fp_b[62:52]), io_fp_b[51:0]};
  wire [52:0] _U_CS3_io_adder_op1_T = {1'h1, io_fp_a[51:0]};
  wire [52:0] _U_CS3_io_adder_op0_T = {1'h1, io_fp_b[51:0]};
  reg  [52:0] U_CS4_io_adder_op0_r;
  reg  [52:0] U_CS4_io_adder_op1_r;
  reg  [5:0]  lzd_0123_reg;
  reg  [53:0] U_Lshift_io_src_r;
  reg         close_fraction_result_r;
  reg  [10:0] lshift_result_head_is_one_r;
  wire [10:0] _EA_sub_value_WIRE = {5'h0, lzd_0123_reg};
  reg  [53:0] lshift_result_head_is_one_r_1;
  reg  [53:0] lshift_result_head_is_one_r_2;
  reg         EA_sub_value_r;
  reg  [10:0] EA_sub_value_r_1;
  reg  [10:0] close_exponent_result_r;
  reg         close_sign_result_r;
  wire        RNE = io_round_mode == 3'h0;
  wire        RDN = io_round_mode == 3'h2;
  wire        RUP = io_round_mode == 3'h3;
  wire        RMM = io_round_mode == 3'h4;
  wire        Efp_b_is_greater =
    (io_fp_b[52] ^ io_fp_a[52]) & (io_fp_a[53] ^ io_fp_b[53] ^ ~(io_fp_a[52]));
  wire        exp_is_equal =
    io_fp_a[52] ^ ~(io_fp_b[52]) | (|(io_fp_a[62:52])) ^ (|(io_fp_b[62:52]));
  wire [10:0] EA = Efp_b_is_greater ? io_fp_b[62:52] : io_fp_a[62:52];
  wire        _mask_Efp_a_onehot_T_2 = io_fp_a[62:52] == 11'h0 | io_fp_a[62:52] == 11'h1;
  wire        _mask_Efp_a_onehot_T_3 = io_fp_a[62:52] == 11'h2;
  wire        _mask_Efp_a_onehot_T_4 = io_fp_a[62:52] == 11'h3;
  wire        _mask_Efp_a_onehot_T_5 = io_fp_a[62:52] == 11'h4;
  wire        _mask_Efp_a_onehot_T_6 = io_fp_a[62:52] == 11'h5;
  wire        _mask_Efp_a_onehot_T_7 = io_fp_a[62:52] == 11'h6;
  wire        _mask_Efp_a_onehot_T_8 = io_fp_a[62:52] == 11'h7;
  wire        _mask_Efp_a_onehot_T_9 = io_fp_a[62:52] == 11'h8;
  wire        _mask_Efp_a_onehot_T_10 = io_fp_a[62:52] == 11'h9;
  wire        _mask_Efp_a_onehot_T_11 = io_fp_a[62:52] == 11'hA;
  wire        _mask_Efp_a_onehot_T_12 = io_fp_a[62:52] == 11'hB;
  wire        _mask_Efp_a_onehot_T_13 = io_fp_a[62:52] == 11'hC;
  wire        _mask_Efp_a_onehot_T_14 = io_fp_a[62:52] == 11'hD;
  wire        _mask_Efp_a_onehot_T_15 = io_fp_a[62:52] == 11'hE;
  wire        _mask_Efp_a_onehot_T_16 = io_fp_a[62:52] == 11'hF;
  wire        _mask_Efp_a_onehot_T_17 = io_fp_a[62:52] == 11'h10;
  wire        _mask_Efp_a_onehot_T_18 = io_fp_a[62:52] == 11'h11;
  wire        _mask_Efp_a_onehot_T_19 = io_fp_a[62:52] == 11'h12;
  wire        _mask_Efp_a_onehot_T_20 = io_fp_a[62:52] == 11'h13;
  wire        _mask_Efp_a_onehot_T_21 = io_fp_a[62:52] == 11'h14;
  wire        _mask_Efp_a_onehot_T_22 = io_fp_a[62:52] == 11'h15;
  wire        _mask_Efp_a_onehot_T_23 = io_fp_a[62:52] == 11'h16;
  wire        _mask_Efp_a_onehot_T_24 = io_fp_a[62:52] == 11'h17;
  wire        _mask_Efp_a_onehot_T_25 = io_fp_a[62:52] == 11'h18;
  wire        _mask_Efp_a_onehot_T_26 = io_fp_a[62:52] == 11'h19;
  wire        _mask_Efp_a_onehot_T_27 = io_fp_a[62:52] == 11'h1A;
  wire        _mask_Efp_a_onehot_T_28 = io_fp_a[62:52] == 11'h1B;
  wire        _mask_Efp_a_onehot_T_29 = io_fp_a[62:52] == 11'h1C;
  wire        _mask_Efp_a_onehot_T_30 = io_fp_a[62:52] == 11'h1D;
  wire        _mask_Efp_a_onehot_T_31 = io_fp_a[62:52] == 11'h1E;
  wire        _mask_Efp_a_onehot_T_32 = io_fp_a[62:52] == 11'h1F;
  wire        _mask_Efp_a_onehot_T_33 = io_fp_a[62:52] == 11'h20;
  wire        _mask_Efp_a_onehot_T_34 = io_fp_a[62:52] == 11'h21;
  wire        _mask_Efp_a_onehot_T_35 = io_fp_a[62:52] == 11'h22;
  wire        _mask_Efp_a_onehot_T_36 = io_fp_a[62:52] == 11'h23;
  wire        _mask_Efp_a_onehot_T_37 = io_fp_a[62:52] == 11'h24;
  wire        _mask_Efp_a_onehot_T_38 = io_fp_a[62:52] == 11'h25;
  wire        _mask_Efp_a_onehot_T_39 = io_fp_a[62:52] == 11'h26;
  wire        _mask_Efp_a_onehot_T_40 = io_fp_a[62:52] == 11'h27;
  wire        _mask_Efp_a_onehot_T_41 = io_fp_a[62:52] == 11'h28;
  wire        _mask_Efp_a_onehot_T_42 = io_fp_a[62:52] == 11'h29;
  wire        _mask_Efp_a_onehot_T_43 = io_fp_a[62:52] == 11'h2A;
  wire        _mask_Efp_a_onehot_T_44 = io_fp_a[62:52] == 11'h2B;
  wire        _mask_Efp_a_onehot_T_45 = io_fp_a[62:52] == 11'h2C;
  wire        _mask_Efp_a_onehot_T_46 = io_fp_a[62:52] == 11'h2D;
  wire        _mask_Efp_a_onehot_T_47 = io_fp_a[62:52] == 11'h2E;
  wire        _mask_Efp_a_onehot_T_48 = io_fp_a[62:52] == 11'h2F;
  wire        _mask_Efp_a_onehot_T_49 = io_fp_a[62:52] == 11'h30;
  wire        _mask_Efp_a_onehot_T_50 = io_fp_a[62:52] == 11'h31;
  wire        _mask_Efp_a_onehot_T_51 = io_fp_a[62:52] == 11'h32;
  wire        _mask_Efp_a_onehot_T_52 = io_fp_a[62:52] == 11'h33;
  wire        _mask_Efp_a_onehot_T_53 = io_fp_a[62:52] == 11'h34;
  wire        _mask_Efp_a_onehot_T_54 = io_fp_a[62:52] == 11'h35;
  wire        _mask_Efp_b_onehot_T_2 = io_fp_b[62:52] == 11'h0 | io_fp_b[62:52] == 11'h1;
  wire        _mask_Efp_b_onehot_T_3 = io_fp_b[62:52] == 11'h2;
  wire        _mask_Efp_b_onehot_T_4 = io_fp_b[62:52] == 11'h3;
  wire        _mask_Efp_b_onehot_T_5 = io_fp_b[62:52] == 11'h4;
  wire        _mask_Efp_b_onehot_T_6 = io_fp_b[62:52] == 11'h5;
  wire        _mask_Efp_b_onehot_T_7 = io_fp_b[62:52] == 11'h6;
  wire        _mask_Efp_b_onehot_T_8 = io_fp_b[62:52] == 11'h7;
  wire        _mask_Efp_b_onehot_T_9 = io_fp_b[62:52] == 11'h8;
  wire        _mask_Efp_b_onehot_T_10 = io_fp_b[62:52] == 11'h9;
  wire        _mask_Efp_b_onehot_T_11 = io_fp_b[62:52] == 11'hA;
  wire        _mask_Efp_b_onehot_T_12 = io_fp_b[62:52] == 11'hB;
  wire        _mask_Efp_b_onehot_T_13 = io_fp_b[62:52] == 11'hC;
  wire        _mask_Efp_b_onehot_T_14 = io_fp_b[62:52] == 11'hD;
  wire        _mask_Efp_b_onehot_T_15 = io_fp_b[62:52] == 11'hE;
  wire        _mask_Efp_b_onehot_T_16 = io_fp_b[62:52] == 11'hF;
  wire        _mask_Efp_b_onehot_T_17 = io_fp_b[62:52] == 11'h10;
  wire        _mask_Efp_b_onehot_T_18 = io_fp_b[62:52] == 11'h11;
  wire        _mask_Efp_b_onehot_T_19 = io_fp_b[62:52] == 11'h12;
  wire        _mask_Efp_b_onehot_T_20 = io_fp_b[62:52] == 11'h13;
  wire        _mask_Efp_b_onehot_T_21 = io_fp_b[62:52] == 11'h14;
  wire        _mask_Efp_b_onehot_T_22 = io_fp_b[62:52] == 11'h15;
  wire        _mask_Efp_b_onehot_T_23 = io_fp_b[62:52] == 11'h16;
  wire        _mask_Efp_b_onehot_T_24 = io_fp_b[62:52] == 11'h17;
  wire        _mask_Efp_b_onehot_T_25 = io_fp_b[62:52] == 11'h18;
  wire        _mask_Efp_b_onehot_T_26 = io_fp_b[62:52] == 11'h19;
  wire        _mask_Efp_b_onehot_T_27 = io_fp_b[62:52] == 11'h1A;
  wire        _mask_Efp_b_onehot_T_28 = io_fp_b[62:52] == 11'h1B;
  wire        _mask_Efp_b_onehot_T_29 = io_fp_b[62:52] == 11'h1C;
  wire        _mask_Efp_b_onehot_T_30 = io_fp_b[62:52] == 11'h1D;
  wire        _mask_Efp_b_onehot_T_31 = io_fp_b[62:52] == 11'h1E;
  wire        _mask_Efp_b_onehot_T_32 = io_fp_b[62:52] == 11'h1F;
  wire        _mask_Efp_b_onehot_T_33 = io_fp_b[62:52] == 11'h20;
  wire        _mask_Efp_b_onehot_T_34 = io_fp_b[62:52] == 11'h21;
  wire        _mask_Efp_b_onehot_T_35 = io_fp_b[62:52] == 11'h22;
  wire        _mask_Efp_b_onehot_T_36 = io_fp_b[62:52] == 11'h23;
  wire        _mask_Efp_b_onehot_T_37 = io_fp_b[62:52] == 11'h24;
  wire        _mask_Efp_b_onehot_T_38 = io_fp_b[62:52] == 11'h25;
  wire        _mask_Efp_b_onehot_T_39 = io_fp_b[62:52] == 11'h26;
  wire        _mask_Efp_b_onehot_T_40 = io_fp_b[62:52] == 11'h27;
  wire        _mask_Efp_b_onehot_T_41 = io_fp_b[62:52] == 11'h28;
  wire        _mask_Efp_b_onehot_T_42 = io_fp_b[62:52] == 11'h29;
  wire        _mask_Efp_b_onehot_T_43 = io_fp_b[62:52] == 11'h2A;
  wire        _mask_Efp_b_onehot_T_44 = io_fp_b[62:52] == 11'h2B;
  wire        _mask_Efp_b_onehot_T_45 = io_fp_b[62:52] == 11'h2C;
  wire        _mask_Efp_b_onehot_T_46 = io_fp_b[62:52] == 11'h2D;
  wire        _mask_Efp_b_onehot_T_47 = io_fp_b[62:52] == 11'h2E;
  wire        _mask_Efp_b_onehot_T_48 = io_fp_b[62:52] == 11'h2F;
  wire        _mask_Efp_b_onehot_T_49 = io_fp_b[62:52] == 11'h30;
  wire        _mask_Efp_b_onehot_T_50 = io_fp_b[62:52] == 11'h31;
  wire        _mask_Efp_b_onehot_T_51 = io_fp_b[62:52] == 11'h32;
  wire        _mask_Efp_b_onehot_T_52 = io_fp_b[62:52] == 11'h33;
  wire        _mask_Efp_b_onehot_T_53 = io_fp_b[62:52] == 11'h34;
  wire        _mask_Efp_b_onehot_T_54 = io_fp_b[62:52] == 11'h35;
  wire        CS2_round_up =
    io_fp_b[0]
    & (RUP & ~(io_fp_a[63]) | RDN & io_fp_a[63] | RNE & _U_CS2_io_result[1]
       & _U_CS2_io_result[0] | RMM);
  wire        CS3_round_up =
    io_fp_a[0]
    & (RUP & io_fp_a[63] | RDN & ~(io_fp_a[63]) | RNE & _U_CS3_io_result[1]
       & _U_CS3_io_result[0] | RMM);
  wire        sel_CS0 = exp_is_equal & ~(_U_CS0_io_result[53]);
  wire        sel_CS1 = exp_is_equal & _U_CS0_io_result[53];
  wire        sel_CS2 =
    ~exp_is_equal & ~Efp_b_is_greater
    & (~(_U_CS2_io_result[53]) | ~(_U_CS2_io_result[0]) | ~CS2_round_up);
  wire        sel_CS3 =
    ~exp_is_equal & Efp_b_is_greater
    & (~(_U_CS3_io_result[53]) | ~(_U_CS3_io_result[0]) | ~CS3_round_up);
  wire        sel_CS4 =
    ~exp_is_equal
    & (~Efp_b_is_greater & _U_CS2_io_result[53] & _U_CS2_io_result[0] & CS2_round_up
       | Efp_b_is_greater & _U_CS3_io_result[53] & _U_CS3_io_result[0] & CS3_round_up);
  wire [53:0] CS_0123_result =
    (sel_CS0 ? {_U_CS0_io_result[52:0], 1'h0} : 54'h0)
    | (sel_CS1 ? {_U_CS1_io_result[52:0], 1'h0} : 54'h0)
    | (sel_CS2 ? _U_CS2_io_result : 54'h0) | (sel_CS3 ? _U_CS3_io_result : 54'h0);
  wire [53:0] mask_onehot =
    (sel_CS0
       ? {_mask_Efp_a_onehot_T_2,
          _mask_Efp_a_onehot_T_3,
          _mask_Efp_a_onehot_T_4,
          _mask_Efp_a_onehot_T_5,
          _mask_Efp_a_onehot_T_6,
          _mask_Efp_a_onehot_T_7,
          _mask_Efp_a_onehot_T_8,
          _mask_Efp_a_onehot_T_9,
          _mask_Efp_a_onehot_T_10,
          _mask_Efp_a_onehot_T_11,
          _mask_Efp_a_onehot_T_12,
          _mask_Efp_a_onehot_T_13,
          _mask_Efp_a_onehot_T_14,
          _mask_Efp_a_onehot_T_15,
          _mask_Efp_a_onehot_T_16,
          _mask_Efp_a_onehot_T_17,
          _mask_Efp_a_onehot_T_18,
          _mask_Efp_a_onehot_T_19,
          _mask_Efp_a_onehot_T_20,
          _mask_Efp_a_onehot_T_21,
          _mask_Efp_a_onehot_T_22,
          _mask_Efp_a_onehot_T_23,
          _mask_Efp_a_onehot_T_24,
          _mask_Efp_a_onehot_T_25,
          _mask_Efp_a_onehot_T_26,
          _mask_Efp_a_onehot_T_27,
          _mask_Efp_a_onehot_T_28,
          _mask_Efp_a_onehot_T_29,
          _mask_Efp_a_onehot_T_30,
          _mask_Efp_a_onehot_T_31,
          _mask_Efp_a_onehot_T_32,
          _mask_Efp_a_onehot_T_33,
          _mask_Efp_a_onehot_T_34,
          _mask_Efp_a_onehot_T_35,
          _mask_Efp_a_onehot_T_36,
          _mask_Efp_a_onehot_T_37,
          _mask_Efp_a_onehot_T_38,
          _mask_Efp_a_onehot_T_39,
          _mask_Efp_a_onehot_T_40,
          _mask_Efp_a_onehot_T_41,
          _mask_Efp_a_onehot_T_42,
          _mask_Efp_a_onehot_T_43,
          _mask_Efp_a_onehot_T_44,
          _mask_Efp_a_onehot_T_45,
          _mask_Efp_a_onehot_T_46,
          _mask_Efp_a_onehot_T_47,
          _mask_Efp_a_onehot_T_48,
          _mask_Efp_a_onehot_T_49,
          _mask_Efp_a_onehot_T_50,
          _mask_Efp_a_onehot_T_51,
          _mask_Efp_a_onehot_T_52,
          _mask_Efp_a_onehot_T_53,
          _mask_Efp_a_onehot_T_54,
          1'h1}
       : 54'h0)
    | (sel_CS1
         ? {_mask_Efp_b_onehot_T_2,
            _mask_Efp_b_onehot_T_3,
            _mask_Efp_b_onehot_T_4,
            _mask_Efp_b_onehot_T_5,
            _mask_Efp_b_onehot_T_6,
            _mask_Efp_b_onehot_T_7,
            _mask_Efp_b_onehot_T_8,
            _mask_Efp_b_onehot_T_9,
            _mask_Efp_b_onehot_T_10,
            _mask_Efp_b_onehot_T_11,
            _mask_Efp_b_onehot_T_12,
            _mask_Efp_b_onehot_T_13,
            _mask_Efp_b_onehot_T_14,
            _mask_Efp_b_onehot_T_15,
            _mask_Efp_b_onehot_T_16,
            _mask_Efp_b_onehot_T_17,
            _mask_Efp_b_onehot_T_18,
            _mask_Efp_b_onehot_T_19,
            _mask_Efp_b_onehot_T_20,
            _mask_Efp_b_onehot_T_21,
            _mask_Efp_b_onehot_T_22,
            _mask_Efp_b_onehot_T_23,
            _mask_Efp_b_onehot_T_24,
            _mask_Efp_b_onehot_T_25,
            _mask_Efp_b_onehot_T_26,
            _mask_Efp_b_onehot_T_27,
            _mask_Efp_b_onehot_T_28,
            _mask_Efp_b_onehot_T_29,
            _mask_Efp_b_onehot_T_30,
            _mask_Efp_b_onehot_T_31,
            _mask_Efp_b_onehot_T_32,
            _mask_Efp_b_onehot_T_33,
            _mask_Efp_b_onehot_T_34,
            _mask_Efp_b_onehot_T_35,
            _mask_Efp_b_onehot_T_36,
            _mask_Efp_b_onehot_T_37,
            _mask_Efp_b_onehot_T_38,
            _mask_Efp_b_onehot_T_39,
            _mask_Efp_b_onehot_T_40,
            _mask_Efp_b_onehot_T_41,
            _mask_Efp_b_onehot_T_42,
            _mask_Efp_b_onehot_T_43,
            _mask_Efp_b_onehot_T_44,
            _mask_Efp_b_onehot_T_45,
            _mask_Efp_b_onehot_T_46,
            _mask_Efp_b_onehot_T_47,
            _mask_Efp_b_onehot_T_48,
            _mask_Efp_b_onehot_T_49,
            _mask_Efp_b_onehot_T_50,
            _mask_Efp_b_onehot_T_51,
            _mask_Efp_b_onehot_T_52,
            _mask_Efp_b_onehot_T_53,
            _mask_Efp_b_onehot_T_54,
            1'h1}
         : 54'h0)
    | (sel_CS2
         ? {_mask_Efp_a_onehot_T_2,
            _mask_Efp_a_onehot_T_3,
            _mask_Efp_a_onehot_T_4,
            _mask_Efp_a_onehot_T_5,
            _mask_Efp_a_onehot_T_6,
            _mask_Efp_a_onehot_T_7,
            _mask_Efp_a_onehot_T_8,
            _mask_Efp_a_onehot_T_9,
            _mask_Efp_a_onehot_T_10,
            _mask_Efp_a_onehot_T_11,
            _mask_Efp_a_onehot_T_12,
            _mask_Efp_a_onehot_T_13,
            _mask_Efp_a_onehot_T_14,
            _mask_Efp_a_onehot_T_15,
            _mask_Efp_a_onehot_T_16,
            _mask_Efp_a_onehot_T_17,
            _mask_Efp_a_onehot_T_18,
            _mask_Efp_a_onehot_T_19,
            _mask_Efp_a_onehot_T_20,
            _mask_Efp_a_onehot_T_21,
            _mask_Efp_a_onehot_T_22,
            _mask_Efp_a_onehot_T_23,
            _mask_Efp_a_onehot_T_24,
            _mask_Efp_a_onehot_T_25,
            _mask_Efp_a_onehot_T_26,
            _mask_Efp_a_onehot_T_27,
            _mask_Efp_a_onehot_T_28,
            _mask_Efp_a_onehot_T_29,
            _mask_Efp_a_onehot_T_30,
            _mask_Efp_a_onehot_T_31,
            _mask_Efp_a_onehot_T_32,
            _mask_Efp_a_onehot_T_33,
            _mask_Efp_a_onehot_T_34,
            _mask_Efp_a_onehot_T_35,
            _mask_Efp_a_onehot_T_36,
            _mask_Efp_a_onehot_T_37,
            _mask_Efp_a_onehot_T_38,
            _mask_Efp_a_onehot_T_39,
            _mask_Efp_a_onehot_T_40,
            _mask_Efp_a_onehot_T_41,
            _mask_Efp_a_onehot_T_42,
            _mask_Efp_a_onehot_T_43,
            _mask_Efp_a_onehot_T_44,
            _mask_Efp_a_onehot_T_45,
            _mask_Efp_a_onehot_T_46,
            _mask_Efp_a_onehot_T_47,
            _mask_Efp_a_onehot_T_48,
            _mask_Efp_a_onehot_T_49,
            _mask_Efp_a_onehot_T_50,
            _mask_Efp_a_onehot_T_51,
            _mask_Efp_a_onehot_T_52,
            _mask_Efp_a_onehot_T_53,
            _mask_Efp_a_onehot_T_54,
            io_fp_a[62:52] == 11'h36}
         : 54'h0)
    | (sel_CS3
         ? {_mask_Efp_b_onehot_T_2,
            _mask_Efp_b_onehot_T_3,
            _mask_Efp_b_onehot_T_4,
            _mask_Efp_b_onehot_T_5,
            _mask_Efp_b_onehot_T_6,
            _mask_Efp_b_onehot_T_7,
            _mask_Efp_b_onehot_T_8,
            _mask_Efp_b_onehot_T_9,
            _mask_Efp_b_onehot_T_10,
            _mask_Efp_b_onehot_T_11,
            _mask_Efp_b_onehot_T_12,
            _mask_Efp_b_onehot_T_13,
            _mask_Efp_b_onehot_T_14,
            _mask_Efp_b_onehot_T_15,
            _mask_Efp_b_onehot_T_16,
            _mask_Efp_b_onehot_T_17,
            _mask_Efp_b_onehot_T_18,
            _mask_Efp_b_onehot_T_19,
            _mask_Efp_b_onehot_T_20,
            _mask_Efp_b_onehot_T_21,
            _mask_Efp_b_onehot_T_22,
            _mask_Efp_b_onehot_T_23,
            _mask_Efp_b_onehot_T_24,
            _mask_Efp_b_onehot_T_25,
            _mask_Efp_b_onehot_T_26,
            _mask_Efp_b_onehot_T_27,
            _mask_Efp_b_onehot_T_28,
            _mask_Efp_b_onehot_T_29,
            _mask_Efp_b_onehot_T_30,
            _mask_Efp_b_onehot_T_31,
            _mask_Efp_b_onehot_T_32,
            _mask_Efp_b_onehot_T_33,
            _mask_Efp_b_onehot_T_34,
            _mask_Efp_b_onehot_T_35,
            _mask_Efp_b_onehot_T_36,
            _mask_Efp_b_onehot_T_37,
            _mask_Efp_b_onehot_T_38,
            _mask_Efp_b_onehot_T_39,
            _mask_Efp_b_onehot_T_40,
            _mask_Efp_b_onehot_T_41,
            _mask_Efp_b_onehot_T_42,
            _mask_Efp_b_onehot_T_43,
            _mask_Efp_b_onehot_T_44,
            _mask_Efp_b_onehot_T_45,
            _mask_Efp_b_onehot_T_46,
            _mask_Efp_b_onehot_T_47,
            _mask_Efp_b_onehot_T_48,
            _mask_Efp_b_onehot_T_49,
            _mask_Efp_b_onehot_T_50,
            _mask_Efp_b_onehot_T_51,
            _mask_Efp_b_onehot_T_52,
            _mask_Efp_b_onehot_T_53,
            _mask_Efp_b_onehot_T_54,
            io_fp_b[62:52] == 11'h36}
         : 54'h0);
  wire [53:0] priority_mask = CS_0123_result | mask_onehot;
  wire [3:0]  _GEN =
    {{priority_mask[36:35], priority_mask[38]} & 3'h5, 1'h0}
    | {priority_mask[38:37], priority_mask[40:39]} & 4'h5;
  always @(posedge clock) begin
    if (io_fire) begin
      U_CS4_io_adder_op0_r <= Efp_b_is_greater ? significand_fp_b : significand_fp_a;
      U_CS4_io_adder_op1_r <=
        {1'h0,
         Efp_b_is_greater
           ? {|(io_fp_a[62:52]), io_fp_a[51:1]}
           : {|(io_fp_b[62:52]), io_fp_b[51:1]}};
      lzd_0123_reg <=
        priority_mask[53]
          ? 6'h0
          : priority_mask[52]
              ? 6'h1
              : priority_mask[51]
                  ? 6'h2
                  : priority_mask[50]
                      ? 6'h3
                      : priority_mask[49]
                          ? 6'h4
                          : priority_mask[48]
                              ? 6'h5
                              : priority_mask[47]
                                  ? 6'h6
                                  : priority_mask[46]
                                      ? 6'h7
                                      : priority_mask[45]
                                          ? 6'h8
                                          : priority_mask[44]
                                              ? 6'h9
                                              : priority_mask[43]
                                                  ? 6'hA
                                                  : priority_mask[42]
                                                      ? 6'hB
                                                      : priority_mask[41]
                                                          ? 6'hC
                                                          : priority_mask[40]
                                                              ? 6'hD
                                                              : _GEN[0]
                                                                  ? 6'hE
                                                                  : _GEN[1]
                                                                      ? 6'hF
                                                                      : _GEN[2]
                                                                          ? 6'h10
                                                                          : _GEN[3]
                                                                              ? 6'h11
                                                                              : priority_mask[35]
                                                                                  ? 6'h12
                                                                                  : priority_mask[34]
                                                                                      ? 6'h13
                                                                                      : priority_mask[33]
                                                                                          ? 6'h14
                                                                                          : priority_mask[32]
                                                                                              ? 6'h15
                                                                                              : priority_mask[31]
                                                                                                  ? 6'h16
                                                                                                  : priority_mask[30]
                                                                                                      ? 6'h17
                                                                                                      : priority_mask[29]
                                                                                                          ? 6'h18
                                                                                                          : priority_mask[28]
                                                                                                              ? 6'h19
                                                                                                              : priority_mask[27]
                                                                                                                  ? 6'h1A
                                                                                                                  : priority_mask[26]
                                                                                                                      ? 6'h1B
                                                                                                                      : priority_mask[25]
                                                                                                                          ? 6'h1C
                                                                                                                          : priority_mask[24]
                                                                                                                              ? 6'h1D
                                                                                                                              : priority_mask[23]
                                                                                                                                  ? 6'h1E
                                                                                                                                  : priority_mask[22]
                                                                                                                                      ? 6'h1F
                                                                                                                                      : priority_mask[21]
                                                                                                                                          ? 6'h20
                                                                                                                                          : priority_mask[20]
                                                                                                                                              ? 6'h21
                                                                                                                                              : priority_mask[19]
                                                                                                                                                  ? 6'h22
                                                                                                                                                  : priority_mask[18]
                                                                                                                                                      ? 6'h23
                                                                                                                                                      : priority_mask[17]
                                                                                                                                                          ? 6'h24
                                                                                                                                                          : priority_mask[16]
                                                                                                                                                              ? 6'h25
                                                                                                                                                              : priority_mask[15]
                                                                                                                                                                  ? 6'h26
                                                                                                                                                                  : priority_mask[14]
                                                                                                                                                                      ? 6'h27
                                                                                                                                                                      : priority_mask[13]
                                                                                                                                                                          ? 6'h28
                                                                                                                                                                          : priority_mask[12]
                                                                                                                                                                              ? 6'h29
                                                                                                                                                                              : priority_mask[11]
                                                                                                                                                                                  ? 6'h2A
                                                                                                                                                                                  : priority_mask[10]
                                                                                                                                                                                      ? 6'h2B
                                                                                                                                                                                      : priority_mask[9]
                                                                                                                                                                                          ? 6'h2C
                                                                                                                                                                                          : priority_mask[8]
                                                                                                                                                                                              ? 6'h2D
                                                                                                                                                                                              : priority_mask[7]
                                                                                                                                                                                                  ? 6'h2E
                                                                                                                                                                                                  : priority_mask[6]
                                                                                                                                                                                                      ? 6'h2F
                                                                                                                                                                                                      : priority_mask[5]
                                                                                                                                                                                                          ? 6'h30
                                                                                                                                                                                                          : priority_mask[4]
                                                                                                                                                                                                              ? 6'h31
                                                                                                                                                                                                              : priority_mask[3]
                                                                                                                                                                                                                  ? 6'h32
                                                                                                                                                                                                                  : priority_mask[2]
                                                                                                                                                                                                                      ? 6'h33
                                                                                                                                                                                                                      : priority_mask[1]
                                                                                                                                                                                                                          ? 6'h34
                                                                                                                                                                                                                          : priority_mask[0]
                                                                                                                                                                                                                              ? 6'h35
                                                                                                                                                                                                                              : 6'h36;
      U_Lshift_io_src_r <= CS_0123_result;
      NX_r <=
        (sel_CS2 & _U_CS2_io_result[53] & _U_CS2_io_result[0] & ~CS2_round_up | sel_CS3
         & _U_CS3_io_result[53] & _U_CS3_io_result[0] & ~CS3_round_up | sel_CS4)
        & (Efp_b_is_greater
             ? (|(io_fp_a[62:52])) & io_fp_a[0]
             : (|(io_fp_b[62:52])) & io_fp_b[0]);
      close_fraction_result_r <= sel_CS4;
      lshift_result_head_is_one_r <= 11'(EA - 11'h1);
      lshift_result_head_is_one_r_1 <= CS_0123_result;
      lshift_result_head_is_one_r_2 <= mask_onehot & CS_0123_result;
      EA_sub_value_r <= sel_CS4;
      EA_sub_value_r_1 <= EA;
      close_exponent_result_r <= EA;
      close_sign_result_r <=
        sel_CS0 & exp_is_equal & (_U_CS0_io_result[53] | _U_CS1_io_result[53])
        & io_fp_a[63] | sel_CS0 & exp_is_equal & ~(_U_CS0_io_result[53])
        & ~(_U_CS1_io_result[53]) & RDN | sel_CS1 & ~(io_fp_a[63]) | sel_CS2 & io_fp_a[63]
        | sel_CS3 & ~(io_fp_a[63]) | sel_CS4 & (Efp_b_is_greater ^ io_fp_a[63]);
    end
  end // always @(posedge)
  ClosePathAdder U_CS0 (
    .io_adder_op0 (significand_fp_a),
    .io_adder_op1 (significand_fp_b),
    .io_result    (_U_CS0_io_result)
  );
  ClosePathAdder U_CS1 (
    .io_adder_op0 (significand_fp_b),
    .io_adder_op1 (significand_fp_a),
    .io_result    (_U_CS1_io_result)
  );
  ClosePathAdder_2 U_CS2 (
    .io_adder_op0 (_U_CS3_io_adder_op1_T),
    .io_adder_op1 (_U_CS3_io_adder_op0_T),
    .io_result    (_U_CS2_io_result)
  );
  ClosePathAdder_2 U_CS3 (
    .io_adder_op0 (_U_CS3_io_adder_op0_T),
    .io_adder_op1 (_U_CS3_io_adder_op1_T),
    .io_result    (_U_CS3_io_result)
  );
  ClosePathAdder U_CS4 (
    .io_adder_op0 (U_CS4_io_adder_op0_r),
    .io_adder_op1 (U_CS4_io_adder_op1_r),
    .io_result    (_U_CS4_io_result)
  );
  CloseShiftLeftWithMux_2 U_Lshift (
    .io_src        (U_Lshift_io_src_r),
    .io_shiftValue (lzd_0123_reg),
    .io_result     (_U_Lshift_io_result)
  );
  assign io_fp_c =
    {close_sign_result_r,
     11'(close_exponent_result_r
         - (EA_sub_value_r
              ? 11'h0
              : lshift_result_head_is_one_r > _EA_sub_value_WIRE
                & (|lshift_result_head_is_one_r_1) | (|lshift_result_head_is_one_r_2)
                  ? _EA_sub_value_WIRE
                  : EA_sub_value_r_1)),
     close_fraction_result_r ? _U_CS4_io_result[51:0] : _U_Lshift_io_result[52:1]};
  assign io_fflags = {4'h0, NX_r};
  assign io_CS1 = _U_CS1_io_result;
endmodule

module FloatAdderF64WidenPipeline(
  input         clock,
  input         io_fire,
  input  [63:0] io_fp_a,
  input  [63:0] io_fp_b,
  input  [63:0] io_widen_a,
  input  [63:0] io_widen_b,
  output [63:0] io_fp_c,
  input         io_mask,
  input         io_is_sub,
  input  [2:0]  io_round_mode,
  output [4:0]  io_fflags,
  input         io_opb_widening,
  input         io_res_widening,
  input  [4:0]  io_op_code,
  input         io_fp_aIsFpCanonicalNAN,
  input         io_fp_bIsFpCanonicalNAN,
  input  [1:0]  io_maskForReduction,
  input         io_is_vfwredosum
);

  wire [63:0] _U_close_path_io_fp_c;
  wire [4:0]  _U_close_path_io_fflags;
  wire [53:0] _U_close_path_io_CS1;
  wire [63:0] _U_far_path_io_fp_c;
  wire [4:0]  _U_far_path_io_fflags;
  wire [10:0] _U_far_path_io_absEaSubEb;
  wire        _U_far_path_io_isEfp_bGreater;
  wire [63:0] fp_a_to64 = io_res_widening & ~io_opb_widening ? io_widen_a : io_fp_a;
  wire [63:0] fp_b_to64 = io_res_widening & ~io_is_vfwredosum ? io_widen_b : io_fp_b;
  reg         fp_a_is_zero_reg;
  reg         fp_b_is_zero_reg;
  reg         res_widening_reg;
  reg         is_far_path_reg;
  reg         r;
  reg         r_1;
  reg         r_2;
  reg         r_3;
  reg  [63:0] float_adder_result_r_1;
  wire        _GEN = res_widening_reg & fp_a_is_zero_reg;
  reg  [63:0] float_adder_result_r_2;
  reg  [63:0] float_adder_result_r_3;
  reg  [63:0] float_adder_result_r_4;
  reg         io_fp_c_r;
  reg  [63:0] io_fp_c_r_1;
  reg         io_fflags_r;
  reg  [4:0]  io_fflags_r_1;
  wire        EOP = fp_a_to64[63] ^ io_is_sub ^ fp_b_to64[63];
  wire        fp_a_is_f32 = io_res_widening & ~io_opb_widening;
  wire        fp_b_is_f32 = io_res_widening & ~io_is_vfwredosum;
  wire        Efp_a_is_zero =
    fp_a_to64[62:52] == 11'h0 | fp_a_is_f32 & fp_a_to64[62:52] == 11'h369;
  wire        Efp_b_is_zero =
    fp_b_to64[62:52] == 11'h0 | fp_b_is_f32 & fp_b_to64[62:52] == 11'h369;
  wire        Efp_a_is_all_one =
    (&(fp_a_to64[62:52])) | fp_a_is_f32 & fp_a_to64[62:52] == 11'h47F;
  wire        Efp_b_is_all_one =
    (&(fp_b_to64[62:52])) | fp_b_is_f32 & fp_b_to64[62:52] == 11'h47F;
  wire        fp_a_is_NAN =
    io_fp_aIsFpCanonicalNAN | Efp_a_is_all_one & (|(fp_a_to64[51:0]));
  wire        fp_a_is_SNAN =
    ~io_fp_aIsFpCanonicalNAN & Efp_a_is_all_one & (|(fp_a_to64[51:0])) & ~(fp_a_to64[51]);
  wire        fp_b_is_NAN =
    io_fp_bIsFpCanonicalNAN | Efp_b_is_all_one & (|(fp_b_to64[51:0]));
  wire        fp_b_is_SNAN =
    ~io_fp_bIsFpCanonicalNAN & Efp_b_is_all_one & (|(fp_b_to64[51:0])) & ~(fp_b_to64[51]);
  wire        fp_a_is_infinite =
    ~io_fp_aIsFpCanonicalNAN & Efp_a_is_all_one & ~(|(fp_a_to64[51:0]));
  wire        fp_b_is_infinite =
    ~io_fp_bIsFpCanonicalNAN & Efp_b_is_all_one & ~(|(fp_b_to64[51:0]));
  wire        fp_a_is_zero =
    ~io_fp_aIsFpCanonicalNAN & Efp_a_is_zero & ~(|(fp_a_to64[51:0]));
  wire        fp_b_is_zero =
    ~io_fp_bIsFpCanonicalNAN & Efp_b_is_zero & ~(|(fp_b_to64[51:0]));
  wire        _fflags_NV_stage0_T_4 = fp_a_is_SNAN | fp_b_is_SNAN;
  wire        _GEN_0 = EOP & fp_a_is_infinite & fp_b_is_infinite;
  wire        _fflags_NV_stage0_T_10 = fp_a_is_NAN | fp_b_is_NAN;
  wire        is_min = io_op_code == 5'h2;
  wire        is_max = io_op_code == 5'h3;
  wire        is_feq = io_op_code == 5'h9;
  wire        is_fne = io_op_code == 5'hA;
  wire        is_flt = io_op_code == 5'hB;
  wire        is_fle = io_op_code == 5'hC;
  wire        is_fgt = io_op_code == 5'hD;
  wire        is_fge = io_op_code == 5'hE;
  wire        is_fsum_ure = io_op_code == 5'h1A;
  wire        is_fmin_re = io_op_code == 5'h14;
  wire        is_fmax_re = io_op_code == 5'h15;
  wire        is_fsum_ore = io_op_code == 5'h16;
  wire        fp_b_exponent_is_equal = fp_a_to64[62:52] == fp_b_to64[62:52];
  wire        fp_b_significand_is_greater =
    ~(_U_close_path_io_CS1[53]) & fp_a_to64[51:0] != fp_b_to64[51:0];
  wire        fp_b_significand_is_equal = fp_a_to64[51:0] == fp_b_to64[51:0];
  wire        _fp_b_is_equal_T_2 = fp_b_is_zero & fp_a_is_zero;
  wire        fp_b_is_greater =
    ~(io_fp_b[63])
    & (io_fp_a[63] & ~_fp_b_is_equal_T_2 | _U_far_path_io_isEfp_bGreater
       | fp_b_exponent_is_equal & fp_b_significand_is_greater) | io_fp_b[63] & io_fp_a[63]
    & (~_U_far_path_io_isEfp_bGreater & ~fp_b_exponent_is_equal | fp_b_exponent_is_equal
       & ~fp_b_significand_is_greater & ~fp_b_significand_is_equal);
  wire        fp_b_is_equal =
    io_fp_a[63] == io_fp_b[63] & fp_b_exponent_is_equal & fp_b_significand_is_equal
    | _fp_b_is_equal_T_2;
  wire        fp_b_is_less = ~fp_b_is_greater & ~fp_b_is_equal;
  wire [63:0] fp_aFix = io_fp_aIsFpCanonicalNAN ? 64'h7FF8000000000000 : io_fp_a;
  wire [63:0] fp_bFix = io_fp_bIsFpCanonicalNAN ? 64'h7FF8000000000000 : io_fp_b;
  wire        _result_max_T_7 = fp_a_is_NAN & fp_b_is_NAN;
  wire        _GEN_1 = fp_a_is_NAN | fp_b_is_NAN;
  wire [63:0] _result_min_T_19 =
    (_GEN_1
       ? 64'h0
       : fp_b_is_less | io_fp_b[63] & fp_b_is_zero & fp_a_is_zero ? io_fp_b : io_fp_a)
    | (~fp_a_is_NAN & fp_b_is_NAN ? io_fp_a : 64'h0)
    | (fp_a_is_NAN & ~fp_b_is_NAN ? io_fp_b : 64'h0)
    | (_result_max_T_7 ? 64'h7FF8000000000000 : 64'h0);
  wire [63:0] _result_max_T_21 =
    (_GEN_1
       ? 64'h0
       : fp_b_is_greater | ~(io_fp_b[63]) & fp_b_is_zero & fp_a_is_zero
           ? io_fp_b
           : io_fp_a) | (~fp_a_is_NAN & fp_b_is_NAN ? io_fp_a : 64'h0)
    | (fp_a_is_NAN & ~fp_b_is_NAN ? io_fp_b : 64'h0)
    | (_result_max_T_7 ? 64'h7FF8000000000000 : 64'h0);
  wire        _result_feq_T_1 = ~_fflags_NV_stage0_T_10 & fp_b_is_equal;
  wire        _result_fclass_T_7 = io_fp_a[63] & Efp_a_is_zero;
  wire        is_fsum_ure_notmasked = is_fsum_ure & (&io_maskForReduction);
  wire        is_fsum_ore_notmasked = is_fsum_ore & io_maskForReduction[0];
  wire        _result_fmin_re_T = io_maskForReduction == 2'h0;
  wire [63:0] re_masked_one_out = io_maskForReduction[0] ? io_fp_a : io_fp_b;
  wire        _io_fflags_T = io_op_code == 5'h0 | io_op_code == 5'h1;
  always @(posedge clock) begin
    if (io_fire) begin
      fp_a_is_zero_reg <= fp_a_is_zero;
      fp_b_is_zero_reg <= fp_b_is_zero;
      res_widening_reg <= io_res_widening;
      is_far_path_reg <=
        ~EOP | (|(_U_far_path_io_absEaSubEb[10:1])) | _U_far_path_io_absEaSubEb == 11'h1
        & (Efp_a_is_zero ^ Efp_b_is_zero);
      r <= _fflags_NV_stage0_T_4 | _GEN_0;
      r_1 <= fp_a_is_NAN | fp_b_is_NAN | fp_a_is_infinite | fp_b_is_infinite;
      r_2 <= _fflags_NV_stage0_T_10 | _GEN_0;
      r_3 <= fp_a_is_infinite | fp_b_is_infinite;
      float_adder_result_r_1 <=
        {fp_a_is_infinite ? fp_a_to64[63] : io_is_sub ^ fp_b_to64[63],
         63'h7FF0000000000000};
      float_adder_result_r_2 <=
        {io_round_mode == 3'h2 & EOP | fp_a_to64[63] & ~EOP, 63'h0};
      float_adder_result_r_3 <= {io_is_sub ^ fp_b_to64[63], fp_b_to64[62:0]};
      float_adder_result_r_4 <= fp_a_to64;
      io_fp_c_r <= _io_fflags_T | is_fsum_ure_notmasked | is_fsum_ore_notmasked;
      io_fp_c_r_1 <=
        (is_min ? _result_min_T_19 : 64'h0) | (is_max ? _result_max_T_21 : 64'h0)
        | (is_feq ? {63'h0, _result_feq_T_1} : 64'h0)
        | (is_fne ? {63'h0, ~_result_feq_T_1} : 64'h0)
        | (is_flt ? {63'h0, ~_fflags_NV_stage0_T_10 & fp_b_is_greater} : 64'h0)
        | (is_fle
             ? {63'h0, ~_fflags_NV_stage0_T_10 & (fp_b_is_greater | fp_b_is_equal)}
             : 64'h0) | (is_fgt ? {63'h0, ~_fflags_NV_stage0_T_10 & fp_b_is_less} : 64'h0)
        | (is_fge
             ? {63'h0, ~_fflags_NV_stage0_T_10 & (fp_b_is_less | fp_b_is_equal)}
             : 64'h0) | (io_op_code == 5'h6 ? {fp_bFix[63], fp_aFix[62:0]} : 64'h0)
        | (io_op_code == 5'h7 ? {~(fp_bFix[63]), fp_aFix[62:0]} : 64'h0)
        | (io_op_code == 5'h8 ? {fp_bFix[63] ^ fp_aFix[63], fp_aFix[62:0]} : 64'h0)
        | (io_op_code == 5'hF
             ? {54'h0,
                io_fp_aIsFpCanonicalNAN
                  ? 10'h200
                  : {fp_a_is_NAN & ~fp_a_is_SNAN,
                     fp_a_is_SNAN,
                     ~(io_fp_a[63]) & fp_a_is_infinite,
                     ~(io_fp_a[63]) & ~Efp_a_is_zero & ~Efp_a_is_all_one,
                     ~(io_fp_a[63]) & Efp_a_is_zero & (|(fp_a_to64[51:0])),
                     ~(io_fp_a[63]) & Efp_a_is_zero & ~(|(fp_a_to64[51:0])),
                     _result_fclass_T_7 & ~(|(fp_a_to64[51:0])),
                     _result_fclass_T_7 & (|(fp_a_to64[51:0])),
                     io_fp_a[63] & ~Efp_a_is_zero & ~Efp_a_is_all_one,
                     io_fp_a[63] & fp_a_is_infinite}}
             : 64'h0) | (io_op_code == 5'h4 ? (io_mask ? fp_bFix : fp_aFix) : 64'h0)
        | (io_op_code == 5'h5 | io_op_code == 5'h11 | io_op_code == 5'h12
             ? fp_bFix
             : 64'h0)
        | (is_fsum_ure & ~(&io_maskForReduction)
             ? (_result_fmin_re_T
                  ? {io_round_mode != 3'h2, 63'h0}
                  : io_maskForReduction[0] ? io_fp_a : io_fp_b)
             : 64'h0)
        | (is_fmax_re
             ? (_result_fmin_re_T
                  ? 64'h7FF8000000000000
                  : (&io_maskForReduction) ? _result_max_T_21 : re_masked_one_out)
             : 64'h0)
        | (is_fmin_re
             ? (_result_fmin_re_T
                  ? 64'h7FF8000000000000
                  : (&io_maskForReduction) ? _result_min_T_19 : re_masked_one_out)
             : 64'h0)
        | (is_fsum_ore & ~(io_maskForReduction[0]) & ~(io_maskForReduction[0])
             ? io_fp_b
             : 64'h0);
      io_fflags_r <= _io_fflags_T | is_fsum_ure_notmasked | is_fsum_ore_notmasked;
      io_fflags_r_1 <=
        {(is_min | is_max) & _fflags_NV_stage0_T_4 | (is_feq | is_fne)
           & _fflags_NV_stage0_T_4 | (is_flt | is_fle | is_fgt | is_fge)
           & _fflags_NV_stage0_T_10 | (is_fmax_re | is_fmin_re)
           & (io_maskForReduction[0] & fp_a_is_SNAN | io_maskForReduction[1]
              & fp_b_is_SNAN),
         4'h0};
    end
  end // always @(posedge)
  FarPathFloatAdderF64WidenPipeline U_far_path (
    .clock             (clock),
    .io_fire           (io_fire),
    .io_fp_a           (fp_a_to64),
    .io_fp_b           (fp_b_to64),
    .io_fp_c           (_U_far_path_io_fp_c),
    .io_is_sub         (io_is_sub),
    .io_round_mode     (io_round_mode),
    .io_fflags         (_U_far_path_io_fflags),
    .io_absEaSubEb     (_U_far_path_io_absEaSubEb),
    .io_isEfp_bGreater (_U_far_path_io_isEfp_bGreater)
  );
  ClosePathFloatAdderF64WidenPipeline U_close_path (
    .clock         (clock),
    .io_fire       (io_fire),
    .io_fp_a       (fp_a_to64),
    .io_fp_b       (fp_b_to64),
    .io_fp_c       (_U_close_path_io_fp_c),
    .io_round_mode (io_round_mode),
    .io_fflags     (_U_close_path_io_fflags),
    .io_CS1        (_U_close_path_io_CS1)
  );
  assign io_fp_c =
    io_fp_c_r
      ? (r_2
           ? 64'h7FF8000000000000
           : r_3
               ? float_adder_result_r_1
               : _GEN & fp_b_is_zero_reg
                   ? float_adder_result_r_2
                   : _GEN
                       ? float_adder_result_r_3
                       : res_widening_reg & fp_b_is_zero_reg
                           ? float_adder_result_r_4
                           : is_far_path_reg
                               ? _U_far_path_io_fp_c
                               : _U_close_path_io_fp_c)
      : io_fp_c_r_1;
  assign io_fflags =
    io_fflags_r
      ? (r
           ? 5'h10
           : r_1 | (fp_b_is_zero_reg | fp_a_is_zero_reg) & res_widening_reg
               ? 5'h0
               : is_far_path_reg ? _U_far_path_io_fflags : _U_close_path_io_fflags)
      : io_fflags_r_1;
endmodule

module Adder_6(
  input  [4:0] io_a,
  input  [4:0] io_b,
  output [4:0] io_c
);

  assign io_c = 5'(io_a - io_b);
endmodule

module FarShiftRightWithMuxInvFirst_6(
  input  [25:0] io_src,
  input  [3:0]  io_shiftValue,
  output [25:0] io_result,
  input         io_EOP
);

  wire [25:0] io_result_res_vec_1 = io_shiftValue[0] ? {io_EOP, io_src[25:1]} : io_src;
  wire [25:0] io_result_res_vec_2 =
    io_shiftValue[1] ? {{2{io_EOP}}, io_result_res_vec_1[25:2]} : io_result_res_vec_1;
  wire [25:0] io_result_res_vec_3 =
    io_shiftValue[2] ? {{4{io_EOP}}, io_result_res_vec_2[25:4]} : io_result_res_vec_2;
  assign io_result =
    io_shiftValue[3] ? {{8{io_EOP}}, io_result_res_vec_3[25:8]} : io_result_res_vec_3;
endmodule

module FarPathAdderF16Pipeline(
  input         clock,
  input         io_fire,
  input  [11:0] io_A,
  input  [11:0] io_B,
  output [11:0] io_result
);

  reg [11:0] io_result_r;
  reg [11:0] io_result_r_1;
  always @(posedge clock) begin
    if (io_fire) begin
      io_result_r <= io_A;
      io_result_r_1 <= io_B;
    end
  end // always @(posedge)
  assign io_result = 12'(io_result_r + io_result_r_1);
endmodule

module FarPathF16Pipeline(
  input         clock,
  input         io_fire,
  input  [15:0] io_fp_a,
  input  [15:0] io_fp_b,
  output [15:0] io_fp_c,
  input         io_is_sub,
  input  [2:0]  io_round_mode,
  output [4:0]  io_fflags,
  output [4:0]  io_absEaSubEb,
  output        io_isEfp_bGreater
);

  wire        NX;
  wire        OF;
  wire [11:0] _U_FS1_io_result;
  wire [11:0] _U_FS0_io_result;
  wire [25:0] _U_far_rshift_2_io_result;
  wire [25:0] _U_far_rshift_1_io_result;
  wire [4:0]  _U_Efp_bSubEfp_a_io_c;
  wire [4:0]  _U_Efp_aSubEfp_b_io_c;
  wire        efficient_fp_b_sign = io_fp_b[15] ^ io_is_sub;
  wire        EOP = io_fp_a[15] ^ efficient_fp_b_sign;
  reg         EOP_reg;
  reg         RNE_reg;
  reg         RTZ_reg;
  reg         RDN_reg;
  reg         RUP_reg;
  reg         RMM_reg;
  wire        _GEN = io_fp_a[10] | ~(|(io_fp_a[14:10]));
  wire        _GEN_0 = io_fp_b[10] | ~(|(io_fp_b[14:10]));
  wire        isEfp_bGreater = io_fp_b[14:10] > io_fp_a[14:10];
  wire [4:0]  absEaSubEb = isEfp_bGreater ? _U_Efp_bSubEfp_a_io_c : _U_Efp_aSubEfp_b_io_c;
  wire [10:0] significand_fp_a = {|(io_fp_a[14:10]), io_fp_a[9:0]};
  wire [10:0] significand_fp_b = {|(io_fp_b[14:10]), io_fp_b[9:0]};
  wire [10:0] greaterSignificand = isEfp_bGreater ? significand_fp_b : significand_fp_a;
  wire [11:0] _A_wire_FS1_T = {greaterSignificand, 1'h0};
  wire [11:0] _A_wire_FS1_T_1 = {1'h0, greaterSignificand};
  wire [11:0] A_wire = EOP ? _A_wire_FS1_T : _A_wire_FS1_T_1;
  wire [25:0] far_rshift_widen_result =
    isEfp_bGreater ? _U_far_rshift_2_io_result : _U_far_rshift_1_io_result;
  wire        absEaSubEb_is_greater = absEaSubEb > 5'hE;
  wire [11:0] B_wire = absEaSubEb_is_greater ? {12{EOP}} : far_rshift_widen_result[25:14];
  reg         B_guard_normal_reg;
  reg         B_round_normal_reg;
  reg         B_sticky_normal_reg_r;
  reg         B_sticky_normal_reg_r_1;
  reg         B_sticky_normal_reg_r_2;
  reg  [11:0] B_sticky_normal_reg_r_3;
  reg  [11:0] B_sticky_normal_reg_r_4;
  wire        B_rsticky_normal_reg =
    B_round_normal_reg
    | (B_sticky_normal_reg_r
         ? B_sticky_normal_reg_r_1
         : B_sticky_normal_reg_r_2
             ? (|B_sticky_normal_reg_r_3)
             : (|B_sticky_normal_reg_r_4));
  wire [1:0]  _lgs_normal_reg_T_5 = {B_guard_normal_reg, B_rsticky_normal_reg};
  wire [1:0]  _lgs_normal_reg_T_6 =
    EOP_reg ? 2'(~_lgs_normal_reg_T_5 + 2'h1) : _lgs_normal_reg_T_5;
  reg         far_sign_result_reg;
  wire        _far_case_overflow_round_up_T_13 = RDN_reg & far_sign_result_reg;
  wire        far_case_normal_round_up =
    EOP_reg & ~(_lgs_normal_reg_T_6[1]) & ~(_lgs_normal_reg_T_6[0]) | RNE_reg
    & _lgs_normal_reg_T_6[1] & (_U_FS0_io_result[0] | _lgs_normal_reg_T_6[0])
    | _far_case_overflow_round_up_T_13 & (|_lgs_normal_reg_T_6) | RUP_reg
    & ~far_sign_result_reg & (|_lgs_normal_reg_T_6) | RMM_reg & _lgs_normal_reg_T_6[1];
  reg         grs_overflow_r;
  reg         grs_overflow_r_1;
  wire [2:0]  grs_overflow =
    EOP_reg
      ? 3'({grs_overflow_r, 2'h0}
           - {grs_overflow_r_1, B_guard_normal_reg, B_rsticky_normal_reg})
      : {_U_FS0_io_result[0], B_guard_normal_reg, B_rsticky_normal_reg};
  wire        _lgs_overflow_T_4 = grs_overflow[1] | grs_overflow[0];
  wire        far_case_overflow_round_up =
    EOP_reg & ~(grs_overflow[2]) & ~_lgs_overflow_T_4 | RNE_reg & grs_overflow[2]
    & (_U_FS0_io_result[1] | _lgs_overflow_T_4) | _far_case_overflow_round_up_T_13
    & (grs_overflow[2] | _lgs_overflow_T_4) | RUP_reg & ~far_sign_result_reg
    & (grs_overflow[2] | _lgs_overflow_T_4) | RMM_reg & grs_overflow[2];
  reg         far_exponent_result_r;
  reg  [4:0]  far_exponent_result_r_1;
  reg  [4:0]  far_exponent_result_r_2;
  reg         OF_r;
  assign OF =
    OF_r
    & (_U_FS0_io_result[11] | _U_FS1_io_result[11] & _U_FS0_io_result[0]
       & far_case_normal_round_up);
  assign NX =
    (_U_FS0_io_result[11]
       ? (|{grs_overflow[2], _lgs_overflow_T_4})
       : (|_lgs_normal_reg_T_6)) | OF;
  wire [4:0]  E_greater = isEfp_bGreater ? io_fp_b[14:10] : io_fp_a[14:10];
  wire [4:0]  EA = EOP ? 5'(E_greater - 5'h1) : E_greater;
  wire [4:0]  _EA_add1_T = 5'(EA + 5'h1);
  always @(posedge clock) begin
    if (io_fire) begin
      EOP_reg <= EOP;
      RNE_reg <= io_round_mode == 3'h0;
      RTZ_reg <= io_round_mode == 3'h1;
      RDN_reg <= io_round_mode == 3'h2;
      RUP_reg <= io_round_mode == 3'h3;
      RMM_reg <= io_round_mode == 3'h4;
      B_guard_normal_reg <=
        ~absEaSubEb_is_greater
        & (EOP ? ~(far_rshift_widen_result[13]) : far_rshift_widen_result[13]);
      B_round_normal_reg <=
        ~absEaSubEb_is_greater
        & (EOP ? ~(far_rshift_widen_result[12]) : far_rshift_widen_result[12]);
      B_sticky_normal_reg_r <= absEaSubEb_is_greater;
      B_sticky_normal_reg_r_1 <= |(isEfp_bGreater ? significand_fp_a : significand_fp_b);
      B_sticky_normal_reg_r_2 <= EOP;
      B_sticky_normal_reg_r_3 <= ~(far_rshift_widen_result[11:0]);
      B_sticky_normal_reg_r_4 <= far_rshift_widen_result[11:0];
      far_sign_result_reg <= isEfp_bGreater ? efficient_fp_b_sign : io_fp_a[15];
      grs_overflow_r <= A_wire[0];
      grs_overflow_r_1 <= ~(B_wire[0]);
      far_exponent_result_r <= EA == 5'h0;
      far_exponent_result_r_1 <= _EA_add1_T;
      far_exponent_result_r_2 <= EA;
      OF_r <= &_EA_add1_T;
    end
  end // always @(posedge)
  Adder_6 U_Efp_aSubEfp_b (
    .io_a ({io_fp_a[14:11], _GEN}),
    .io_b ({io_fp_b[14:11], _GEN_0}),
    .io_c (_U_Efp_aSubEfp_b_io_c)
  );
  Adder_6 U_Efp_bSubEfp_a (
    .io_a ({io_fp_b[14:11], _GEN_0}),
    .io_b ({io_fp_a[14:11], _GEN}),
    .io_c (_U_Efp_bSubEfp_a_io_c)
  );
  FarShiftRightWithMuxInvFirst_6 U_far_rshift_1 (
    .io_src
      (EOP
         ? {~significand_fp_b, 15'h7FFF}
         : {1'h0, |(io_fp_b[14:10]), io_fp_b[9:0], 14'h0}),
    .io_shiftValue (_U_Efp_aSubEfp_b_io_c[3:0]),
    .io_result     (_U_far_rshift_1_io_result),
    .io_EOP        (EOP)
  );
  FarShiftRightWithMuxInvFirst_6 U_far_rshift_2 (
    .io_src
      (EOP
         ? {~significand_fp_a, 15'h7FFF}
         : {1'h0, |(io_fp_a[14:10]), io_fp_a[9:0], 14'h0}),
    .io_shiftValue (_U_Efp_bSubEfp_a_io_c[3:0]),
    .io_result     (_U_far_rshift_2_io_result),
    .io_EOP        (EOP)
  );
  FarPathAdderF16Pipeline U_FS0 (
    .clock     (clock),
    .io_fire   (io_fire),
    .io_A      (A_wire),
    .io_B      (B_wire),
    .io_result (_U_FS0_io_result)
  );
  FarPathAdderF16Pipeline U_FS1 (
    .clock     (clock),
    .io_fire   (io_fire),
    .io_A      (12'((EOP ? _A_wire_FS1_T : _A_wire_FS1_T_1) + 12'h2)),
    .io_B      (B_wire),
    .io_result (_U_FS1_io_result)
  );
  assign io_fp_c =
    {far_sign_result_reg,
     OF
       ? (RTZ_reg | RDN_reg & ~far_sign_result_reg | RUP_reg & far_sign_result_reg
            ? 15'h7BFF
            : 15'h7C00)
       : {_U_FS0_io_result[11] | _U_FS1_io_result[11] & _U_FS0_io_result[0]
          & far_case_normal_round_up | far_exponent_result_r & _U_FS0_io_result[10]
            ? far_exponent_result_r_1
            : far_exponent_result_r_2,
          (~(_U_FS0_io_result[11])
           & (~(_U_FS0_io_result[0]) & far_case_normal_round_up
              | ~far_case_normal_round_up)
             ? {_U_FS0_io_result[9:1], _U_FS0_io_result[0] ^ far_case_normal_round_up}
             : 10'h0)
            | (~(_U_FS0_io_result[11]) & _U_FS0_io_result[0] & far_case_normal_round_up
                 ? {_U_FS1_io_result[9:1], 1'h0}
                 : 10'h0)
            | (_U_FS0_io_result[11]
               & (~(_U_FS0_io_result[1]) & far_case_overflow_round_up
                  | ~far_case_overflow_round_up)
                 ? {_U_FS0_io_result[10:2],
                    _U_FS0_io_result[1] ^ far_case_overflow_round_up}
                 : 10'h0)
            | (_U_FS0_io_result[11] & _U_FS0_io_result[1] & far_case_overflow_round_up
                 ? _U_FS1_io_result[10:1]
                 : 10'h0)}};
  assign io_fflags = {2'h0, OF, 1'h0, NX};
  assign io_absEaSubEb = absEaSubEb;
  assign io_isEfp_bGreater = isEfp_bGreater;
endmodule

module ClosePathAdderF16Pipeline(
  input  [10:0] io_adder_op0,
  input  [10:0] io_adder_op1,
  output [11:0] io_result
);

  assign io_result = 12'({1'h0, io_adder_op0} - {1'h0, io_adder_op1});
endmodule

module ClosePathAdderF16Pipeline_2(
  input  [10:0] io_adder_op0,
  input  [10:0] io_adder_op1,
  output [11:0] io_result
);

  assign io_result = 12'({io_adder_op0, 1'h0} - {1'h0, io_adder_op1});
endmodule

module CloseShiftLeftWithMux_3(
  input  [11:0] io_src,
  input  [3:0]  io_shiftValue,
  output [11:0] io_result
);

  wire [11:0] _io_result_res_vec_1_T_2 = io_shiftValue[3] ? {io_src[3:0], 8'h0} : io_src;
  wire [11:0] _io_result_res_vec_2_T_2 =
    io_shiftValue[2] ? {_io_result_res_vec_1_T_2[7:0], 4'h0} : _io_result_res_vec_1_T_2;
  wire [11:0] _io_result_res_vec_3_T_2 =
    io_shiftValue[1] ? {_io_result_res_vec_2_T_2[9:0], 2'h0} : _io_result_res_vec_2_T_2;
  assign io_result =
    io_shiftValue[0] ? {_io_result_res_vec_3_T_2[10:0], 1'h0} : _io_result_res_vec_3_T_2;
endmodule

module ClosePathF16Pipeline(
  input         clock,
  input         io_fire,
  input  [15:0] io_fp_a,
  input  [15:0] io_fp_b,
  output [15:0] io_fp_c,
  input  [2:0]  io_round_mode,
  output [4:0]  io_fflags,
  output [11:0] io_CS1
);

  reg         NX_r;
  wire [11:0] _U_Lshift_io_result;
  wire [11:0] _U_CS4_io_result;
  wire [11:0] _U_CS3_io_result;
  wire [11:0] _U_CS2_io_result;
  wire [11:0] _U_CS1_io_result;
  wire [11:0] _U_CS0_io_result;
  wire [10:0] significand_fp_a = {|(io_fp_a[14:10]), io_fp_a[9:0]};
  wire [10:0] significand_fp_b = {|(io_fp_b[14:10]), io_fp_b[9:0]};
  wire [10:0] _U_CS3_io_adder_op1_T = {1'h1, io_fp_a[9:0]};
  wire [10:0] _U_CS3_io_adder_op0_T = {1'h1, io_fp_b[9:0]};
  reg  [10:0] U_CS4_io_adder_op0_r;
  reg  [10:0] U_CS4_io_adder_op1_r;
  reg  [3:0]  lzd_0123_reg;
  reg  [11:0] U_Lshift_io_src_r;
  reg         close_fraction_result_r;
  reg  [4:0]  lshift_result_head_is_one_r;
  wire [4:0]  _EA_sub_value_WIRE = {1'h0, lzd_0123_reg};
  reg  [11:0] lshift_result_head_is_one_r_1;
  reg  [11:0] lshift_result_head_is_one_r_2;
  reg         EA_sub_value_r;
  reg  [4:0]  EA_sub_value_r_1;
  reg  [4:0]  close_exponent_result_r;
  reg         close_sign_result_r;
  wire        RNE = io_round_mode == 3'h0;
  wire        RDN = io_round_mode == 3'h2;
  wire        RUP = io_round_mode == 3'h3;
  wire        RMM = io_round_mode == 3'h4;
  wire        Efp_b_is_greater =
    (io_fp_b[10] ^ io_fp_a[10]) & (io_fp_a[11] ^ io_fp_b[11] ^ ~(io_fp_a[10]));
  wire        exp_is_equal =
    io_fp_a[10] ^ ~(io_fp_b[10]) | (|(io_fp_a[14:10])) ^ (|(io_fp_b[14:10]));
  wire [4:0]  EA = Efp_b_is_greater ? io_fp_b[14:10] : io_fp_a[14:10];
  wire        _mask_Efp_a_onehot_T_2 = io_fp_a[14:10] == 5'h0 | io_fp_a[14:10] == 5'h1;
  wire        _mask_Efp_a_onehot_T_3 = io_fp_a[14:10] == 5'h2;
  wire        _mask_Efp_a_onehot_T_4 = io_fp_a[14:10] == 5'h3;
  wire        _mask_Efp_a_onehot_T_5 = io_fp_a[14:10] == 5'h4;
  wire        _mask_Efp_a_onehot_T_6 = io_fp_a[14:10] == 5'h5;
  wire        _mask_Efp_a_onehot_T_7 = io_fp_a[14:10] == 5'h6;
  wire        _mask_Efp_a_onehot_T_8 = io_fp_a[14:10] == 5'h7;
  wire        _mask_Efp_a_onehot_T_9 = io_fp_a[14:10] == 5'h8;
  wire        _mask_Efp_a_onehot_T_10 = io_fp_a[14:10] == 5'h9;
  wire        _mask_Efp_a_onehot_T_11 = io_fp_a[14:10] == 5'hA;
  wire        _mask_Efp_a_onehot_T_12 = io_fp_a[14:10] == 5'hB;
  wire        _mask_Efp_b_onehot_T_2 = io_fp_b[14:10] == 5'h0 | io_fp_b[14:10] == 5'h1;
  wire        _mask_Efp_b_onehot_T_3 = io_fp_b[14:10] == 5'h2;
  wire        _mask_Efp_b_onehot_T_4 = io_fp_b[14:10] == 5'h3;
  wire        _mask_Efp_b_onehot_T_5 = io_fp_b[14:10] == 5'h4;
  wire        _mask_Efp_b_onehot_T_6 = io_fp_b[14:10] == 5'h5;
  wire        _mask_Efp_b_onehot_T_7 = io_fp_b[14:10] == 5'h6;
  wire        _mask_Efp_b_onehot_T_8 = io_fp_b[14:10] == 5'h7;
  wire        _mask_Efp_b_onehot_T_9 = io_fp_b[14:10] == 5'h8;
  wire        _mask_Efp_b_onehot_T_10 = io_fp_b[14:10] == 5'h9;
  wire        _mask_Efp_b_onehot_T_11 = io_fp_b[14:10] == 5'hA;
  wire        _mask_Efp_b_onehot_T_12 = io_fp_b[14:10] == 5'hB;
  wire        CS2_round_up =
    io_fp_b[0]
    & (RUP & ~(io_fp_a[15]) | RDN & io_fp_a[15] | RNE & _U_CS2_io_result[1]
       & _U_CS2_io_result[0] | RMM);
  wire        CS3_round_up =
    io_fp_a[0]
    & (RUP & io_fp_a[15] | RDN & ~(io_fp_a[15]) | RNE & _U_CS3_io_result[1]
       & _U_CS3_io_result[0] | RMM);
  wire        sel_CS0 = exp_is_equal & ~(_U_CS0_io_result[11]);
  wire        sel_CS1 = exp_is_equal & _U_CS0_io_result[11];
  wire        sel_CS2 =
    ~exp_is_equal & ~Efp_b_is_greater
    & (~(_U_CS2_io_result[11]) | ~(_U_CS2_io_result[0]) | ~CS2_round_up);
  wire        sel_CS3 =
    ~exp_is_equal & Efp_b_is_greater
    & (~(_U_CS3_io_result[11]) | ~(_U_CS3_io_result[0]) | ~CS3_round_up);
  wire        sel_CS4 =
    ~exp_is_equal
    & (~Efp_b_is_greater & _U_CS2_io_result[11] & _U_CS2_io_result[0] & CS2_round_up
       | Efp_b_is_greater & _U_CS3_io_result[11] & _U_CS3_io_result[0] & CS3_round_up);
  wire [11:0] CS_0123_result =
    (sel_CS0 ? {_U_CS0_io_result[10:0], 1'h0} : 12'h0)
    | (sel_CS1 ? {_U_CS1_io_result[10:0], 1'h0} : 12'h0)
    | (sel_CS2 ? _U_CS2_io_result : 12'h0) | (sel_CS3 ? _U_CS3_io_result : 12'h0);
  wire [11:0] mask_onehot =
    (sel_CS0
       ? {_mask_Efp_a_onehot_T_2,
          _mask_Efp_a_onehot_T_3,
          _mask_Efp_a_onehot_T_4,
          _mask_Efp_a_onehot_T_5,
          _mask_Efp_a_onehot_T_6,
          _mask_Efp_a_onehot_T_7,
          _mask_Efp_a_onehot_T_8,
          _mask_Efp_a_onehot_T_9,
          _mask_Efp_a_onehot_T_10,
          _mask_Efp_a_onehot_T_11,
          _mask_Efp_a_onehot_T_12,
          1'h1}
       : 12'h0)
    | (sel_CS1
         ? {_mask_Efp_b_onehot_T_2,
            _mask_Efp_b_onehot_T_3,
            _mask_Efp_b_onehot_T_4,
            _mask_Efp_b_onehot_T_5,
            _mask_Efp_b_onehot_T_6,
            _mask_Efp_b_onehot_T_7,
            _mask_Efp_b_onehot_T_8,
            _mask_Efp_b_onehot_T_9,
            _mask_Efp_b_onehot_T_10,
            _mask_Efp_b_onehot_T_11,
            _mask_Efp_b_onehot_T_12,
            1'h1}
         : 12'h0)
    | (sel_CS2
         ? {_mask_Efp_a_onehot_T_2,
            _mask_Efp_a_onehot_T_3,
            _mask_Efp_a_onehot_T_4,
            _mask_Efp_a_onehot_T_5,
            _mask_Efp_a_onehot_T_6,
            _mask_Efp_a_onehot_T_7,
            _mask_Efp_a_onehot_T_8,
            _mask_Efp_a_onehot_T_9,
            _mask_Efp_a_onehot_T_10,
            _mask_Efp_a_onehot_T_11,
            _mask_Efp_a_onehot_T_12,
            io_fp_a[14:10] == 5'hC}
         : 12'h0)
    | (sel_CS3
         ? {_mask_Efp_b_onehot_T_2,
            _mask_Efp_b_onehot_T_3,
            _mask_Efp_b_onehot_T_4,
            _mask_Efp_b_onehot_T_5,
            _mask_Efp_b_onehot_T_6,
            _mask_Efp_b_onehot_T_7,
            _mask_Efp_b_onehot_T_8,
            _mask_Efp_b_onehot_T_9,
            _mask_Efp_b_onehot_T_10,
            _mask_Efp_b_onehot_T_11,
            _mask_Efp_b_onehot_T_12,
            io_fp_b[14:10] == 5'hC}
         : 12'h0);
  wire [11:0] priority_mask = CS_0123_result | mask_onehot;
  always @(posedge clock) begin
    if (io_fire) begin
      U_CS4_io_adder_op0_r <= Efp_b_is_greater ? significand_fp_b : significand_fp_a;
      U_CS4_io_adder_op1_r <=
        {1'h0,
         Efp_b_is_greater
           ? {|(io_fp_a[14:10]), io_fp_a[9:1]}
           : {|(io_fp_b[14:10]), io_fp_b[9:1]}};
      lzd_0123_reg <=
        priority_mask[11]
          ? 4'h0
          : priority_mask[10]
              ? 4'h1
              : priority_mask[9]
                  ? 4'h2
                  : priority_mask[8]
                      ? 4'h3
                      : priority_mask[7]
                          ? 4'h4
                          : priority_mask[6]
                              ? 4'h5
                              : priority_mask[5]
                                  ? 4'h6
                                  : priority_mask[4]
                                      ? 4'h7
                                      : priority_mask[3]
                                          ? 4'h8
                                          : priority_mask[2]
                                              ? 4'h9
                                              : priority_mask[1]
                                                  ? 4'hA
                                                  : priority_mask[0] ? 4'hB : 4'hC;
      U_Lshift_io_src_r <= CS_0123_result;
      NX_r <=
        (sel_CS2 & _U_CS2_io_result[11] & _U_CS2_io_result[0] & ~CS2_round_up | sel_CS3
         & _U_CS3_io_result[11] & _U_CS3_io_result[0] & ~CS3_round_up | sel_CS4)
        & (Efp_b_is_greater
             ? (|(io_fp_a[14:10])) & io_fp_a[0]
             : (|(io_fp_b[14:10])) & io_fp_b[0]);
      close_fraction_result_r <= sel_CS4;
      lshift_result_head_is_one_r <= 5'(EA - 5'h1);
      lshift_result_head_is_one_r_1 <= CS_0123_result;
      lshift_result_head_is_one_r_2 <= mask_onehot & CS_0123_result;
      EA_sub_value_r <= sel_CS4;
      EA_sub_value_r_1 <= EA;
      close_exponent_result_r <= EA;
      close_sign_result_r <=
        sel_CS0 & exp_is_equal & (_U_CS0_io_result[11] | _U_CS1_io_result[11])
        & io_fp_a[15] | sel_CS0 & exp_is_equal & ~(_U_CS0_io_result[11])
        & ~(_U_CS1_io_result[11]) & RDN | sel_CS1 & ~(io_fp_a[15]) | sel_CS2 & io_fp_a[15]
        | sel_CS3 & ~(io_fp_a[15]) | sel_CS4 & (Efp_b_is_greater ^ io_fp_a[15]);
    end
  end // always @(posedge)
  ClosePathAdderF16Pipeline U_CS0 (
    .io_adder_op0 (significand_fp_a),
    .io_adder_op1 (significand_fp_b),
    .io_result    (_U_CS0_io_result)
  );
  ClosePathAdderF16Pipeline U_CS1 (
    .io_adder_op0 (significand_fp_b),
    .io_adder_op1 (significand_fp_a),
    .io_result    (_U_CS1_io_result)
  );
  ClosePathAdderF16Pipeline_2 U_CS2 (
    .io_adder_op0 (_U_CS3_io_adder_op1_T),
    .io_adder_op1 (_U_CS3_io_adder_op0_T),
    .io_result    (_U_CS2_io_result)
  );
  ClosePathAdderF16Pipeline_2 U_CS3 (
    .io_adder_op0 (_U_CS3_io_adder_op0_T),
    .io_adder_op1 (_U_CS3_io_adder_op1_T),
    .io_result    (_U_CS3_io_result)
  );
  ClosePathAdderF16Pipeline U_CS4 (
    .io_adder_op0 (U_CS4_io_adder_op0_r),
    .io_adder_op1 (U_CS4_io_adder_op1_r),
    .io_result    (_U_CS4_io_result)
  );
  CloseShiftLeftWithMux_3 U_Lshift (
    .io_src        (U_Lshift_io_src_r),
    .io_shiftValue (lzd_0123_reg),
    .io_result     (_U_Lshift_io_result)
  );
  assign io_fp_c =
    {close_sign_result_r,
     5'(close_exponent_result_r
        - (EA_sub_value_r
             ? 5'h0
             : lshift_result_head_is_one_r > _EA_sub_value_WIRE
               & (|lshift_result_head_is_one_r_1) | (|lshift_result_head_is_one_r_2)
                 ? _EA_sub_value_WIRE
                 : EA_sub_value_r_1)),
     close_fraction_result_r ? _U_CS4_io_result[9:0] : _U_Lshift_io_result[10:1]};
  assign io_fflags = {4'h0, NX_r};
  assign io_CS1 = _U_CS1_io_result;
endmodule

module FloatAdderF16Pipeline(
  input         clock,
  input         io_fire,
  input  [15:0] io_fp_a,
  input  [15:0] io_fp_b,
  output [15:0] io_fp_c,
  input         io_is_sub,
  input         io_mask,
  input  [2:0]  io_round_mode,
  output [4:0]  io_fflags,
  input  [4:0]  io_op_code,
  input         io_fp_aIsFpCanonicalNAN,
  input         io_fp_bIsFpCanonicalNAN,
  input  [1:0]  io_maskForReduction
);

  wire [15:0] _U_close_path_io_fp_c;
  wire [4:0]  _U_close_path_io_fflags;
  wire [11:0] _U_close_path_io_CS1;
  wire [15:0] _U_far_path_io_fp_c;
  wire [4:0]  _U_far_path_io_fflags;
  wire [4:0]  _U_far_path_io_absEaSubEb;
  wire        _U_far_path_io_isEfp_bGreater;
  reg         r;
  reg         r_1;
  reg         float_adder_fflags_r;
  reg         r_2;
  reg         r_3;
  reg         float_adder_result_r;
  reg         float_adder_result_r_1;
  reg         io_fp_c_r;
  reg  [15:0] io_fp_c_r_1;
  reg         io_fflags_r;
  reg  [4:0]  io_fflags_r_1;
  wire        EOP = io_fp_a[15] ^ io_is_sub ^ io_fp_b[15];
  wire        is_far_path =
    ~EOP | (|(_U_far_path_io_absEaSubEb[4:1])) | _U_far_path_io_absEaSubEb == 5'h1
    & ((|(io_fp_a[14:10])) ^ (|(io_fp_b[14:10])));
  wire        fp_a_is_NAN =
    io_fp_aIsFpCanonicalNAN | (&(io_fp_a[14:10])) & (|(io_fp_a[9:0]));
  wire        fp_a_is_SNAN =
    ~io_fp_aIsFpCanonicalNAN & (&(io_fp_a[14:10])) & (|(io_fp_a[9:0])) & ~(io_fp_a[9]);
  wire        fp_b_is_NAN =
    io_fp_bIsFpCanonicalNAN | (&(io_fp_b[14:10])) & (|(io_fp_b[9:0]));
  wire        fp_b_is_SNAN =
    ~io_fp_bIsFpCanonicalNAN & (&(io_fp_b[14:10])) & (|(io_fp_b[9:0])) & ~(io_fp_b[9]);
  wire        fp_a_is_infinite =
    ~io_fp_aIsFpCanonicalNAN & (&(io_fp_a[14:10])) & ~(|(io_fp_a[9:0]));
  wire        fp_b_is_infinite =
    ~io_fp_bIsFpCanonicalNAN & (&(io_fp_b[14:10])) & ~(|(io_fp_b[9:0]));
  wire        _fflags_NV_stage0_T_4 = fp_a_is_SNAN | fp_b_is_SNAN;
  wire        _GEN = EOP & fp_a_is_infinite & fp_b_is_infinite;
  wire        _fflags_NV_stage0_T_10 = fp_a_is_NAN | fp_b_is_NAN;
  wire        fp_a_is_zero =
    ~io_fp_aIsFpCanonicalNAN & ~(|(io_fp_a[14:10])) & ~(|(io_fp_a[9:0]));
  wire        fp_b_is_zero =
    ~io_fp_bIsFpCanonicalNAN & ~(|(io_fp_b[14:10])) & ~(|(io_fp_b[9:0]));
  wire        is_min = io_op_code == 5'h2;
  wire        is_max = io_op_code == 5'h3;
  wire        is_feq = io_op_code == 5'h9;
  wire        is_fne = io_op_code == 5'hA;
  wire        is_flt = io_op_code == 5'hB;
  wire        is_fle = io_op_code == 5'hC;
  wire        is_fgt = io_op_code == 5'hD;
  wire        is_fge = io_op_code == 5'hE;
  wire        is_fsum_ure = io_op_code == 5'h1A;
  wire        is_fmin_re = io_op_code == 5'h14;
  wire        is_fmax_re = io_op_code == 5'h15;
  wire        is_fsum_ore = io_op_code == 5'h16;
  wire        fp_b_exponent_is_equal = io_fp_a[14:10] == io_fp_b[14:10];
  wire        fp_b_significand_is_greater =
    ~(_U_close_path_io_CS1[11]) & io_fp_a[9:0] != io_fp_b[9:0];
  wire        fp_b_significand_is_equal = io_fp_a[9:0] == io_fp_b[9:0];
  wire        _fp_b_is_equal_T_2 = fp_b_is_zero & fp_a_is_zero;
  wire        fp_b_is_greater =
    ~(io_fp_b[15])
    & (io_fp_a[15] & ~_fp_b_is_equal_T_2 | _U_far_path_io_isEfp_bGreater
       | fp_b_exponent_is_equal & fp_b_significand_is_greater) | io_fp_b[15] & io_fp_a[15]
    & (~_U_far_path_io_isEfp_bGreater & ~fp_b_exponent_is_equal | fp_b_exponent_is_equal
       & ~fp_b_significand_is_greater & ~fp_b_significand_is_equal);
  wire        fp_b_is_equal =
    io_fp_a[15] == io_fp_b[15] & fp_b_exponent_is_equal & fp_b_significand_is_equal
    | _fp_b_is_equal_T_2;
  wire        fp_b_is_less = ~fp_b_is_greater & ~fp_b_is_equal;
  wire [15:0] fp_aFix = io_fp_aIsFpCanonicalNAN ? 16'h7E00 : io_fp_a;
  wire [15:0] fp_bFix = io_fp_bIsFpCanonicalNAN ? 16'h7E00 : io_fp_b;
  wire        _result_max_T_7 = fp_a_is_NAN & fp_b_is_NAN;
  wire        _GEN_0 = fp_a_is_NAN | fp_b_is_NAN;
  wire [15:0] _result_min_T_19 =
    (_GEN_0
       ? 16'h0
       : fp_b_is_less | io_fp_b[15] & fp_b_is_zero & fp_a_is_zero ? io_fp_b : io_fp_a)
    | (~fp_a_is_NAN & fp_b_is_NAN ? io_fp_a : 16'h0)
    | (fp_a_is_NAN & ~fp_b_is_NAN ? io_fp_b : 16'h0)
    | (_result_max_T_7 ? 16'h7E00 : 16'h0);
  wire [15:0] _result_max_T_21 =
    (_GEN_0
       ? 16'h0
       : fp_b_is_greater | ~(io_fp_b[15]) & fp_b_is_zero & fp_a_is_zero
           ? io_fp_b
           : io_fp_a) | (~fp_a_is_NAN & fp_b_is_NAN ? io_fp_a : 16'h0)
    | (fp_a_is_NAN & ~fp_b_is_NAN ? io_fp_b : 16'h0)
    | (_result_max_T_7 ? 16'h7E00 : 16'h0);
  wire        _result_feq_T_1 = ~_fflags_NV_stage0_T_10 & fp_b_is_equal;
  wire        _result_fclass_T_7 = io_fp_a[15] & ~(|(io_fp_a[14:10]));
  wire        is_fsum_ure_notmasked = is_fsum_ure & (&io_maskForReduction);
  wire        is_fsum_ore_notmasked = is_fsum_ore & io_maskForReduction[0];
  wire        _result_fmin_re_T = io_maskForReduction == 2'h0;
  wire [15:0] re_masked_one_out = io_maskForReduction[0] ? io_fp_a : io_fp_b;
  wire        _io_fflags_T = io_op_code == 5'h0 | io_op_code == 5'h1;
  always @(posedge clock) begin
    if (io_fire) begin
      r <= _fflags_NV_stage0_T_4 | _GEN;
      r_1 <= fp_a_is_NAN | fp_b_is_NAN | fp_a_is_infinite | fp_b_is_infinite;
      float_adder_fflags_r <= is_far_path;
      r_2 <= _fflags_NV_stage0_T_10 | _GEN;
      r_3 <= fp_a_is_infinite | fp_b_is_infinite;
      float_adder_result_r <= fp_a_is_infinite ? io_fp_a[15] : io_is_sub ^ io_fp_b[15];
      float_adder_result_r_1 <= is_far_path;
      io_fp_c_r <= _io_fflags_T | is_fsum_ure_notmasked | is_fsum_ore_notmasked;
      io_fp_c_r_1 <=
        (is_min ? _result_min_T_19 : 16'h0) | (is_max ? _result_max_T_21 : 16'h0)
        | (is_feq ? {15'h0, _result_feq_T_1} : 16'h0)
        | (is_fne ? {15'h0, ~_result_feq_T_1} : 16'h0)
        | (is_flt ? {15'h0, ~_fflags_NV_stage0_T_10 & fp_b_is_greater} : 16'h0)
        | (is_fle
             ? {15'h0, ~_fflags_NV_stage0_T_10 & (fp_b_is_greater | fp_b_is_equal)}
             : 16'h0) | (is_fgt ? {15'h0, ~_fflags_NV_stage0_T_10 & fp_b_is_less} : 16'h0)
        | (is_fge
             ? {15'h0, ~_fflags_NV_stage0_T_10 & (fp_b_is_less | fp_b_is_equal)}
             : 16'h0) | (io_op_code == 5'h6 ? {fp_bFix[15], fp_aFix[14:0]} : 16'h0)
        | (io_op_code == 5'h7 ? {~(fp_bFix[15]), fp_aFix[14:0]} : 16'h0)
        | (io_op_code == 5'h8 ? {fp_bFix[15] ^ fp_aFix[15], fp_aFix[14:0]} : 16'h0)
        | (io_op_code == 5'hF
             ? {6'h0,
                io_fp_aIsFpCanonicalNAN
                  ? 10'h200
                  : {fp_a_is_NAN & ~fp_a_is_SNAN,
                     fp_a_is_SNAN,
                     ~(io_fp_a[15]) & fp_a_is_infinite,
                     ~(io_fp_a[15]) & (|(io_fp_a[14:10])) & ~(&(io_fp_a[14:10])),
                     ~(io_fp_a[15]) & ~(|(io_fp_a[14:10])) & (|(io_fp_a[9:0])),
                     ~(io_fp_a[15]) & ~(|(io_fp_a[14:10])) & ~(|(io_fp_a[9:0])),
                     _result_fclass_T_7 & ~(|(io_fp_a[9:0])),
                     _result_fclass_T_7 & (|(io_fp_a[9:0])),
                     io_fp_a[15] & (|(io_fp_a[14:10])) & ~(&(io_fp_a[14:10])),
                     io_fp_a[15] & fp_a_is_infinite}}
             : 16'h0) | (io_op_code == 5'h4 ? (io_mask ? fp_bFix : fp_aFix) : 16'h0)
        | (io_op_code == 5'h5 | io_op_code == 5'h11 | io_op_code == 5'h12
             ? fp_bFix
             : 16'h0)
        | (is_fsum_ure & ~(&io_maskForReduction)
             ? (_result_fmin_re_T
                  ? {io_round_mode != 3'h2, 15'h0}
                  : io_maskForReduction[0] ? io_fp_a : io_fp_b)
             : 16'h0)
        | (is_fmax_re
             ? (_result_fmin_re_T
                  ? 16'h7E00
                  : (&io_maskForReduction) ? _result_max_T_21 : re_masked_one_out)
             : 16'h0)
        | (is_fmin_re
             ? (_result_fmin_re_T
                  ? 16'h7E00
                  : (&io_maskForReduction) ? _result_min_T_19 : re_masked_one_out)
             : 16'h0)
        | (is_fsum_ore & ~(io_maskForReduction[0]) & ~(io_maskForReduction[0])
             ? io_fp_b
             : 16'h0);
      io_fflags_r <= _io_fflags_T | is_fsum_ure_notmasked | is_fsum_ore_notmasked;
      io_fflags_r_1 <=
        {(is_min | is_max) & _fflags_NV_stage0_T_4 | (is_feq | is_fne)
           & _fflags_NV_stage0_T_4 | (is_flt | is_fle | is_fgt | is_fge)
           & _fflags_NV_stage0_T_10 | (is_fmax_re | is_fmin_re)
           & (io_maskForReduction[0] & fp_a_is_SNAN | io_maskForReduction[1]
              & fp_b_is_SNAN),
         4'h0};
    end
  end // always @(posedge)
  FarPathF16Pipeline U_far_path (
    .clock             (clock),
    .io_fire           (io_fire),
    .io_fp_a           (io_fp_a),
    .io_fp_b           (io_fp_b),
    .io_fp_c           (_U_far_path_io_fp_c),
    .io_is_sub         (io_is_sub),
    .io_round_mode     (io_round_mode),
    .io_fflags         (_U_far_path_io_fflags),
    .io_absEaSubEb     (_U_far_path_io_absEaSubEb),
    .io_isEfp_bGreater (_U_far_path_io_isEfp_bGreater)
  );
  ClosePathF16Pipeline U_close_path (
    .clock         (clock),
    .io_fire       (io_fire),
    .io_fp_a       (io_fp_a),
    .io_fp_b       (io_fp_b),
    .io_fp_c       (_U_close_path_io_fp_c),
    .io_round_mode (io_round_mode),
    .io_fflags     (_U_close_path_io_fflags),
    .io_CS1        (_U_close_path_io_CS1)
  );
  assign io_fp_c =
    io_fp_c_r
      ? (r_2
           ? 16'h7E00
           : r_3
               ? {float_adder_result_r, 15'h7C00}
               : float_adder_result_r_1 ? _U_far_path_io_fp_c : _U_close_path_io_fp_c)
      : io_fp_c_r_1;
  assign io_fflags =
    io_fflags_r
      ? (r
           ? 5'h10
           : r_1
               ? 5'h0
               : float_adder_fflags_r ? _U_far_path_io_fflags : _U_close_path_io_fflags)
      : io_fflags_r_1;
endmodule

module VectorFloatAdder(
  input          clock,
  input          reset,
  input          io_fire,
  input  [63:0]  io_fp_a,
  input  [63:0]  io_fp_b,
  input  [63:0]  io_widen_a,
  input  [63:0]  io_widen_b,
  input  [63:0]  io_frs1,
  input          io_is_frs1,
  input  [3:0]   io_mask,
  input          io_uop_idx,
  input          io_is_vec,
  input  [2:0]   io_round_mode,
  input  [1:0]   io_fp_format,
  input          io_opb_widening,
  input          io_res_widening,
  input  [4:0]   io_op_code,
  input          io_fp_aIsFpCanonicalNAN,
  input          io_fp_bIsFpCanonicalNAN,
  input  [7:0]   io_maskForReduction,
  input          io_is_vfwredosum,
  input  [2:0]   io_is_fold,
  input  [127:0] io_vs2_fold,
  output [63:0]  io_fp_result,
  output [19:0]  io_fflags
);

  wire [15:0] _U_F16_3_io_fp_c;
  wire [4:0]  _U_F16_3_io_fflags;
  wire [15:0] _U_F16_1_io_fp_c;
  wire [4:0]  _U_F16_1_io_fflags;
  wire [63:0] _U_F64_Widen_0_io_fp_c;
  wire [4:0]  _U_F64_Widen_0_io_fflags;
  wire [31:0] _U_F32_Mixed_1_io_fp_c;
  wire [4:0]  _U_F32_Mixed_1_io_fflags;
  wire [31:0] _U_F32_Mixed_0_io_fp_c;
  wire [4:0]  _U_F32_Mixed_0_io_fflags;
  wire [31:0] _U_Widen_Fotmat_32_fold_io_widen_a_f32_0;
  wire [63:0] _U_Widen_Fotmat_64_fold_io_widen_a_f64;
  wire [31:0] _U_Widen_Fotmat_io_widen_a_f32_0;
  wire [31:0] _U_Widen_Fotmat_io_widen_b_f32_0;
  wire [31:0] _U_Widen_Fotmat_io_widen_a_f32_1;
  wire [31:0] _U_Widen_Fotmat_io_widen_b_f32_1;
  wire [63:0] _U_Widen_Fotmat_io_widen_a_f64;
  wire [63:0] _U_Widen_Fotmat_io_widen_b_f64;
  wire [1:0]  _fp_format_T = 2'(io_fp_format - 2'h1);
  wire [31:0] _f32_0_fp_a_T_13 =
    (io_is_fold[0] ? io_vs2_fold[95:64] : 32'h0)
    | (io_is_fold[1] ? io_vs2_fold[63:32] : 32'h0);
  wire        _U_F32_Mixed_1_io_maskForReduction_T = _fp_format_T == 2'h1;
  reg         is_vec_reg;
  reg  [1:0]  fp_format_reg;
  wire        res_is_f16 = fp_format_reg == 2'h1;
  wire        res_is_f32 = fp_format_reg == 2'h2;
  wire [15:0] _fp_f16_result_T_4 = {16{is_vec_reg}};
  wire        _io_fflags_T_3 = is_vec_reg & res_is_f16;
  always @(posedge clock) begin
    if (io_fire) begin
      is_vec_reg <= io_is_vec;
      fp_format_reg <= io_fp_format;
    end
  end // always @(posedge)
  FloatAdderWidenFormat U_Widen_Fotmat (
    .io_widen_a       (io_widen_a),
    .io_widen_b       (io_widen_b),
    .io_frs1          (io_frs1),
    .io_uop_idx       (io_uop_idx),
    .io_is_frs1       (io_is_frs1),
    .io_widen_a_f32_0 (_U_Widen_Fotmat_io_widen_a_f32_0),
    .io_widen_b_f32_0 (_U_Widen_Fotmat_io_widen_b_f32_0),
    .io_widen_a_f32_1 (_U_Widen_Fotmat_io_widen_a_f32_1),
    .io_widen_b_f32_1 (_U_Widen_Fotmat_io_widen_b_f32_1),
    .io_widen_a_f64   (_U_Widen_Fotmat_io_widen_a_f64),
    .io_widen_b_f64   (_U_Widen_Fotmat_io_widen_b_f64)
  );
  FloatAdderWidenFormat U_Widen_Fotmat_64_fold (
    .io_widen_a       (io_vs2_fold[127:64]),
    .io_widen_b       (64'h0),
    .io_frs1          (64'h0),
    .io_uop_idx       (1'h0),
    .io_is_frs1       (1'h0),
    .io_widen_a_f32_0 (/* unused */),
    .io_widen_b_f32_0 (/* unused */),
    .io_widen_a_f32_1 (/* unused */),
    .io_widen_b_f32_1 (/* unused */),
    .io_widen_a_f64   (_U_Widen_Fotmat_64_fold_io_widen_a_f64),
    .io_widen_b_f64   (/* unused */)
  );
  FloatAdderWidenFormat U_Widen_Fotmat_32_fold (
    .io_widen_a       ({32'h0, io_vs2_fold[63:32]}),
    .io_widen_b       (64'h0),
    .io_frs1          (64'h0),
    .io_uop_idx       (1'h0),
    .io_is_frs1       (1'h0),
    .io_widen_a_f32_0 (_U_Widen_Fotmat_32_fold_io_widen_a_f32_0),
    .io_widen_b_f32_0 (/* unused */),
    .io_widen_a_f32_1 (/* unused */),
    .io_widen_b_f32_1 (/* unused */),
    .io_widen_a_f64   (/* unused */),
    .io_widen_b_f64   (/* unused */)
  );
  FloatAdderF32WidenF16MixedPipeline U_F32_Mixed_0 (
    .clock                   (clock),
    .io_fire                 (io_fire),
    .io_fp_a
      ({_f32_0_fp_a_T_13[31:16],
        _f32_0_fp_a_T_13[15:0] | (io_is_fold[2] ? io_vs2_fold[31:16] : 16'h0)}
       | ((|io_is_fold) ? 32'h0 : io_fp_a[31:0])),
    .io_fp_b                 (io_is_frs1 ? io_frs1[31:0] : io_fp_b[31:0]),
    .io_widen_a
      (io_is_fold[1]
         ? _U_Widen_Fotmat_32_fold_io_widen_a_f32_0
         : _U_Widen_Fotmat_io_widen_a_f32_0),
    .io_widen_b              (_U_Widen_Fotmat_io_widen_b_f32_0),
    .io_fp_c                 (_U_F32_Mixed_0_io_fp_c),
    .io_is_sub               (io_op_code[0]),
    .io_mask                 (io_mask[0]),
    .io_round_mode           (io_round_mode),
    .io_fflags               (_U_F32_Mixed_0_io_fflags),
    .io_fp_format            (_fp_format_T),
    .io_opb_widening         (io_opb_widening),
    .io_res_widening         (io_res_widening),
    .io_op_code              (io_op_code),
    .io_fp_aIsFpCanonicalNAN (io_fp_aIsFpCanonicalNAN),
    .io_fp_bIsFpCanonicalNAN (io_fp_bIsFpCanonicalNAN),
    .io_maskForReduction     ({io_maskForReduction[4], io_maskForReduction[0]}),
    .io_is_vfwredosum        (io_is_vfwredosum)
  );
  FloatAdderF32WidenF16MixedPipeline U_F32_Mixed_1 (
    .clock                   (clock),
    .io_fire                 (io_fire),
    .io_fp_a
      ((io_is_fold[0] ? io_vs2_fold[127:96] : 32'h0)
       | ((|io_is_fold) ? 32'h0 : io_fp_a[63:32])),
    .io_fp_b                 (io_is_frs1 ? io_frs1[31:0] : io_fp_b[63:32]),
    .io_widen_a              (_U_Widen_Fotmat_io_widen_a_f32_1),
    .io_widen_b              (_U_Widen_Fotmat_io_widen_b_f32_1),
    .io_fp_c                 (_U_F32_Mixed_1_io_fp_c),
    .io_is_sub               (io_op_code[0]),
    .io_mask
      (_U_F32_Mixed_1_io_maskForReduction_T ? io_mask[1] : io_mask[2]),
    .io_round_mode           (io_round_mode),
    .io_fflags               (_U_F32_Mixed_1_io_fflags),
    .io_fp_format            (_fp_format_T),
    .io_opb_widening         (io_opb_widening),
    .io_res_widening         (io_res_widening),
    .io_op_code              (io_op_code),
    .io_fp_aIsFpCanonicalNAN (io_fp_aIsFpCanonicalNAN),
    .io_fp_bIsFpCanonicalNAN (io_fp_bIsFpCanonicalNAN),
    .io_maskForReduction
      (_U_F32_Mixed_1_io_maskForReduction_T
         ? {io_maskForReduction[5], io_maskForReduction[1]}
         : {io_maskForReduction[6], io_maskForReduction[2]}),
    .io_is_vfwredosum        (io_is_vfwredosum)
  );
  FloatAdderF64WidenPipeline U_F64_Widen_0 (
    .clock                   (clock),
    .io_fire                 (io_fire),
    .io_fp_a                 (io_is_fold[0] ? io_vs2_fold[127:64] : io_fp_a),
    .io_fp_b                 (io_is_frs1 ? io_frs1 : io_fp_b),
    .io_widen_a
      (io_is_fold[0]
         ? _U_Widen_Fotmat_64_fold_io_widen_a_f64
         : _U_Widen_Fotmat_io_widen_a_f64),
    .io_widen_b              (_U_Widen_Fotmat_io_widen_b_f64),
    .io_fp_c                 (_U_F64_Widen_0_io_fp_c),
    .io_mask                 (io_mask[0]),
    .io_is_sub               (io_op_code[0]),
    .io_round_mode           (io_round_mode),
    .io_fflags               (_U_F64_Widen_0_io_fflags),
    .io_opb_widening         (io_opb_widening),
    .io_res_widening         (io_res_widening),
    .io_op_code              (io_op_code),
    .io_fp_aIsFpCanonicalNAN (io_fp_aIsFpCanonicalNAN),
    .io_fp_bIsFpCanonicalNAN (io_fp_bIsFpCanonicalNAN),
    .io_maskForReduction     ({io_maskForReduction[4], io_maskForReduction[0]}),
    .io_is_vfwredosum        (io_is_vfwredosum)
  );
  FloatAdderF16Pipeline U_F16_1 (
    .clock                   (clock),
    .io_fire                 (io_fire),
    .io_fp_a
      (io_is_fold[1]
         ? io_vs2_fold[63:48]
         : io_is_fold[0] ? io_vs2_fold[95:80] : io_fp_a[31:16]),
    .io_fp_b                 (io_is_frs1 ? io_frs1[15:0] : io_fp_b[31:16]),
    .io_fp_c                 (_U_F16_1_io_fp_c),
    .io_is_sub               (io_op_code[0]),
    .io_mask                 (io_mask[1]),
    .io_round_mode           (io_round_mode),
    .io_fflags               (_U_F16_1_io_fflags),
    .io_op_code              (io_op_code),
    .io_fp_aIsFpCanonicalNAN (io_fp_aIsFpCanonicalNAN),
    .io_fp_bIsFpCanonicalNAN (io_fp_bIsFpCanonicalNAN),
    .io_maskForReduction     ({io_maskForReduction[5], io_maskForReduction[1]})
  );
  FloatAdderF16Pipeline U_F16_3 (
    .clock                   (clock),
    .io_fire                 (io_fire),
    .io_fp_a                 (io_is_fold[0] ? io_vs2_fold[127:112] : io_fp_a[63:48]),
    .io_fp_b                 (io_is_frs1 ? io_frs1[15:0] : io_fp_b[63:48]),
    .io_fp_c                 (_U_F16_3_io_fp_c),
    .io_is_sub               (io_op_code[0]),
    .io_mask                 (io_mask[3]),
    .io_round_mode           (io_round_mode),
    .io_fflags               (_U_F16_3_io_fflags),
    .io_op_code              (io_op_code),
    .io_fp_aIsFpCanonicalNAN (io_fp_aIsFpCanonicalNAN),
    .io_fp_bIsFpCanonicalNAN (io_fp_bIsFpCanonicalNAN),
    .io_maskForReduction     ({io_maskForReduction[7], io_maskForReduction[3]})
  );
  assign io_fp_result =
    (res_is_f16
       ? {_fp_f16_result_T_4 & _U_F16_3_io_fp_c,
          _fp_f16_result_T_4 & _U_F32_Mixed_1_io_fp_c[15:0],
          _fp_f16_result_T_4 & _U_F16_1_io_fp_c,
          _U_F32_Mixed_0_io_fp_c[15:0]}
       : 64'h0)
    | (res_is_f32
         ? {{32{is_vec_reg}} & _U_F32_Mixed_1_io_fp_c, _U_F32_Mixed_0_io_fp_c}
         : 64'h0) | ((&fp_format_reg) ? _U_F64_Widen_0_io_fp_c : 64'h0);
  assign io_fflags =
    {{5{_io_fflags_T_3}} & _U_F16_3_io_fflags,
     {5{_io_fflags_T_3}} & _U_F32_Mixed_1_io_fflags,
     {5{is_vec_reg & ~(&fp_format_reg)}}
       & (res_is_f32 ? _U_F32_Mixed_1_io_fflags : _U_F16_1_io_fflags),
     (&fp_format_reg) ? _U_F64_Widen_0_io_fflags : _U_F32_Mixed_0_io_fflags};
endmodule

