/* Settings for VR9 DDR2 SDRAM controller */		

#define	MC_CCR00_VALUE	0x101
#define	MC_CCR01_VALUE	0x1000101
#define	MC_CCR02_VALUE	0x1010000
#define	MC_CCR03_VALUE	0x100
#define	MC_CCR04_VALUE	0x1000000
#define	MC_CCR05_VALUE	0x1000101
#define	MC_CCR06_VALUE	0x1000100
#define	MC_CCR07_VALUE	0x1010000
#define	MC_CCR08_VALUE	0x1000101
#define	MC_CCR09_VALUE	0x0
#define	MC_CCR10_VALUE	0x2000100
#define	MC_CCR11_VALUE	0x2000401
#define	MC_CCR12_VALUE	0x30000
#define	MC_CCR13_VALUE	0x202
#define	MC_CCR14_VALUE	0x7080A0F
#define	MC_CCR15_VALUE	0x2040F
#define	MC_CCR16_VALUE	0x40000
#define	MC_CCR17_VALUE	0x60102
#define	MC_CCR18_VALUE	0x3020002
#define	MC_CCR19_VALUE	0x30302
#define	MC_CCR20_VALUE	0x5000700
#define	MC_CCR21_VALUE	0x30A0207
#define	MC_CCR22_VALUE	0x0
#define	MC_CCR23_VALUE	0x8020000
#define	MC_CCR24_VALUE	0x4401203
#define	MC_CCR25_VALUE	0x0
#define	MC_CCR26_VALUE	0x0
#define	MC_CCR27_VALUE	0x4420000
#define	MC_CCR28_VALUE	0x0
#define	MC_CCR29_VALUE	0x0
#define	MC_CCR30_VALUE	0x510
#define	MC_CCR31_VALUE	0x0
#define	MC_CCR32_VALUE	0x0
#define	MC_CCR33_VALUE	0x430000
#define	MC_CCR34_VALUE	0x200C8
#define	MC_CCR35_VALUE	0x142D93
#define	MC_CCR36_VALUE	0xC8
#define	MC_CCR37_VALUE	0x8235
#define	MC_CCR38_VALUE	0x0
#define	MC_CCR39_VALUE	0x1F1F04
#define	MC_CCR40_VALUE	0x1F2704
#define	MC_CCR41_VALUE	0x1F1C66
#define	MC_CCR42_VALUE	0x1F1C66
#define	MC_CCR43_VALUE	0x666504
#define	MC_CCR44_VALUE	0x666504
#define	MC_CCR45_VALUE	0x665F1B
#define	MC_CCR46_VALUE	0x665F1B
#define	MC_CCR47_VALUE	0x0
#define	MC_CCR48_VALUE	0x0
#define	MC_CCR49_VALUE	0x0
#define	MC_CCR50_VALUE	0x0
#define	MC_CCR51_VALUE	0x0
#define	MC_CCR52_VALUE	0x133
#define	MC_CCR53_VALUE	0xF3014B26
#define	MC_CCR54_VALUE	0xF3014B26
#define	MC_CCR55_VALUE	0xF3014B26
#define	MC_CCR56_VALUE	0xF3014B26
#define	MC_CCR57_VALUE	0x7800301
#define	MC_CCR58_VALUE	0x7800301
#define	MC_CCR59_VALUE	0x7800301
#define	MC_CCR60_VALUE	0x7800301
#define	MC_CCR61_VALUE	0x4
