Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -sverilog -LDFLAGS -Wl,--no-as-needed \
+notimingcheck -debug_all +vpdfile+simv_com.vpd -o simv_com -l compile.log -f file_list.f \

*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Sat Jan 11 21:13:03 2020
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../rtl/cache_tag.v'
Parsing included file '../rtl/br_pre_header/cache_tag.vh'.
Back to file '../rtl/cache_tag.v'.
Parsing design file '../testbench/cache_tag_test.v'
Top Level Modules:
       cache_tag_test
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
2 unique modules to generate
2 modules and 0 UDP read. 
recompiling package std
recompiling module cache_tag_test
All of 2 modules done
make[1]: Entering directory '/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv_com ]; then chmod -x ../simv_com; fi
g++-4.8  -o ../simv_com   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv_com.daidir/ \
-Wl,-rpath=./simv_com.daidir/ -Wl,-rpath='$ORIGIN'/simv_com.daidir//scsim.db.dir \
-Wl,--no-as-needed -rdynamic   amcQwB.o objs/amcQw_d.o   _20397_archive_1.so  SIM_l.o \
rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/fmrt/synopsys/vcs/linux64/lib/libzerosoft_rt_stubs.so \
/home/fmrt/synopsys/vcs/linux64/lib/libvirsim.so /home/fmrt/synopsys/vcs/linux64/lib/liberrorinf.so \
/home/fmrt/synopsys/vcs/linux64/lib/libsnpsmalloc.so    /home/fmrt/synopsys/vcs/linux64/lib/libvcsnew.so \
/home/fmrt/synopsys/vcs/linux64/lib/libsimprofile.so /home/fmrt/synopsys/vcs/linux64/lib/libuclinative.so \
-Wl,-whole-archive /home/fmrt/synopsys/vcs/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
/home/fmrt/synopsys/vcs/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread \
-ldl 
../simv_com up to date
make[1]: Leaving directory '/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc' \

CPU time: .155 seconds to compile + .236 seconds to elab + .149 seconds to link
