
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018e4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080019f0  080019f0  000119f0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001a3c  08001a3c  00011a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001a40  08001a40  00011a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08001a44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000a0  2000000c  08001a50  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000ac  08001a50  000200ac  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000105a7  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000026d5  00000000  00000000  000305dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003cfd  00000000  00000000  00032cb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000710  00000000  00000000  000369b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000008f8  00000000  00000000  000370c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004b26  00000000  00000000  000379b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000029b1  00000000  00000000  0003c4de  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003ee8f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001274  00000000  00000000  0003ef0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080019d8 	.word	0x080019d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080019d8 	.word	0x080019d8

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 facc 	bl	8000700 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 fa82 	bl	8000680 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 fa5b 	bl	800065c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f001 faa4 	bl	80016f8 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000038 	.word	0x20000038
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000038 	.word	0x20000038

080001dc <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80001dc:	6803      	ldr	r3, [r0, #0]
 80001de:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80001e0:	4770      	bx	lr

080001e2 <HAL_ADC_LevelOutOfWindowCallback>:
 80001e2:	4770      	bx	lr

080001e4 <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80001e4:	6803      	ldr	r3, [r0, #0]
{
 80001e6:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80001e8:	685a      	ldr	r2, [r3, #4]
{
 80001ea:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80001ec:	0690      	lsls	r0, r2, #26
 80001ee:	d527      	bpl.n	8000240 <HAL_ADC_IRQHandler+0x5c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	0791      	lsls	r1, r2, #30
 80001f4:	d524      	bpl.n	8000240 <HAL_ADC_IRQHandler+0x5c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80001f6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80001f8:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80001fa:	bf5e      	ittt	pl
 80001fc:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 80001fe:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8000202:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000204:	689a      	ldr	r2, [r3, #8]
 8000206:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800020a:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800020e:	d110      	bne.n	8000232 <HAL_ADC_IRQHandler+0x4e>
 8000210:	68e2      	ldr	r2, [r4, #12]
 8000212:	b972      	cbnz	r2, 8000232 <HAL_ADC_IRQHandler+0x4e>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000214:	685a      	ldr	r2, [r3, #4]
 8000216:	f022 0220 	bic.w	r2, r2, #32
 800021a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800021c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800021e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000222:	62a3      	str	r3, [r4, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000224:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000226:	04db      	lsls	r3, r3, #19
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000228:	bf5e      	ittt	pl
 800022a:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 800022c:	f043 0301 	orrpl.w	r3, r3, #1
 8000230:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 8000232:	4620      	mov	r0, r4
 8000234:	f001 f9fa 	bl	800162c <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000238:	f06f 0212 	mvn.w	r2, #18
 800023c:	6823      	ldr	r3, [r4, #0]
 800023e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000240:	6823      	ldr	r3, [r4, #0]
 8000242:	685a      	ldr	r2, [r3, #4]
 8000244:	0610      	lsls	r0, r2, #24
 8000246:	d530      	bpl.n	80002aa <HAL_ADC_IRQHandler+0xc6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000248:	681a      	ldr	r2, [r3, #0]
 800024a:	0751      	lsls	r1, r2, #29
 800024c:	d52d      	bpl.n	80002aa <HAL_ADC_IRQHandler+0xc6>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800024e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000250:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000252:	bf5e      	ittt	pl
 8000254:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000256:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 800025a:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800025c:	689a      	ldr	r2, [r3, #8]
 800025e:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000262:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8000266:	d00a      	beq.n	800027e <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000268:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800026a:	0550      	lsls	r0, r2, #21
 800026c:	d416      	bmi.n	800029c <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800026e:	689a      	ldr	r2, [r3, #8]
 8000270:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000274:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000278:	d110      	bne.n	800029c <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800027a:	68e2      	ldr	r2, [r4, #12]
 800027c:	b972      	cbnz	r2, 800029c <HAL_ADC_IRQHandler+0xb8>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800027e:	685a      	ldr	r2, [r3, #4]
 8000280:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000284:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000286:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000288:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800028c:	62a3      	str	r3, [r4, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800028e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000290:	05d9      	lsls	r1, r3, #23
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000292:	bf5e      	ittt	pl
 8000294:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000296:	f043 0301 	orrpl.w	r3, r3, #1
 800029a:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800029c:	4620      	mov	r0, r4
 800029e:	f000 f9db 	bl	8000658 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80002a2:	f06f 020c 	mvn.w	r2, #12
 80002a6:	6823      	ldr	r3, [r4, #0]
 80002a8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80002aa:	6823      	ldr	r3, [r4, #0]
 80002ac:	685a      	ldr	r2, [r3, #4]
 80002ae:	0652      	lsls	r2, r2, #25
 80002b0:	d50d      	bpl.n	80002ce <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	07db      	lsls	r3, r3, #31
 80002b6:	d50a      	bpl.n	80002ce <HAL_ADC_IRQHandler+0xea>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80002b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80002ba:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80002bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002c0:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80002c2:	f7ff ff8e 	bl	80001e2 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80002c6:	f06f 0201 	mvn.w	r2, #1
 80002ca:	6823      	ldr	r3, [r4, #0]
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	bd10      	pop	{r4, pc}

080002d0 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80002d0:	2300      	movs	r3, #0
{ 
 80002d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80002d4:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80002d6:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80002da:	2b01      	cmp	r3, #1
 80002dc:	d074      	beq.n	80003c8 <HAL_ADC_ConfigChannel+0xf8>
 80002de:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80002e0:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 80002e2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 80002e6:	2d06      	cmp	r5, #6
 80002e8:	6802      	ldr	r2, [r0, #0]
 80002ea:	ea4f 0385 	mov.w	r3, r5, lsl #2
 80002ee:	680c      	ldr	r4, [r1, #0]
 80002f0:	d825      	bhi.n	800033e <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80002f2:	442b      	add	r3, r5
 80002f4:	251f      	movs	r5, #31
 80002f6:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80002f8:	3b05      	subs	r3, #5
 80002fa:	409d      	lsls	r5, r3
 80002fc:	ea26 0505 	bic.w	r5, r6, r5
 8000300:	fa04 f303 	lsl.w	r3, r4, r3
 8000304:	432b      	orrs	r3, r5
 8000306:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000308:	2c09      	cmp	r4, #9
 800030a:	ea4f 0344 	mov.w	r3, r4, lsl #1
 800030e:	688d      	ldr	r5, [r1, #8]
 8000310:	d92f      	bls.n	8000372 <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000312:	2607      	movs	r6, #7
 8000314:	4423      	add	r3, r4
 8000316:	68d1      	ldr	r1, [r2, #12]
 8000318:	3b1e      	subs	r3, #30
 800031a:	409e      	lsls	r6, r3
 800031c:	ea21 0106 	bic.w	r1, r1, r6
 8000320:	fa05 f303 	lsl.w	r3, r5, r3
 8000324:	430b      	orrs	r3, r1
 8000326:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000328:	f1a4 0310 	sub.w	r3, r4, #16
 800032c:	2b01      	cmp	r3, #1
 800032e:	d92b      	bls.n	8000388 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000330:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000332:	2200      	movs	r2, #0
 8000334:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000338:	4618      	mov	r0, r3
 800033a:	b002      	add	sp, #8
 800033c:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800033e:	2d0c      	cmp	r5, #12
 8000340:	d80b      	bhi.n	800035a <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000342:	442b      	add	r3, r5
 8000344:	251f      	movs	r5, #31
 8000346:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000348:	3b23      	subs	r3, #35	; 0x23
 800034a:	409d      	lsls	r5, r3
 800034c:	ea26 0505 	bic.w	r5, r6, r5
 8000350:	fa04 f303 	lsl.w	r3, r4, r3
 8000354:	432b      	orrs	r3, r5
 8000356:	6313      	str	r3, [r2, #48]	; 0x30
 8000358:	e7d6      	b.n	8000308 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800035a:	442b      	add	r3, r5
 800035c:	251f      	movs	r5, #31
 800035e:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000360:	3b41      	subs	r3, #65	; 0x41
 8000362:	409d      	lsls	r5, r3
 8000364:	ea26 0505 	bic.w	r5, r6, r5
 8000368:	fa04 f303 	lsl.w	r3, r4, r3
 800036c:	432b      	orrs	r3, r5
 800036e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000370:	e7ca      	b.n	8000308 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000372:	2607      	movs	r6, #7
 8000374:	6911      	ldr	r1, [r2, #16]
 8000376:	4423      	add	r3, r4
 8000378:	409e      	lsls	r6, r3
 800037a:	ea21 0106 	bic.w	r1, r1, r6
 800037e:	fa05 f303 	lsl.w	r3, r5, r3
 8000382:	430b      	orrs	r3, r1
 8000384:	6113      	str	r3, [r2, #16]
 8000386:	e7cf      	b.n	8000328 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000388:	4b10      	ldr	r3, [pc, #64]	; (80003cc <HAL_ADC_ConfigChannel+0xfc>)
 800038a:	429a      	cmp	r2, r3
 800038c:	d116      	bne.n	80003bc <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800038e:	6893      	ldr	r3, [r2, #8]
 8000390:	021b      	lsls	r3, r3, #8
 8000392:	d4cd      	bmi.n	8000330 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000394:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000396:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000398:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800039c:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800039e:	d1c7      	bne.n	8000330 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80003a0:	4b0b      	ldr	r3, [pc, #44]	; (80003d0 <HAL_ADC_ConfigChannel+0x100>)
 80003a2:	4a0c      	ldr	r2, [pc, #48]	; (80003d4 <HAL_ADC_ConfigChannel+0x104>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80003aa:	230a      	movs	r3, #10
 80003ac:	4353      	muls	r3, r2
            wait_loop_index--;
 80003ae:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80003b0:	9b01      	ldr	r3, [sp, #4]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d0bc      	beq.n	8000330 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80003b6:	9b01      	ldr	r3, [sp, #4]
 80003b8:	3b01      	subs	r3, #1
 80003ba:	e7f8      	b.n	80003ae <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80003bc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80003be:	f043 0320 	orr.w	r3, r3, #32
 80003c2:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80003c4:	2301      	movs	r3, #1
 80003c6:	e7b4      	b.n	8000332 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80003c8:	2302      	movs	r3, #2
 80003ca:	e7b5      	b.n	8000338 <HAL_ADC_ConfigChannel+0x68>
 80003cc:	40012400 	.word	0x40012400
 80003d0:	20000008 	.word	0x20000008
 80003d4:	000f4240 	.word	0x000f4240

080003d8 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80003d8:	2300      	movs	r3, #0
{
 80003da:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80003dc:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80003de:	6803      	ldr	r3, [r0, #0]
{
 80003e0:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80003e2:	689a      	ldr	r2, [r3, #8]
 80003e4:	07d2      	lsls	r2, r2, #31
 80003e6:	d502      	bpl.n	80003ee <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80003e8:	2000      	movs	r0, #0
}
 80003ea:	b002      	add	sp, #8
 80003ec:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80003ee:	689a      	ldr	r2, [r3, #8]
 80003f0:	f042 0201 	orr.w	r2, r2, #1
 80003f4:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80003f6:	4b12      	ldr	r3, [pc, #72]	; (8000440 <ADC_Enable+0x68>)
 80003f8:	4a12      	ldr	r2, [pc, #72]	; (8000444 <ADC_Enable+0x6c>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000400:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000402:	9b01      	ldr	r3, [sp, #4]
 8000404:	b9c3      	cbnz	r3, 8000438 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000406:	f7ff fee3 	bl	80001d0 <HAL_GetTick>
 800040a:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 800040c:	6823      	ldr	r3, [r4, #0]
 800040e:	689d      	ldr	r5, [r3, #8]
 8000410:	f015 0501 	ands.w	r5, r5, #1
 8000414:	d1e8      	bne.n	80003e8 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000416:	f7ff fedb 	bl	80001d0 <HAL_GetTick>
 800041a:	1b80      	subs	r0, r0, r6
 800041c:	2802      	cmp	r0, #2
 800041e:	d9f5      	bls.n	800040c <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000420:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000422:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000426:	f043 0310 	orr.w	r3, r3, #16
 800042a:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800042c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 800042e:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000430:	f043 0301 	orr.w	r3, r3, #1
 8000434:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000436:	e7d8      	b.n	80003ea <ADC_Enable+0x12>
      wait_loop_index--;
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	3b01      	subs	r3, #1
 800043c:	e7e0      	b.n	8000400 <ADC_Enable+0x28>
 800043e:	bf00      	nop
 8000440:	20000008 	.word	0x20000008
 8000444:	000f4240 	.word	0x000f4240

08000448 <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 8000448:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 800044c:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800044e:	2b01      	cmp	r3, #1
{
 8000450:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000452:	d058      	beq.n	8000506 <HAL_ADC_Start_IT+0xbe>
 8000454:	2301      	movs	r3, #1
 8000456:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 800045a:	f7ff ffbd 	bl	80003d8 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 800045e:	2800      	cmp	r0, #0
 8000460:	d14d      	bne.n	80004fe <HAL_ADC_Start_IT+0xb6>
    ADC_STATE_CLR_SET(hadc->State,
 8000462:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000464:	4a29      	ldr	r2, [pc, #164]	; (800050c <HAL_ADC_Start_IT+0xc4>)
    ADC_STATE_CLR_SET(hadc->State,
 8000466:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800046a:	f023 0301 	bic.w	r3, r3, #1
 800046e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000472:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000474:	6823      	ldr	r3, [r4, #0]
 8000476:	4293      	cmp	r3, r2
 8000478:	d104      	bne.n	8000484 <HAL_ADC_Start_IT+0x3c>
 800047a:	4925      	ldr	r1, [pc, #148]	; (8000510 <HAL_ADC_Start_IT+0xc8>)
 800047c:	684a      	ldr	r2, [r1, #4]
 800047e:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000482:	d132      	bne.n	80004ea <HAL_ADC_Start_IT+0xa2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000484:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000486:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800048a:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800048c:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800048e:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000490:	bf41      	itttt	mi
 8000492:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8000494:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000498:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 800049c:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800049e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004a4:	bf1c      	itt	ne
 80004a6:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80004a8:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80004ac:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80004ae:	2200      	movs	r2, #0
 80004b0:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80004b4:	f06f 0202 	mvn.w	r2, #2
 80004b8:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80004ba:	685a      	ldr	r2, [r3, #4]
 80004bc:	f042 0220 	orr.w	r2, r2, #32
 80004c0:	605a      	str	r2, [r3, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004c2:	689a      	ldr	r2, [r3, #8]
 80004c4:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80004c8:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80004cc:	d113      	bne.n	80004f6 <HAL_ADC_Start_IT+0xae>
 80004ce:	4a0f      	ldr	r2, [pc, #60]	; (800050c <HAL_ADC_Start_IT+0xc4>)
 80004d0:	4293      	cmp	r3, r2
 80004d2:	d105      	bne.n	80004e0 <HAL_ADC_Start_IT+0x98>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80004d4:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80004d8:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004da:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80004de:	d10a      	bne.n	80004f6 <HAL_ADC_Start_IT+0xae>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80004e0:	689a      	ldr	r2, [r3, #8]
 80004e2:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80004e6:	609a      	str	r2, [r3, #8]
 80004e8:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80004ea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004ec:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80004f0:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80004f2:	684a      	ldr	r2, [r1, #4]
 80004f4:	e7cb      	b.n	800048e <HAL_ADC_Start_IT+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80004f6:	689a      	ldr	r2, [r3, #8]
 80004f8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80004fc:	e7f3      	b.n	80004e6 <HAL_ADC_Start_IT+0x9e>
    __HAL_UNLOCK(hadc);
 80004fe:	2300      	movs	r3, #0
 8000500:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000504:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000506:	2002      	movs	r0, #2
}
 8000508:	bd10      	pop	{r4, pc}
 800050a:	bf00      	nop
 800050c:	40012800 	.word	0x40012800
 8000510:	40012400 	.word	0x40012400

08000514 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000514:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000516:	6803      	ldr	r3, [r0, #0]
{
 8000518:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800051a:	689a      	ldr	r2, [r3, #8]
 800051c:	07d2      	lsls	r2, r2, #31
 800051e:	d401      	bmi.n	8000524 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000520:	2000      	movs	r0, #0
 8000522:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000524:	689a      	ldr	r2, [r3, #8]
 8000526:	f022 0201 	bic.w	r2, r2, #1
 800052a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800052c:	f7ff fe50 	bl	80001d0 <HAL_GetTick>
 8000530:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000532:	6823      	ldr	r3, [r4, #0]
 8000534:	689b      	ldr	r3, [r3, #8]
 8000536:	07db      	lsls	r3, r3, #31
 8000538:	d5f2      	bpl.n	8000520 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800053a:	f7ff fe49 	bl	80001d0 <HAL_GetTick>
 800053e:	1b40      	subs	r0, r0, r5
 8000540:	2802      	cmp	r0, #2
 8000542:	d9f6      	bls.n	8000532 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000544:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000546:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000548:	f043 0310 	orr.w	r3, r3, #16
 800054c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800054e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000550:	f043 0301 	orr.w	r3, r3, #1
 8000554:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000556:	bd38      	pop	{r3, r4, r5, pc}

08000558 <HAL_ADC_Init>:
{
 8000558:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800055a:	4604      	mov	r4, r0
 800055c:	2800      	cmp	r0, #0
 800055e:	d071      	beq.n	8000644 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000560:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000562:	b923      	cbnz	r3, 800056e <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000564:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000566:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800056a:	f001 f8e7 	bl	800173c <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800056e:	4620      	mov	r0, r4
 8000570:	f7ff ffd0 	bl	8000514 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000574:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000576:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800057a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800057c:	d164      	bne.n	8000648 <HAL_ADC_Init+0xf0>
 800057e:	2800      	cmp	r0, #0
 8000580:	d162      	bne.n	8000648 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000582:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000584:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000588:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800058a:	f023 0302 	bic.w	r3, r3, #2
 800058e:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000592:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000594:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000596:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000598:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800059a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800059e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80005a2:	d038      	beq.n	8000616 <HAL_ADC_Init+0xbe>
 80005a4:	2901      	cmp	r1, #1
 80005a6:	bf14      	ite	ne
 80005a8:	4606      	movne	r6, r0
 80005aa:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80005ae:	6965      	ldr	r5, [r4, #20]
 80005b0:	2d01      	cmp	r5, #1
 80005b2:	d107      	bne.n	80005c4 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d130      	bne.n	800061a <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80005b8:	69a3      	ldr	r3, [r4, #24]
 80005ba:	3b01      	subs	r3, #1
 80005bc:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80005c0:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80005c4:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80005c6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80005ca:	685d      	ldr	r5, [r3, #4]
 80005cc:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80005d0:	ea45 0506 	orr.w	r5, r5, r6
 80005d4:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80005d6:	689e      	ldr	r6, [r3, #8]
 80005d8:	4d1d      	ldr	r5, [pc, #116]	; (8000650 <HAL_ADC_Init+0xf8>)
 80005da:	ea05 0506 	and.w	r5, r5, r6
 80005de:	ea45 0502 	orr.w	r5, r5, r2
 80005e2:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80005e4:	d001      	beq.n	80005ea <HAL_ADC_Init+0x92>
 80005e6:	2901      	cmp	r1, #1
 80005e8:	d120      	bne.n	800062c <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80005ea:	6921      	ldr	r1, [r4, #16]
 80005ec:	3901      	subs	r1, #1
 80005ee:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80005f0:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80005f2:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80005f6:	4329      	orrs	r1, r5
 80005f8:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80005fa:	6899      	ldr	r1, [r3, #8]
 80005fc:	4b15      	ldr	r3, [pc, #84]	; (8000654 <HAL_ADC_Init+0xfc>)
 80005fe:	400b      	ands	r3, r1
 8000600:	429a      	cmp	r2, r3
 8000602:	d115      	bne.n	8000630 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000604:	2300      	movs	r3, #0
 8000606:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000608:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800060a:	f023 0303 	bic.w	r3, r3, #3
 800060e:	f043 0301 	orr.w	r3, r3, #1
 8000612:	62a3      	str	r3, [r4, #40]	; 0x28
 8000614:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000616:	460e      	mov	r6, r1
 8000618:	e7c9      	b.n	80005ae <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800061a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800061c:	f043 0320 	orr.w	r3, r3, #32
 8000620:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000622:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000624:	f043 0301 	orr.w	r3, r3, #1
 8000628:	62e3      	str	r3, [r4, #44]	; 0x2c
 800062a:	e7cb      	b.n	80005c4 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 800062c:	2100      	movs	r1, #0
 800062e:	e7df      	b.n	80005f0 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000630:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000632:	f023 0312 	bic.w	r3, r3, #18
 8000636:	f043 0310 	orr.w	r3, r3, #16
 800063a:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800063c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800063e:	f043 0301 	orr.w	r3, r3, #1
 8000642:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000644:	2001      	movs	r0, #1
}
 8000646:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000648:	f043 0310 	orr.w	r3, r3, #16
 800064c:	62a3      	str	r3, [r4, #40]	; 0x28
 800064e:	e7f9      	b.n	8000644 <HAL_ADC_Init+0xec>
 8000650:	ffe1f7fd 	.word	0xffe1f7fd
 8000654:	ff1f0efe 	.word	0xff1f0efe

08000658 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000658:	4770      	bx	lr
	...

0800065c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800065c:	4a07      	ldr	r2, [pc, #28]	; (800067c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800065e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000660:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000662:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000666:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800066a:	041b      	lsls	r3, r3, #16
 800066c:	0c1b      	lsrs	r3, r3, #16
 800066e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000672:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000676:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000678:	60d3      	str	r3, [r2, #12]
 800067a:	4770      	bx	lr
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000680:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000682:	b530      	push	{r4, r5, lr}
 8000684:	68dc      	ldr	r4, [r3, #12]
 8000686:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800068a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800068e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000690:	2b04      	cmp	r3, #4
 8000692:	bf28      	it	cs
 8000694:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000696:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000698:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800069c:	bf98      	it	ls
 800069e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a0:	fa05 f303 	lsl.w	r3, r5, r3
 80006a4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a8:	bf88      	it	hi
 80006aa:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006ac:	4019      	ands	r1, r3
 80006ae:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006b0:	fa05 f404 	lsl.w	r4, r5, r4
 80006b4:	3c01      	subs	r4, #1
 80006b6:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80006b8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006ba:	ea42 0201 	orr.w	r2, r2, r1
 80006be:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c2:	bfaf      	iteee	ge
 80006c4:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c8:	4b06      	ldrlt	r3, [pc, #24]	; (80006e4 <HAL_NVIC_SetPriority+0x64>)
 80006ca:	f000 000f 	andlt.w	r0, r0, #15
 80006ce:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d0:	bfa5      	ittet	ge
 80006d2:	b2d2      	uxtbge	r2, r2
 80006d4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d8:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006da:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006de:	bd30      	pop	{r4, r5, pc}
 80006e0:	e000ed00 	.word	0xe000ed00
 80006e4:	e000ed14 	.word	0xe000ed14

080006e8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006e8:	2301      	movs	r3, #1
 80006ea:	0942      	lsrs	r2, r0, #5
 80006ec:	f000 001f 	and.w	r0, r0, #31
 80006f0:	fa03 f000 	lsl.w	r0, r3, r0
 80006f4:	4b01      	ldr	r3, [pc, #4]	; (80006fc <HAL_NVIC_EnableIRQ+0x14>)
 80006f6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006fa:	4770      	bx	lr
 80006fc:	e000e100 	.word	0xe000e100

08000700 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000700:	3801      	subs	r0, #1
 8000702:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000706:	d20a      	bcs.n	800071e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000708:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070c:	4a06      	ldr	r2, [pc, #24]	; (8000728 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800070e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000710:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000714:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000716:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000718:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800071e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	e000e010 	.word	0xe000e010
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800072c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000730:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000732:	2b02      	cmp	r3, #2
 8000734:	d003      	beq.n	800073e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000736:	2304      	movs	r3, #4
 8000738:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800073a:	2001      	movs	r0, #1
 800073c:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800073e:	6803      	ldr	r3, [r0, #0]
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	f022 020e 	bic.w	r2, r2, #14
 8000746:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	f022 0201 	bic.w	r2, r2, #1
 800074e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000750:	4a18      	ldr	r2, [pc, #96]	; (80007b4 <HAL_DMA_Abort_IT+0x88>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d01f      	beq.n	8000796 <HAL_DMA_Abort_IT+0x6a>
 8000756:	3214      	adds	r2, #20
 8000758:	4293      	cmp	r3, r2
 800075a:	d01e      	beq.n	800079a <HAL_DMA_Abort_IT+0x6e>
 800075c:	3214      	adds	r2, #20
 800075e:	4293      	cmp	r3, r2
 8000760:	d01d      	beq.n	800079e <HAL_DMA_Abort_IT+0x72>
 8000762:	3214      	adds	r2, #20
 8000764:	4293      	cmp	r3, r2
 8000766:	d01d      	beq.n	80007a4 <HAL_DMA_Abort_IT+0x78>
 8000768:	3214      	adds	r2, #20
 800076a:	4293      	cmp	r3, r2
 800076c:	d01d      	beq.n	80007aa <HAL_DMA_Abort_IT+0x7e>
 800076e:	3214      	adds	r2, #20
 8000770:	4293      	cmp	r3, r2
 8000772:	bf0c      	ite	eq
 8000774:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8000778:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 800077c:	4a0e      	ldr	r2, [pc, #56]	; (80007b8 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800077e:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000780:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000782:	2301      	movs	r3, #1
 8000784:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000788:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800078a:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800078e:	b17b      	cbz	r3, 80007b0 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8000790:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000792:	4620      	mov	r0, r4
 8000794:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000796:	2301      	movs	r3, #1
 8000798:	e7f0      	b.n	800077c <HAL_DMA_Abort_IT+0x50>
 800079a:	2310      	movs	r3, #16
 800079c:	e7ee      	b.n	800077c <HAL_DMA_Abort_IT+0x50>
 800079e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007a2:	e7eb      	b.n	800077c <HAL_DMA_Abort_IT+0x50>
 80007a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007a8:	e7e8      	b.n	800077c <HAL_DMA_Abort_IT+0x50>
 80007aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007ae:	e7e5      	b.n	800077c <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 80007b0:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 80007b2:	bd10      	pop	{r4, pc}
 80007b4:	40020008 	.word	0x40020008
 80007b8:	40020000 	.word	0x40020000

080007bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80007c0:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80007c2:	4616      	mov	r6, r2
 80007c4:	4b65      	ldr	r3, [pc, #404]	; (800095c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007c6:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800096c <HAL_GPIO_Init+0x1b0>
 80007ca:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000970 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80007ce:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007d2:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80007d4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007d8:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80007dc:	45a0      	cmp	r8, r4
 80007de:	d17f      	bne.n	80008e0 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80007e0:	684d      	ldr	r5, [r1, #4]
 80007e2:	2d12      	cmp	r5, #18
 80007e4:	f000 80af 	beq.w	8000946 <HAL_GPIO_Init+0x18a>
 80007e8:	f200 8088 	bhi.w	80008fc <HAL_GPIO_Init+0x140>
 80007ec:	2d02      	cmp	r5, #2
 80007ee:	f000 80a7 	beq.w	8000940 <HAL_GPIO_Init+0x184>
 80007f2:	d87c      	bhi.n	80008ee <HAL_GPIO_Init+0x132>
 80007f4:	2d00      	cmp	r5, #0
 80007f6:	f000 808e 	beq.w	8000916 <HAL_GPIO_Init+0x15a>
 80007fa:	2d01      	cmp	r5, #1
 80007fc:	f000 809e 	beq.w	800093c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000800:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000804:	2cff      	cmp	r4, #255	; 0xff
 8000806:	bf93      	iteet	ls
 8000808:	4682      	movls	sl, r0
 800080a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800080e:	3d08      	subhi	r5, #8
 8000810:	f8d0 b000 	ldrls.w	fp, [r0]
 8000814:	bf92      	itee	ls
 8000816:	00b5      	lslls	r5, r6, #2
 8000818:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800081c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800081e:	fa09 f805 	lsl.w	r8, r9, r5
 8000822:	ea2b 0808 	bic.w	r8, fp, r8
 8000826:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800082a:	bf88      	it	hi
 800082c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000830:	ea48 0505 	orr.w	r5, r8, r5
 8000834:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000838:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800083c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000840:	d04e      	beq.n	80008e0 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000842:	4d47      	ldr	r5, [pc, #284]	; (8000960 <HAL_GPIO_Init+0x1a4>)
 8000844:	4f46      	ldr	r7, [pc, #280]	; (8000960 <HAL_GPIO_Init+0x1a4>)
 8000846:	69ad      	ldr	r5, [r5, #24]
 8000848:	f026 0803 	bic.w	r8, r6, #3
 800084c:	f045 0501 	orr.w	r5, r5, #1
 8000850:	61bd      	str	r5, [r7, #24]
 8000852:	69bd      	ldr	r5, [r7, #24]
 8000854:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000858:	f005 0501 	and.w	r5, r5, #1
 800085c:	9501      	str	r5, [sp, #4]
 800085e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000862:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000866:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000868:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 800086c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000870:	fa09 f90b 	lsl.w	r9, r9, fp
 8000874:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000878:	4d3a      	ldr	r5, [pc, #232]	; (8000964 <HAL_GPIO_Init+0x1a8>)
 800087a:	42a8      	cmp	r0, r5
 800087c:	d068      	beq.n	8000950 <HAL_GPIO_Init+0x194>
 800087e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000882:	42a8      	cmp	r0, r5
 8000884:	d066      	beq.n	8000954 <HAL_GPIO_Init+0x198>
 8000886:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800088a:	42a8      	cmp	r0, r5
 800088c:	d064      	beq.n	8000958 <HAL_GPIO_Init+0x19c>
 800088e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000892:	42a8      	cmp	r0, r5
 8000894:	bf0c      	ite	eq
 8000896:	2503      	moveq	r5, #3
 8000898:	2504      	movne	r5, #4
 800089a:	fa05 f50b 	lsl.w	r5, r5, fp
 800089e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80008a2:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80008a6:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008a8:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80008ac:	bf14      	ite	ne
 80008ae:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80008b0:	43a5      	biceq	r5, r4
 80008b2:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80008b4:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008b6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80008ba:	bf14      	ite	ne
 80008bc:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80008be:	43a5      	biceq	r5, r4
 80008c0:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80008c2:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008c4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80008c8:	bf14      	ite	ne
 80008ca:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80008cc:	43a5      	biceq	r5, r4
 80008ce:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80008d0:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008d2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80008d6:	bf14      	ite	ne
 80008d8:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80008da:	ea25 0404 	biceq.w	r4, r5, r4
 80008de:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80008e0:	3601      	adds	r6, #1
 80008e2:	2e10      	cmp	r6, #16
 80008e4:	f47f af73 	bne.w	80007ce <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80008e8:	b003      	add	sp, #12
 80008ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80008ee:	2d03      	cmp	r5, #3
 80008f0:	d022      	beq.n	8000938 <HAL_GPIO_Init+0x17c>
 80008f2:	2d11      	cmp	r5, #17
 80008f4:	d184      	bne.n	8000800 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008f6:	68ca      	ldr	r2, [r1, #12]
 80008f8:	3204      	adds	r2, #4
          break;
 80008fa:	e781      	b.n	8000800 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80008fc:	4f1a      	ldr	r7, [pc, #104]	; (8000968 <HAL_GPIO_Init+0x1ac>)
 80008fe:	42bd      	cmp	r5, r7
 8000900:	d009      	beq.n	8000916 <HAL_GPIO_Init+0x15a>
 8000902:	d812      	bhi.n	800092a <HAL_GPIO_Init+0x16e>
 8000904:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000974 <HAL_GPIO_Init+0x1b8>
 8000908:	454d      	cmp	r5, r9
 800090a:	d004      	beq.n	8000916 <HAL_GPIO_Init+0x15a>
 800090c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000910:	454d      	cmp	r5, r9
 8000912:	f47f af75 	bne.w	8000800 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000916:	688a      	ldr	r2, [r1, #8]
 8000918:	b1c2      	cbz	r2, 800094c <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800091a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 800091c:	bf0c      	ite	eq
 800091e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000922:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000926:	2208      	movs	r2, #8
 8000928:	e76a      	b.n	8000800 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800092a:	4575      	cmp	r5, lr
 800092c:	d0f3      	beq.n	8000916 <HAL_GPIO_Init+0x15a>
 800092e:	4565      	cmp	r5, ip
 8000930:	d0f1      	beq.n	8000916 <HAL_GPIO_Init+0x15a>
 8000932:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000978 <HAL_GPIO_Init+0x1bc>
 8000936:	e7eb      	b.n	8000910 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000938:	2200      	movs	r2, #0
 800093a:	e761      	b.n	8000800 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800093c:	68ca      	ldr	r2, [r1, #12]
          break;
 800093e:	e75f      	b.n	8000800 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000940:	68ca      	ldr	r2, [r1, #12]
 8000942:	3208      	adds	r2, #8
          break;
 8000944:	e75c      	b.n	8000800 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000946:	68ca      	ldr	r2, [r1, #12]
 8000948:	320c      	adds	r2, #12
          break;
 800094a:	e759      	b.n	8000800 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800094c:	2204      	movs	r2, #4
 800094e:	e757      	b.n	8000800 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000950:	2500      	movs	r5, #0
 8000952:	e7a2      	b.n	800089a <HAL_GPIO_Init+0xde>
 8000954:	2501      	movs	r5, #1
 8000956:	e7a0      	b.n	800089a <HAL_GPIO_Init+0xde>
 8000958:	2502      	movs	r5, #2
 800095a:	e79e      	b.n	800089a <HAL_GPIO_Init+0xde>
 800095c:	40010400 	.word	0x40010400
 8000960:	40021000 	.word	0x40021000
 8000964:	40010800 	.word	0x40010800
 8000968:	10210000 	.word	0x10210000
 800096c:	10310000 	.word	0x10310000
 8000970:	10320000 	.word	0x10320000
 8000974:	10110000 	.word	0x10110000
 8000978:	10220000 	.word	0x10220000

0800097c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800097c:	6883      	ldr	r3, [r0, #8]
 800097e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000980:	bf14      	ite	ne
 8000982:	2001      	movne	r0, #1
 8000984:	2000      	moveq	r0, #0
 8000986:	4770      	bx	lr

08000988 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000988:	b10a      	cbz	r2, 800098e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800098a:	6101      	str	r1, [r0, #16]
 800098c:	4770      	bx	lr
 800098e:	0409      	lsls	r1, r1, #16
 8000990:	e7fb      	b.n	800098a <HAL_GPIO_WritePin+0x2>

08000992 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000992:	4770      	bx	lr

08000994 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000994:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000996:	4b04      	ldr	r3, [pc, #16]	; (80009a8 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000998:	6959      	ldr	r1, [r3, #20]
 800099a:	4201      	tst	r1, r0
 800099c:	d002      	beq.n	80009a4 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800099e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80009a0:	f7ff fff7 	bl	8000992 <HAL_GPIO_EXTI_Callback>
 80009a4:	bd08      	pop	{r3, pc}
 80009a6:	bf00      	nop
 80009a8:	40010400 	.word	0x40010400

080009ac <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009ac:	6803      	ldr	r3, [r0, #0]
{
 80009ae:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009b2:	07db      	lsls	r3, r3, #31
{
 80009b4:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009b6:	d410      	bmi.n	80009da <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009b8:	682b      	ldr	r3, [r5, #0]
 80009ba:	079f      	lsls	r7, r3, #30
 80009bc:	d45e      	bmi.n	8000a7c <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009be:	682b      	ldr	r3, [r5, #0]
 80009c0:	0719      	lsls	r1, r3, #28
 80009c2:	f100 8095 	bmi.w	8000af0 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009c6:	682b      	ldr	r3, [r5, #0]
 80009c8:	075a      	lsls	r2, r3, #29
 80009ca:	f100 80bf 	bmi.w	8000b4c <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009ce:	69ea      	ldr	r2, [r5, #28]
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	f040 812d 	bne.w	8000c30 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80009d6:	2000      	movs	r0, #0
 80009d8:	e014      	b.n	8000a04 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80009da:	4c90      	ldr	r4, [pc, #576]	; (8000c1c <HAL_RCC_OscConfig+0x270>)
 80009dc:	6863      	ldr	r3, [r4, #4]
 80009de:	f003 030c 	and.w	r3, r3, #12
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	d007      	beq.n	80009f6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80009e6:	6863      	ldr	r3, [r4, #4]
 80009e8:	f003 030c 	and.w	r3, r3, #12
 80009ec:	2b08      	cmp	r3, #8
 80009ee:	d10c      	bne.n	8000a0a <HAL_RCC_OscConfig+0x5e>
 80009f0:	6863      	ldr	r3, [r4, #4]
 80009f2:	03de      	lsls	r6, r3, #15
 80009f4:	d509      	bpl.n	8000a0a <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80009f6:	6823      	ldr	r3, [r4, #0]
 80009f8:	039c      	lsls	r4, r3, #14
 80009fa:	d5dd      	bpl.n	80009b8 <HAL_RCC_OscConfig+0xc>
 80009fc:	686b      	ldr	r3, [r5, #4]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d1da      	bne.n	80009b8 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000a02:	2001      	movs	r0, #1
}
 8000a04:	b002      	add	sp, #8
 8000a06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a0a:	686b      	ldr	r3, [r5, #4]
 8000a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a10:	d110      	bne.n	8000a34 <HAL_RCC_OscConfig+0x88>
 8000a12:	6823      	ldr	r3, [r4, #0]
 8000a14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a18:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a1a:	f7ff fbd9 	bl	80001d0 <HAL_GetTick>
 8000a1e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a20:	6823      	ldr	r3, [r4, #0]
 8000a22:	0398      	lsls	r0, r3, #14
 8000a24:	d4c8      	bmi.n	80009b8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a26:	f7ff fbd3 	bl	80001d0 <HAL_GetTick>
 8000a2a:	1b80      	subs	r0, r0, r6
 8000a2c:	2864      	cmp	r0, #100	; 0x64
 8000a2e:	d9f7      	bls.n	8000a20 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000a30:	2003      	movs	r0, #3
 8000a32:	e7e7      	b.n	8000a04 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a34:	b99b      	cbnz	r3, 8000a5e <HAL_RCC_OscConfig+0xb2>
 8000a36:	6823      	ldr	r3, [r4, #0]
 8000a38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a3c:	6023      	str	r3, [r4, #0]
 8000a3e:	6823      	ldr	r3, [r4, #0]
 8000a40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a44:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a46:	f7ff fbc3 	bl	80001d0 <HAL_GetTick>
 8000a4a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a4c:	6823      	ldr	r3, [r4, #0]
 8000a4e:	0399      	lsls	r1, r3, #14
 8000a50:	d5b2      	bpl.n	80009b8 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a52:	f7ff fbbd 	bl	80001d0 <HAL_GetTick>
 8000a56:	1b80      	subs	r0, r0, r6
 8000a58:	2864      	cmp	r0, #100	; 0x64
 8000a5a:	d9f7      	bls.n	8000a4c <HAL_RCC_OscConfig+0xa0>
 8000a5c:	e7e8      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a5e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a62:	6823      	ldr	r3, [r4, #0]
 8000a64:	d103      	bne.n	8000a6e <HAL_RCC_OscConfig+0xc2>
 8000a66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a6a:	6023      	str	r3, [r4, #0]
 8000a6c:	e7d1      	b.n	8000a12 <HAL_RCC_OscConfig+0x66>
 8000a6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a72:	6023      	str	r3, [r4, #0]
 8000a74:	6823      	ldr	r3, [r4, #0]
 8000a76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a7a:	e7cd      	b.n	8000a18 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a7c:	4c67      	ldr	r4, [pc, #412]	; (8000c1c <HAL_RCC_OscConfig+0x270>)
 8000a7e:	6863      	ldr	r3, [r4, #4]
 8000a80:	f013 0f0c 	tst.w	r3, #12
 8000a84:	d007      	beq.n	8000a96 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000a86:	6863      	ldr	r3, [r4, #4]
 8000a88:	f003 030c 	and.w	r3, r3, #12
 8000a8c:	2b08      	cmp	r3, #8
 8000a8e:	d110      	bne.n	8000ab2 <HAL_RCC_OscConfig+0x106>
 8000a90:	6863      	ldr	r3, [r4, #4]
 8000a92:	03da      	lsls	r2, r3, #15
 8000a94:	d40d      	bmi.n	8000ab2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a96:	6823      	ldr	r3, [r4, #0]
 8000a98:	079b      	lsls	r3, r3, #30
 8000a9a:	d502      	bpl.n	8000aa2 <HAL_RCC_OscConfig+0xf6>
 8000a9c:	692b      	ldr	r3, [r5, #16]
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d1af      	bne.n	8000a02 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000aa2:	6823      	ldr	r3, [r4, #0]
 8000aa4:	696a      	ldr	r2, [r5, #20]
 8000aa6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000aaa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000aae:	6023      	str	r3, [r4, #0]
 8000ab0:	e785      	b.n	80009be <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ab2:	692a      	ldr	r2, [r5, #16]
 8000ab4:	4b5a      	ldr	r3, [pc, #360]	; (8000c20 <HAL_RCC_OscConfig+0x274>)
 8000ab6:	b16a      	cbz	r2, 8000ad4 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000ab8:	2201      	movs	r2, #1
 8000aba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000abc:	f7ff fb88 	bl	80001d0 <HAL_GetTick>
 8000ac0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ac2:	6823      	ldr	r3, [r4, #0]
 8000ac4:	079f      	lsls	r7, r3, #30
 8000ac6:	d4ec      	bmi.n	8000aa2 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ac8:	f7ff fb82 	bl	80001d0 <HAL_GetTick>
 8000acc:	1b80      	subs	r0, r0, r6
 8000ace:	2802      	cmp	r0, #2
 8000ad0:	d9f7      	bls.n	8000ac2 <HAL_RCC_OscConfig+0x116>
 8000ad2:	e7ad      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000ad4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ad6:	f7ff fb7b 	bl	80001d0 <HAL_GetTick>
 8000ada:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000adc:	6823      	ldr	r3, [r4, #0]
 8000ade:	0798      	lsls	r0, r3, #30
 8000ae0:	f57f af6d 	bpl.w	80009be <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ae4:	f7ff fb74 	bl	80001d0 <HAL_GetTick>
 8000ae8:	1b80      	subs	r0, r0, r6
 8000aea:	2802      	cmp	r0, #2
 8000aec:	d9f6      	bls.n	8000adc <HAL_RCC_OscConfig+0x130>
 8000aee:	e79f      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000af0:	69aa      	ldr	r2, [r5, #24]
 8000af2:	4c4a      	ldr	r4, [pc, #296]	; (8000c1c <HAL_RCC_OscConfig+0x270>)
 8000af4:	4b4b      	ldr	r3, [pc, #300]	; (8000c24 <HAL_RCC_OscConfig+0x278>)
 8000af6:	b1da      	cbz	r2, 8000b30 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000af8:	2201      	movs	r2, #1
 8000afa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000afc:	f7ff fb68 	bl	80001d0 <HAL_GetTick>
 8000b00:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b04:	079b      	lsls	r3, r3, #30
 8000b06:	d50d      	bpl.n	8000b24 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000b08:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000b0c:	4b46      	ldr	r3, [pc, #280]	; (8000c28 <HAL_RCC_OscConfig+0x27c>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b14:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000b16:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000b18:	9b01      	ldr	r3, [sp, #4]
 8000b1a:	1e5a      	subs	r2, r3, #1
 8000b1c:	9201      	str	r2, [sp, #4]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d1f9      	bne.n	8000b16 <HAL_RCC_OscConfig+0x16a>
 8000b22:	e750      	b.n	80009c6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b24:	f7ff fb54 	bl	80001d0 <HAL_GetTick>
 8000b28:	1b80      	subs	r0, r0, r6
 8000b2a:	2802      	cmp	r0, #2
 8000b2c:	d9e9      	bls.n	8000b02 <HAL_RCC_OscConfig+0x156>
 8000b2e:	e77f      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000b30:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b32:	f7ff fb4d 	bl	80001d0 <HAL_GetTick>
 8000b36:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b3a:	079f      	lsls	r7, r3, #30
 8000b3c:	f57f af43 	bpl.w	80009c6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b40:	f7ff fb46 	bl	80001d0 <HAL_GetTick>
 8000b44:	1b80      	subs	r0, r0, r6
 8000b46:	2802      	cmp	r0, #2
 8000b48:	d9f6      	bls.n	8000b38 <HAL_RCC_OscConfig+0x18c>
 8000b4a:	e771      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b4c:	4c33      	ldr	r4, [pc, #204]	; (8000c1c <HAL_RCC_OscConfig+0x270>)
 8000b4e:	69e3      	ldr	r3, [r4, #28]
 8000b50:	00d8      	lsls	r0, r3, #3
 8000b52:	d424      	bmi.n	8000b9e <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000b54:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b56:	69e3      	ldr	r3, [r4, #28]
 8000b58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b5c:	61e3      	str	r3, [r4, #28]
 8000b5e:	69e3      	ldr	r3, [r4, #28]
 8000b60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b68:	4e30      	ldr	r6, [pc, #192]	; (8000c2c <HAL_RCC_OscConfig+0x280>)
 8000b6a:	6833      	ldr	r3, [r6, #0]
 8000b6c:	05d9      	lsls	r1, r3, #23
 8000b6e:	d518      	bpl.n	8000ba2 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b70:	68eb      	ldr	r3, [r5, #12]
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d126      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x218>
 8000b76:	6a23      	ldr	r3, [r4, #32]
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000b7e:	f7ff fb27 	bl	80001d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b82:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000b86:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b88:	6a23      	ldr	r3, [r4, #32]
 8000b8a:	079b      	lsls	r3, r3, #30
 8000b8c:	d53f      	bpl.n	8000c0e <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000b8e:	2f00      	cmp	r7, #0
 8000b90:	f43f af1d 	beq.w	80009ce <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b94:	69e3      	ldr	r3, [r4, #28]
 8000b96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b9a:	61e3      	str	r3, [r4, #28]
 8000b9c:	e717      	b.n	80009ce <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000b9e:	2700      	movs	r7, #0
 8000ba0:	e7e2      	b.n	8000b68 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ba2:	6833      	ldr	r3, [r6, #0]
 8000ba4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ba8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000baa:	f7ff fb11 	bl	80001d0 <HAL_GetTick>
 8000bae:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bb0:	6833      	ldr	r3, [r6, #0]
 8000bb2:	05da      	lsls	r2, r3, #23
 8000bb4:	d4dc      	bmi.n	8000b70 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bb6:	f7ff fb0b 	bl	80001d0 <HAL_GetTick>
 8000bba:	eba0 0008 	sub.w	r0, r0, r8
 8000bbe:	2864      	cmp	r0, #100	; 0x64
 8000bc0:	d9f6      	bls.n	8000bb0 <HAL_RCC_OscConfig+0x204>
 8000bc2:	e735      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bc4:	b9ab      	cbnz	r3, 8000bf2 <HAL_RCC_OscConfig+0x246>
 8000bc6:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bc8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bcc:	f023 0301 	bic.w	r3, r3, #1
 8000bd0:	6223      	str	r3, [r4, #32]
 8000bd2:	6a23      	ldr	r3, [r4, #32]
 8000bd4:	f023 0304 	bic.w	r3, r3, #4
 8000bd8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000bda:	f7ff faf9 	bl	80001d0 <HAL_GetTick>
 8000bde:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000be0:	6a23      	ldr	r3, [r4, #32]
 8000be2:	0798      	lsls	r0, r3, #30
 8000be4:	d5d3      	bpl.n	8000b8e <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000be6:	f7ff faf3 	bl	80001d0 <HAL_GetTick>
 8000bea:	1b80      	subs	r0, r0, r6
 8000bec:	4540      	cmp	r0, r8
 8000bee:	d9f7      	bls.n	8000be0 <HAL_RCC_OscConfig+0x234>
 8000bf0:	e71e      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bf2:	2b05      	cmp	r3, #5
 8000bf4:	6a23      	ldr	r3, [r4, #32]
 8000bf6:	d103      	bne.n	8000c00 <HAL_RCC_OscConfig+0x254>
 8000bf8:	f043 0304 	orr.w	r3, r3, #4
 8000bfc:	6223      	str	r3, [r4, #32]
 8000bfe:	e7ba      	b.n	8000b76 <HAL_RCC_OscConfig+0x1ca>
 8000c00:	f023 0301 	bic.w	r3, r3, #1
 8000c04:	6223      	str	r3, [r4, #32]
 8000c06:	6a23      	ldr	r3, [r4, #32]
 8000c08:	f023 0304 	bic.w	r3, r3, #4
 8000c0c:	e7b6      	b.n	8000b7c <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c0e:	f7ff fadf 	bl	80001d0 <HAL_GetTick>
 8000c12:	eba0 0008 	sub.w	r0, r0, r8
 8000c16:	42b0      	cmp	r0, r6
 8000c18:	d9b6      	bls.n	8000b88 <HAL_RCC_OscConfig+0x1dc>
 8000c1a:	e709      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	42420000 	.word	0x42420000
 8000c24:	42420480 	.word	0x42420480
 8000c28:	20000008 	.word	0x20000008
 8000c2c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c30:	4c22      	ldr	r4, [pc, #136]	; (8000cbc <HAL_RCC_OscConfig+0x310>)
 8000c32:	6863      	ldr	r3, [r4, #4]
 8000c34:	f003 030c 	and.w	r3, r3, #12
 8000c38:	2b08      	cmp	r3, #8
 8000c3a:	f43f aee2 	beq.w	8000a02 <HAL_RCC_OscConfig+0x56>
 8000c3e:	2300      	movs	r3, #0
 8000c40:	4e1f      	ldr	r6, [pc, #124]	; (8000cc0 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c42:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000c44:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c46:	d12b      	bne.n	8000ca0 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000c48:	f7ff fac2 	bl	80001d0 <HAL_GetTick>
 8000c4c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c4e:	6823      	ldr	r3, [r4, #0]
 8000c50:	0199      	lsls	r1, r3, #6
 8000c52:	d41f      	bmi.n	8000c94 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000c54:	6a2b      	ldr	r3, [r5, #32]
 8000c56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c5a:	d105      	bne.n	8000c68 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c5c:	6862      	ldr	r2, [r4, #4]
 8000c5e:	68a9      	ldr	r1, [r5, #8]
 8000c60:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000c64:	430a      	orrs	r2, r1
 8000c66:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c68:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000c6a:	6862      	ldr	r2, [r4, #4]
 8000c6c:	430b      	orrs	r3, r1
 8000c6e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000c72:	4313      	orrs	r3, r2
 8000c74:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000c76:	2301      	movs	r3, #1
 8000c78:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000c7a:	f7ff faa9 	bl	80001d0 <HAL_GetTick>
 8000c7e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c80:	6823      	ldr	r3, [r4, #0]
 8000c82:	019a      	lsls	r2, r3, #6
 8000c84:	f53f aea7 	bmi.w	80009d6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c88:	f7ff faa2 	bl	80001d0 <HAL_GetTick>
 8000c8c:	1b40      	subs	r0, r0, r5
 8000c8e:	2802      	cmp	r0, #2
 8000c90:	d9f6      	bls.n	8000c80 <HAL_RCC_OscConfig+0x2d4>
 8000c92:	e6cd      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c94:	f7ff fa9c 	bl	80001d0 <HAL_GetTick>
 8000c98:	1bc0      	subs	r0, r0, r7
 8000c9a:	2802      	cmp	r0, #2
 8000c9c:	d9d7      	bls.n	8000c4e <HAL_RCC_OscConfig+0x2a2>
 8000c9e:	e6c7      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000ca0:	f7ff fa96 	bl	80001d0 <HAL_GetTick>
 8000ca4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ca6:	6823      	ldr	r3, [r4, #0]
 8000ca8:	019b      	lsls	r3, r3, #6
 8000caa:	f57f ae94 	bpl.w	80009d6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cae:	f7ff fa8f 	bl	80001d0 <HAL_GetTick>
 8000cb2:	1b40      	subs	r0, r0, r5
 8000cb4:	2802      	cmp	r0, #2
 8000cb6:	d9f6      	bls.n	8000ca6 <HAL_RCC_OscConfig+0x2fa>
 8000cb8:	e6ba      	b.n	8000a30 <HAL_RCC_OscConfig+0x84>
 8000cba:	bf00      	nop
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	42420060 	.word	0x42420060

08000cc4 <HAL_RCC_GetSysClockFreq>:
{
 8000cc4:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000cc6:	4b19      	ldr	r3, [pc, #100]	; (8000d2c <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000cc8:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000cca:	ac02      	add	r4, sp, #8
 8000ccc:	f103 0510 	add.w	r5, r3, #16
 8000cd0:	4622      	mov	r2, r4
 8000cd2:	6818      	ldr	r0, [r3, #0]
 8000cd4:	6859      	ldr	r1, [r3, #4]
 8000cd6:	3308      	adds	r3, #8
 8000cd8:	c203      	stmia	r2!, {r0, r1}
 8000cda:	42ab      	cmp	r3, r5
 8000cdc:	4614      	mov	r4, r2
 8000cde:	d1f7      	bne.n	8000cd0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	f88d 3004 	strb.w	r3, [sp, #4]
 8000ce6:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000ce8:	4911      	ldr	r1, [pc, #68]	; (8000d30 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000cea:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000cee:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000cf0:	f003 020c 	and.w	r2, r3, #12
 8000cf4:	2a08      	cmp	r2, #8
 8000cf6:	d117      	bne.n	8000d28 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000cf8:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000cfc:	a806      	add	r0, sp, #24
 8000cfe:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000d00:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000d02:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000d06:	d50c      	bpl.n	8000d22 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000d08:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000d0a:	480a      	ldr	r0, [pc, #40]	; (8000d34 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000d0c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000d10:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000d12:	aa06      	add	r2, sp, #24
 8000d14:	4413      	add	r3, r2
 8000d16:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000d1a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000d1e:	b007      	add	sp, #28
 8000d20:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000d22:	4805      	ldr	r0, [pc, #20]	; (8000d38 <HAL_RCC_GetSysClockFreq+0x74>)
 8000d24:	4350      	muls	r0, r2
 8000d26:	e7fa      	b.n	8000d1e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000d28:	4802      	ldr	r0, [pc, #8]	; (8000d34 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000d2a:	e7f8      	b.n	8000d1e <HAL_RCC_GetSysClockFreq+0x5a>
 8000d2c:	080019f0 	.word	0x080019f0
 8000d30:	40021000 	.word	0x40021000
 8000d34:	007a1200 	.word	0x007a1200
 8000d38:	003d0900 	.word	0x003d0900

08000d3c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d3c:	4a54      	ldr	r2, [pc, #336]	; (8000e90 <HAL_RCC_ClockConfig+0x154>)
{
 8000d3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d42:	6813      	ldr	r3, [r2, #0]
{
 8000d44:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	428b      	cmp	r3, r1
{
 8000d4c:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d4e:	d32a      	bcc.n	8000da6 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d50:	6829      	ldr	r1, [r5, #0]
 8000d52:	078c      	lsls	r4, r1, #30
 8000d54:	d434      	bmi.n	8000dc0 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d56:	07ca      	lsls	r2, r1, #31
 8000d58:	d447      	bmi.n	8000dea <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d5a:	4a4d      	ldr	r2, [pc, #308]	; (8000e90 <HAL_RCC_ClockConfig+0x154>)
 8000d5c:	6813      	ldr	r3, [r2, #0]
 8000d5e:	f003 0307 	and.w	r3, r3, #7
 8000d62:	429e      	cmp	r6, r3
 8000d64:	f0c0 8082 	bcc.w	8000e6c <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d68:	682a      	ldr	r2, [r5, #0]
 8000d6a:	4c4a      	ldr	r4, [pc, #296]	; (8000e94 <HAL_RCC_ClockConfig+0x158>)
 8000d6c:	f012 0f04 	tst.w	r2, #4
 8000d70:	f040 8087 	bne.w	8000e82 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d74:	0713      	lsls	r3, r2, #28
 8000d76:	d506      	bpl.n	8000d86 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d78:	6863      	ldr	r3, [r4, #4]
 8000d7a:	692a      	ldr	r2, [r5, #16]
 8000d7c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000d80:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000d84:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d86:	f7ff ff9d 	bl	8000cc4 <HAL_RCC_GetSysClockFreq>
 8000d8a:	6863      	ldr	r3, [r4, #4]
 8000d8c:	4a42      	ldr	r2, [pc, #264]	; (8000e98 <HAL_RCC_ClockConfig+0x15c>)
 8000d8e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000d92:	5cd3      	ldrb	r3, [r2, r3]
 8000d94:	40d8      	lsrs	r0, r3
 8000d96:	4b41      	ldr	r3, [pc, #260]	; (8000e9c <HAL_RCC_ClockConfig+0x160>)
 8000d98:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	f7ff f9d6 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000da0:	2000      	movs	r0, #0
}
 8000da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000da6:	6813      	ldr	r3, [r2, #0]
 8000da8:	f023 0307 	bic.w	r3, r3, #7
 8000dac:	430b      	orrs	r3, r1
 8000dae:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000db0:	6813      	ldr	r3, [r2, #0]
 8000db2:	f003 0307 	and.w	r3, r3, #7
 8000db6:	4299      	cmp	r1, r3
 8000db8:	d0ca      	beq.n	8000d50 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000dba:	2001      	movs	r0, #1
 8000dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000dc0:	4b34      	ldr	r3, [pc, #208]	; (8000e94 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dc2:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000dc6:	bf1e      	ittt	ne
 8000dc8:	685a      	ldrne	r2, [r3, #4]
 8000dca:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000dce:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000dd0:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000dd2:	bf42      	ittt	mi
 8000dd4:	685a      	ldrmi	r2, [r3, #4]
 8000dd6:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000dda:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ddc:	685a      	ldr	r2, [r3, #4]
 8000dde:	68a8      	ldr	r0, [r5, #8]
 8000de0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000de4:	4302      	orrs	r2, r0
 8000de6:	605a      	str	r2, [r3, #4]
 8000de8:	e7b5      	b.n	8000d56 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dea:	686a      	ldr	r2, [r5, #4]
 8000dec:	4c29      	ldr	r4, [pc, #164]	; (8000e94 <HAL_RCC_ClockConfig+0x158>)
 8000dee:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000df0:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000df2:	d11c      	bne.n	8000e2e <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000df4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000df8:	d0df      	beq.n	8000dba <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dfa:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dfc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e00:	f023 0303 	bic.w	r3, r3, #3
 8000e04:	4313      	orrs	r3, r2
 8000e06:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000e08:	f7ff f9e2 	bl	80001d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e0c:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000e0e:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d114      	bne.n	8000e3e <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e14:	6863      	ldr	r3, [r4, #4]
 8000e16:	f003 030c 	and.w	r3, r3, #12
 8000e1a:	2b04      	cmp	r3, #4
 8000e1c:	d09d      	beq.n	8000d5a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e1e:	f7ff f9d7 	bl	80001d0 <HAL_GetTick>
 8000e22:	1bc0      	subs	r0, r0, r7
 8000e24:	4540      	cmp	r0, r8
 8000e26:	d9f5      	bls.n	8000e14 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8000e28:	2003      	movs	r0, #3
 8000e2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e2e:	2a02      	cmp	r2, #2
 8000e30:	d102      	bne.n	8000e38 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e32:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e36:	e7df      	b.n	8000df8 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e38:	f013 0f02 	tst.w	r3, #2
 8000e3c:	e7dc      	b.n	8000df8 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d10f      	bne.n	8000e62 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e42:	6863      	ldr	r3, [r4, #4]
 8000e44:	f003 030c 	and.w	r3, r3, #12
 8000e48:	2b08      	cmp	r3, #8
 8000e4a:	d086      	beq.n	8000d5a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e4c:	f7ff f9c0 	bl	80001d0 <HAL_GetTick>
 8000e50:	1bc0      	subs	r0, r0, r7
 8000e52:	4540      	cmp	r0, r8
 8000e54:	d9f5      	bls.n	8000e42 <HAL_RCC_ClockConfig+0x106>
 8000e56:	e7e7      	b.n	8000e28 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e58:	f7ff f9ba 	bl	80001d0 <HAL_GetTick>
 8000e5c:	1bc0      	subs	r0, r0, r7
 8000e5e:	4540      	cmp	r0, r8
 8000e60:	d8e2      	bhi.n	8000e28 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e62:	6863      	ldr	r3, [r4, #4]
 8000e64:	f013 0f0c 	tst.w	r3, #12
 8000e68:	d1f6      	bne.n	8000e58 <HAL_RCC_ClockConfig+0x11c>
 8000e6a:	e776      	b.n	8000d5a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e6c:	6813      	ldr	r3, [r2, #0]
 8000e6e:	f023 0307 	bic.w	r3, r3, #7
 8000e72:	4333      	orrs	r3, r6
 8000e74:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e76:	6813      	ldr	r3, [r2, #0]
 8000e78:	f003 0307 	and.w	r3, r3, #7
 8000e7c:	429e      	cmp	r6, r3
 8000e7e:	d19c      	bne.n	8000dba <HAL_RCC_ClockConfig+0x7e>
 8000e80:	e772      	b.n	8000d68 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e82:	6863      	ldr	r3, [r4, #4]
 8000e84:	68e9      	ldr	r1, [r5, #12]
 8000e86:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e8a:	430b      	orrs	r3, r1
 8000e8c:	6063      	str	r3, [r4, #4]
 8000e8e:	e771      	b.n	8000d74 <HAL_RCC_ClockConfig+0x38>
 8000e90:	40022000 	.word	0x40022000
 8000e94:	40021000 	.word	0x40021000
 8000e98:	08001a22 	.word	0x08001a22
 8000e9c:	20000008 	.word	0x20000008

08000ea0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000ea0:	4b04      	ldr	r3, [pc, #16]	; (8000eb4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000ea2:	4a05      	ldr	r2, [pc, #20]	; (8000eb8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000eaa:	5cd3      	ldrb	r3, [r2, r3]
 8000eac:	4a03      	ldr	r2, [pc, #12]	; (8000ebc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000eae:	6810      	ldr	r0, [r2, #0]
}    
 8000eb0:	40d8      	lsrs	r0, r3
 8000eb2:	4770      	bx	lr
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	08001a32 	.word	0x08001a32
 8000ebc:	20000008 	.word	0x20000008

08000ec0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000ec0:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000ec2:	4a05      	ldr	r2, [pc, #20]	; (8000ed8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000eca:	5cd3      	ldrb	r3, [r2, r3]
 8000ecc:	4a03      	ldr	r2, [pc, #12]	; (8000edc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000ece:	6810      	ldr	r0, [r2, #0]
} 
 8000ed0:	40d8      	lsrs	r0, r3
 8000ed2:	4770      	bx	lr
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	08001a32 	.word	0x08001a32
 8000edc:	20000008 	.word	0x20000008

08000ee0 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000ee0:	6803      	ldr	r3, [r0, #0]
{
 8000ee2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000ee6:	07d9      	lsls	r1, r3, #31
{
 8000ee8:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000eea:	d520      	bpl.n	8000f2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eec:	4c35      	ldr	r4, [pc, #212]	; (8000fc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000eee:	69e3      	ldr	r3, [r4, #28]
 8000ef0:	00da      	lsls	r2, r3, #3
 8000ef2:	d432      	bmi.n	8000f5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8000ef4:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8000ef6:	69e3      	ldr	r3, [r4, #28]
 8000ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000efc:	61e3      	str	r3, [r4, #28]
 8000efe:	69e3      	ldr	r3, [r4, #28]
 8000f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f04:	9301      	str	r3, [sp, #4]
 8000f06:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f08:	4e2f      	ldr	r6, [pc, #188]	; (8000fc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8000f0a:	6833      	ldr	r3, [r6, #0]
 8000f0c:	05db      	lsls	r3, r3, #23
 8000f0e:	d526      	bpl.n	8000f5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000f10:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000f12:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8000f16:	d136      	bne.n	8000f86 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8000f18:	6a23      	ldr	r3, [r4, #32]
 8000f1a:	686a      	ldr	r2, [r5, #4]
 8000f1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f20:	4313      	orrs	r3, r2
 8000f22:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000f24:	b11f      	cbz	r7, 8000f2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f26:	69e3      	ldr	r3, [r4, #28]
 8000f28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f2c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8000f2e:	6828      	ldr	r0, [r5, #0]
 8000f30:	0783      	lsls	r3, r0, #30
 8000f32:	d506      	bpl.n	8000f42 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8000f34:	4a23      	ldr	r2, [pc, #140]	; (8000fc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000f36:	68a9      	ldr	r1, [r5, #8]
 8000f38:	6853      	ldr	r3, [r2, #4]
 8000f3a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f3e:	430b      	orrs	r3, r1
 8000f40:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8000f42:	f010 0010 	ands.w	r0, r0, #16
 8000f46:	d01b      	beq.n	8000f80 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000f48:	4a1e      	ldr	r2, [pc, #120]	; (8000fc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000f4a:	68e9      	ldr	r1, [r5, #12]
 8000f4c:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8000f4e:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000f50:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000f54:	430b      	orrs	r3, r1
 8000f56:	6053      	str	r3, [r2, #4]
 8000f58:	e012      	b.n	8000f80 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8000f5a:	2700      	movs	r7, #0
 8000f5c:	e7d4      	b.n	8000f08 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f5e:	6833      	ldr	r3, [r6, #0]
 8000f60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f64:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000f66:	f7ff f933 	bl	80001d0 <HAL_GetTick>
 8000f6a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f6c:	6833      	ldr	r3, [r6, #0]
 8000f6e:	05d8      	lsls	r0, r3, #23
 8000f70:	d4ce      	bmi.n	8000f10 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f72:	f7ff f92d 	bl	80001d0 <HAL_GetTick>
 8000f76:	eba0 0008 	sub.w	r0, r0, r8
 8000f7a:	2864      	cmp	r0, #100	; 0x64
 8000f7c:	d9f6      	bls.n	8000f6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8000f7e:	2003      	movs	r0, #3
}
 8000f80:	b002      	add	sp, #8
 8000f82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000f86:	686a      	ldr	r2, [r5, #4]
 8000f88:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d0c3      	beq.n	8000f18 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000f90:	2001      	movs	r0, #1
 8000f92:	4a0e      	ldr	r2, [pc, #56]	; (8000fcc <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000f94:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000f96:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000f98:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000f9a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000f9e:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8000fa0:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000fa2:	07d9      	lsls	r1, r3, #31
 8000fa4:	d5b8      	bpl.n	8000f18 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8000fa6:	f7ff f913 	bl	80001d0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000faa:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8000fae:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fb0:	6a23      	ldr	r3, [r4, #32]
 8000fb2:	079a      	lsls	r2, r3, #30
 8000fb4:	d4b0      	bmi.n	8000f18 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fb6:	f7ff f90b 	bl	80001d0 <HAL_GetTick>
 8000fba:	1b80      	subs	r0, r0, r6
 8000fbc:	4540      	cmp	r0, r8
 8000fbe:	d9f7      	bls.n	8000fb0 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8000fc0:	e7dd      	b.n	8000f7e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8000fc2:	bf00      	nop
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	40007000 	.word	0x40007000
 8000fcc:	42420440 	.word	0x42420440

08000fd0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000fd0:	6803      	ldr	r3, [r0, #0]
 8000fd2:	68da      	ldr	r2, [r3, #12]
 8000fd4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8000fd8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000fda:	695a      	ldr	r2, [r3, #20]
 8000fdc:	f022 0201 	bic.w	r2, r2, #1
 8000fe0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000fe2:	2320      	movs	r3, #32
 8000fe4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8000fe8:	4770      	bx	lr
	...

08000fec <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000ff0:	6805      	ldr	r5, [r0, #0]
 8000ff2:	68c2      	ldr	r2, [r0, #12]
 8000ff4:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000ff6:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000ff8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001000:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8001002:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001004:	430b      	orrs	r3, r1
 8001006:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001008:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 800100c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001010:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001012:	4313      	orrs	r3, r2
 8001014:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001016:	696b      	ldr	r3, [r5, #20]
 8001018:	6982      	ldr	r2, [r0, #24]
 800101a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800101e:	4313      	orrs	r3, r2
 8001020:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001022:	4b40      	ldr	r3, [pc, #256]	; (8001124 <UART_SetConfig+0x138>)
{
 8001024:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001026:	429d      	cmp	r5, r3
 8001028:	f04f 0419 	mov.w	r4, #25
 800102c:	d146      	bne.n	80010bc <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800102e:	f7ff ff47 	bl	8000ec0 <HAL_RCC_GetPCLK2Freq>
 8001032:	fb04 f300 	mul.w	r3, r4, r0
 8001036:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800103a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800103e:	00b6      	lsls	r6, r6, #2
 8001040:	fbb3 f3f6 	udiv	r3, r3, r6
 8001044:	fbb3 f3f8 	udiv	r3, r3, r8
 8001048:	011e      	lsls	r6, r3, #4
 800104a:	f7ff ff39 	bl	8000ec0 <HAL_RCC_GetPCLK2Freq>
 800104e:	4360      	muls	r0, r4
 8001050:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	fbb0 f7f3 	udiv	r7, r0, r3
 800105a:	f7ff ff31 	bl	8000ec0 <HAL_RCC_GetPCLK2Freq>
 800105e:	4360      	muls	r0, r4
 8001060:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	fbb0 f3f3 	udiv	r3, r0, r3
 800106a:	fbb3 f3f8 	udiv	r3, r3, r8
 800106e:	fb08 7313 	mls	r3, r8, r3, r7
 8001072:	011b      	lsls	r3, r3, #4
 8001074:	3332      	adds	r3, #50	; 0x32
 8001076:	fbb3 f3f8 	udiv	r3, r3, r8
 800107a:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800107e:	f7ff ff1f 	bl	8000ec0 <HAL_RCC_GetPCLK2Freq>
 8001082:	4360      	muls	r0, r4
 8001084:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001088:	0092      	lsls	r2, r2, #2
 800108a:	fbb0 faf2 	udiv	sl, r0, r2
 800108e:	f7ff ff17 	bl	8000ec0 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001092:	4360      	muls	r0, r4
 8001094:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	fbb0 f3f3 	udiv	r3, r0, r3
 800109e:	fbb3 f3f8 	udiv	r3, r3, r8
 80010a2:	fb08 a313 	mls	r3, r8, r3, sl
 80010a6:	011b      	lsls	r3, r3, #4
 80010a8:	3332      	adds	r3, #50	; 0x32
 80010aa:	fbb3 f3f8 	udiv	r3, r3, r8
 80010ae:	f003 030f 	and.w	r3, r3, #15
 80010b2:	433b      	orrs	r3, r7
 80010b4:	4433      	add	r3, r6
 80010b6:	60ab      	str	r3, [r5, #8]
 80010b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010bc:	f7ff fef0 	bl	8000ea0 <HAL_RCC_GetPCLK1Freq>
 80010c0:	fb04 f300 	mul.w	r3, r4, r0
 80010c4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80010c8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80010cc:	00b6      	lsls	r6, r6, #2
 80010ce:	fbb3 f3f6 	udiv	r3, r3, r6
 80010d2:	fbb3 f3f8 	udiv	r3, r3, r8
 80010d6:	011e      	lsls	r6, r3, #4
 80010d8:	f7ff fee2 	bl	8000ea0 <HAL_RCC_GetPCLK1Freq>
 80010dc:	4360      	muls	r0, r4
 80010de:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	fbb0 f7f3 	udiv	r7, r0, r3
 80010e8:	f7ff feda 	bl	8000ea0 <HAL_RCC_GetPCLK1Freq>
 80010ec:	4360      	muls	r0, r4
 80010ee:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80010f8:	fbb3 f3f8 	udiv	r3, r3, r8
 80010fc:	fb08 7313 	mls	r3, r8, r3, r7
 8001100:	011b      	lsls	r3, r3, #4
 8001102:	3332      	adds	r3, #50	; 0x32
 8001104:	fbb3 f3f8 	udiv	r3, r3, r8
 8001108:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800110c:	f7ff fec8 	bl	8000ea0 <HAL_RCC_GetPCLK1Freq>
 8001110:	4360      	muls	r0, r4
 8001112:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001116:	0092      	lsls	r2, r2, #2
 8001118:	fbb0 faf2 	udiv	sl, r0, r2
 800111c:	f7ff fec0 	bl	8000ea0 <HAL_RCC_GetPCLK1Freq>
 8001120:	e7b7      	b.n	8001092 <UART_SetConfig+0xa6>
 8001122:	bf00      	nop
 8001124:	40013800 	.word	0x40013800

08001128 <HAL_UART_Init>:
{
 8001128:	b510      	push	{r4, lr}
  if(huart == NULL)
 800112a:	4604      	mov	r4, r0
 800112c:	b340      	cbz	r0, 8001180 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800112e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001132:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001136:	b91b      	cbnz	r3, 8001140 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001138:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800113c:	f000 fb34 	bl	80017a8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001140:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001142:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001144:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001148:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800114a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800114c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001150:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001152:	f7ff ff4b 	bl	8000fec <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001156:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001158:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800115a:	691a      	ldr	r2, [r3, #16]
 800115c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001160:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001162:	695a      	ldr	r2, [r3, #20]
 8001164:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001168:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800116a:	68da      	ldr	r2, [r3, #12]
 800116c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001170:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001172:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001174:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001176:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800117a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800117e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001180:	2001      	movs	r0, #1
}
 8001182:	bd10      	pop	{r4, pc}

08001184 <HAL_UART_TxCpltCallback>:
 8001184:	4770      	bx	lr

08001186 <HAL_UART_RxCpltCallback>:
 8001186:	4770      	bx	lr

08001188 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001188:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 800118c:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800118e:	2b22      	cmp	r3, #34	; 0x22
 8001190:	d136      	bne.n	8001200 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001192:	6883      	ldr	r3, [r0, #8]
 8001194:	6901      	ldr	r1, [r0, #16]
 8001196:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800119a:	6802      	ldr	r2, [r0, #0]
 800119c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800119e:	d123      	bne.n	80011e8 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80011a0:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80011a2:	b9e9      	cbnz	r1, 80011e0 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80011a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80011a8:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80011ac:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 80011ae:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80011b0:	3c01      	subs	r4, #1
 80011b2:	b2a4      	uxth	r4, r4
 80011b4:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80011b6:	b98c      	cbnz	r4, 80011dc <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80011b8:	6803      	ldr	r3, [r0, #0]
 80011ba:	68da      	ldr	r2, [r3, #12]
 80011bc:	f022 0220 	bic.w	r2, r2, #32
 80011c0:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80011c2:	68da      	ldr	r2, [r3, #12]
 80011c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80011c8:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80011ca:	695a      	ldr	r2, [r3, #20]
 80011cc:	f022 0201 	bic.w	r2, r2, #1
 80011d0:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80011d2:	2320      	movs	r3, #32
 80011d4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80011d8:	f7ff ffd5 	bl	8001186 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 80011dc:	2000      	movs	r0, #0
}
 80011de:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80011e0:	b2d2      	uxtb	r2, r2
 80011e2:	f823 2b01 	strh.w	r2, [r3], #1
 80011e6:	e7e1      	b.n	80011ac <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 80011e8:	b921      	cbnz	r1, 80011f4 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80011ea:	1c59      	adds	r1, r3, #1
 80011ec:	6852      	ldr	r2, [r2, #4]
 80011ee:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80011f0:	701a      	strb	r2, [r3, #0]
 80011f2:	e7dc      	b.n	80011ae <UART_Receive_IT+0x26>
 80011f4:	6852      	ldr	r2, [r2, #4]
 80011f6:	1c59      	adds	r1, r3, #1
 80011f8:	6281      	str	r1, [r0, #40]	; 0x28
 80011fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80011fe:	e7f7      	b.n	80011f0 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8001200:	2002      	movs	r0, #2
 8001202:	bd10      	pop	{r4, pc}

08001204 <HAL_UART_ErrorCallback>:
 8001204:	4770      	bx	lr
	...

08001208 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001208:	6803      	ldr	r3, [r0, #0]
{
 800120a:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800120c:	681a      	ldr	r2, [r3, #0]
{
 800120e:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8001210:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001212:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001214:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8001216:	d107      	bne.n	8001228 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001218:	0696      	lsls	r6, r2, #26
 800121a:	d55a      	bpl.n	80012d2 <HAL_UART_IRQHandler+0xca>
 800121c:	068d      	lsls	r5, r1, #26
 800121e:	d558      	bpl.n	80012d2 <HAL_UART_IRQHandler+0xca>
}
 8001220:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8001224:	f7ff bfb0 	b.w	8001188 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001228:	f015 0501 	ands.w	r5, r5, #1
 800122c:	d102      	bne.n	8001234 <HAL_UART_IRQHandler+0x2c>
 800122e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001232:	d04e      	beq.n	80012d2 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001234:	07d3      	lsls	r3, r2, #31
 8001236:	d505      	bpl.n	8001244 <HAL_UART_IRQHandler+0x3c>
 8001238:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800123a:	bf42      	ittt	mi
 800123c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800123e:	f043 0301 	orrmi.w	r3, r3, #1
 8001242:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001244:	0750      	lsls	r0, r2, #29
 8001246:	d504      	bpl.n	8001252 <HAL_UART_IRQHandler+0x4a>
 8001248:	b11d      	cbz	r5, 8001252 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800124a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800124c:	f043 0302 	orr.w	r3, r3, #2
 8001250:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001252:	0793      	lsls	r3, r2, #30
 8001254:	d504      	bpl.n	8001260 <HAL_UART_IRQHandler+0x58>
 8001256:	b11d      	cbz	r5, 8001260 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001258:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800125a:	f043 0304 	orr.w	r3, r3, #4
 800125e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001260:	0716      	lsls	r6, r2, #28
 8001262:	d504      	bpl.n	800126e <HAL_UART_IRQHandler+0x66>
 8001264:	b11d      	cbz	r5, 800126e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001266:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001268:	f043 0308 	orr.w	r3, r3, #8
 800126c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800126e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001270:	2b00      	cmp	r3, #0
 8001272:	d066      	beq.n	8001342 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001274:	0695      	lsls	r5, r2, #26
 8001276:	d504      	bpl.n	8001282 <HAL_UART_IRQHandler+0x7a>
 8001278:	0688      	lsls	r0, r1, #26
 800127a:	d502      	bpl.n	8001282 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 800127c:	4620      	mov	r0, r4
 800127e:	f7ff ff83 	bl	8001188 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001282:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8001284:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001286:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001288:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800128a:	0711      	lsls	r1, r2, #28
 800128c:	d402      	bmi.n	8001294 <HAL_UART_IRQHandler+0x8c>
 800128e:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001292:	d01a      	beq.n	80012ca <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001294:	f7ff fe9c 	bl	8000fd0 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001298:	6823      	ldr	r3, [r4, #0]
 800129a:	695a      	ldr	r2, [r3, #20]
 800129c:	0652      	lsls	r2, r2, #25
 800129e:	d510      	bpl.n	80012c2 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80012a0:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80012a2:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80012a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80012a8:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80012aa:	b150      	cbz	r0, 80012c2 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80012ac:	4b25      	ldr	r3, [pc, #148]	; (8001344 <HAL_UART_IRQHandler+0x13c>)
 80012ae:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80012b0:	f7ff fa3c 	bl	800072c <HAL_DMA_Abort_IT>
 80012b4:	2800      	cmp	r0, #0
 80012b6:	d044      	beq.n	8001342 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80012b8:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80012ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80012be:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80012c0:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80012c2:	4620      	mov	r0, r4
 80012c4:	f7ff ff9e 	bl	8001204 <HAL_UART_ErrorCallback>
 80012c8:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80012ca:	f7ff ff9b 	bl	8001204 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012ce:	63e5      	str	r5, [r4, #60]	; 0x3c
 80012d0:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80012d2:	0616      	lsls	r6, r2, #24
 80012d4:	d527      	bpl.n	8001326 <HAL_UART_IRQHandler+0x11e>
 80012d6:	060d      	lsls	r5, r1, #24
 80012d8:	d525      	bpl.n	8001326 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80012da:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80012de:	2a21      	cmp	r2, #33	; 0x21
 80012e0:	d12f      	bne.n	8001342 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80012e2:	68a2      	ldr	r2, [r4, #8]
 80012e4:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80012e8:	6a22      	ldr	r2, [r4, #32]
 80012ea:	d117      	bne.n	800131c <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80012ec:	8811      	ldrh	r1, [r2, #0]
 80012ee:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80012f2:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80012f4:	6921      	ldr	r1, [r4, #16]
 80012f6:	b979      	cbnz	r1, 8001318 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80012f8:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80012fa:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80012fc:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80012fe:	3a01      	subs	r2, #1
 8001300:	b292      	uxth	r2, r2
 8001302:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001304:	b9ea      	cbnz	r2, 8001342 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001306:	68da      	ldr	r2, [r3, #12]
 8001308:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800130c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800130e:	68da      	ldr	r2, [r3, #12]
 8001310:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8001318:	3201      	adds	r2, #1
 800131a:	e7ee      	b.n	80012fa <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800131c:	1c51      	adds	r1, r2, #1
 800131e:	6221      	str	r1, [r4, #32]
 8001320:	7812      	ldrb	r2, [r2, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	e7ea      	b.n	80012fc <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001326:	0650      	lsls	r0, r2, #25
 8001328:	d50b      	bpl.n	8001342 <HAL_UART_IRQHandler+0x13a>
 800132a:	064a      	lsls	r2, r1, #25
 800132c:	d509      	bpl.n	8001342 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800132e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001330:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001332:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001336:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001338:	2320      	movs	r3, #32
 800133a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800133e:	f7ff ff21 	bl	8001184 <HAL_UART_TxCpltCallback>
 8001342:	bd70      	pop	{r4, r5, r6, pc}
 8001344:	08001349 	.word	0x08001349

08001348 <UART_DMAAbortOnError>:
{
 8001348:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800134a:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800134c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800134e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001350:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001352:	f7ff ff57 	bl	8001204 <HAL_UART_ErrorCallback>
 8001356:	bd08      	pop	{r3, pc}

08001358 <SystemClock_Config>:
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct =
 8001358:	2228      	movs	r2, #40	; 0x28
{
 800135a:	b510      	push	{r4, lr}
 800135c:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct =
 800135e:	eb0d 0002 	add.w	r0, sp, r2
 8001362:	2100      	movs	r1, #0
 8001364:	f000 fb30 	bl	80019c8 <memset>
  { 0 };
  RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001368:	2214      	movs	r2, #20
 800136a:	2100      	movs	r1, #0
 800136c:	eb0d 0002 	add.w	r0, sp, r2
 8001370:	f000 fb2a 	bl	80019c8 <memset>
  { 0 };
  RCC_PeriphCLKInitTypeDef PeriphClkInit =
 8001374:	2100      	movs	r1, #0
 8001376:	2210      	movs	r2, #16
 8001378:	a801      	add	r0, sp, #4
 800137a:	f000 fb25 	bl	80019c8 <memset>
  { 0 };

  /**Initializes the CPU, AHB and APB busses clocks 
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800137e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001382:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001384:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001386:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001388:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800138a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138e:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001390:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001392:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001394:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001396:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001398:	f7ff fb08 	bl	80009ac <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800139c:	230f      	movs	r3, #15
      | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800139e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80013a2:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a4:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013a6:	4621      	mov	r1, r4
 80013a8:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013aa:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013ac:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ae:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013b0:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013b2:	f7ff fcc3 	bl	8000d3c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80013b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ba:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013bc:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80013be:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013c0:	f7ff fd8e 	bl	8000ee0 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80013c4:	b014      	add	sp, #80	; 0x50
 80013c6:	bd10      	pop	{r4, pc}

080013c8 <main>:
{
 80013c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013cc:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 80013ce:	f7fe fee1 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 80013d2:	f7ff ffc1 	bl	8001358 <SystemClock_Config>
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct =
 80013d6:	2210      	movs	r2, #16
 80013d8:	2100      	movs	r1, #0
 80013da:	a806      	add	r0, sp, #24
 80013dc:	f000 faf4 	bl	80019c8 <memset>
  { 0 };

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE()
 80013e0:	4b88      	ldr	r3, [pc, #544]	; (8001604 <main+0x23c>)
  ;
  __HAL_RCC_GPIOB_CLK_ENABLE()
  ;

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB,
 80013e2:	f24f 6161 	movw	r1, #63073	; 0xf661
  __HAL_RCC_GPIOD_CLK_ENABLE()
 80013e6:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB,
 80013e8:	4887      	ldr	r0, [pc, #540]	; (8001608 <main+0x240>)
  __HAL_RCC_GPIOD_CLK_ENABLE()
 80013ea:	f042 0220 	orr.w	r2, r2, #32
 80013ee:	619a      	str	r2, [r3, #24]
 80013f0:	699a      	ldr	r2, [r3, #24]
          | GPIO_PIN_15 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_9, GPIO_PIN_SET);

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE()
 80013f4:	f002 0220 	and.w	r2, r2, #32
 80013f8:	9203      	str	r2, [sp, #12]
 80013fa:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE()
 80013fc:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pins : PB0 PB10 PB12 PB13 
   PB14 PB15 PB5 PB6
   PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13
      | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fe:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE()
 8001400:	f042 0204 	orr.w	r2, r2, #4
 8001404:	619a      	str	r2, [r3, #24]
 8001406:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001408:	2602      	movs	r6, #2
  __HAL_RCC_GPIOA_CLK_ENABLE()
 800140a:	f002 0204 	and.w	r2, r2, #4
 800140e:	9204      	str	r2, [sp, #16]
 8001410:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE()
 8001412:	699a      	ldr	r2, [r3, #24]
  hadc1.Instance = ADC1;
 8001414:	f8df a20c 	ldr.w	sl, [pc, #524]	; 8001624 <main+0x25c>
  __HAL_RCC_GPIOB_CLK_ENABLE()
 8001418:	f042 0208 	orr.w	r2, r2, #8
 800141c:	619a      	str	r2, [r3, #24]
 800141e:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOB,
 8001420:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE()
 8001422:	f003 0308 	and.w	r3, r3, #8
 8001426:	9305      	str	r3, [sp, #20]
 8001428:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOB,
 800142a:	f7ff faad 	bl	8000988 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 800142e:	230e      	movs	r3, #14
 8001430:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001432:	4b76      	ldr	r3, [pc, #472]	; (800160c <main+0x244>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001434:	a906      	add	r1, sp, #24
 8001436:	4876      	ldr	r0, [pc, #472]	; (8001610 <main+0x248>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001438:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143c:	f7ff f9be 	bl	80007bc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13
 8001440:	f24f 6361 	movw	r3, #63073	; 0xf661
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001444:	a906      	add	r1, sp, #24
 8001446:	4870      	ldr	r0, [pc, #448]	; (8001608 <main+0x240>)
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13
 8001448:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144a:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144c:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001450:	f7ff f9b4 	bl	80007bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001454:	a906      	add	r1, sp, #24
 8001456:	486c      	ldr	r0, [pc, #432]	; (8001608 <main+0x240>)
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001458:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800145a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800145e:	f7ff f9ad 	bl	80007bc <HAL_GPIO_Init>
  hadc1.Instance = ADC1;
 8001462:	4b6c      	ldr	r3, [pc, #432]	; (8001614 <main+0x24c>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001464:	4650      	mov	r0, sl
  hadc1.Instance = ADC1;
 8001466:	f8ca 3000 	str.w	r3, [sl]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800146a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.NbrOfConversion = 1;
 800146e:	f8ca 5010 	str.w	r5, [sl, #16]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001472:	f8ca 301c 	str.w	r3, [sl, #28]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001476:	f8ca 4008 	str.w	r4, [sl, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800147a:	f8ca 400c 	str.w	r4, [sl, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800147e:	f8ca 4014 	str.w	r4, [sl, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001482:	f8ca 4004 	str.w	r4, [sl, #4]
  ADC_ChannelConfTypeDef sConfig =
 8001486:	9406      	str	r4, [sp, #24]
 8001488:	9407      	str	r4, [sp, #28]
 800148a:	9408      	str	r4, [sp, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800148c:	f7ff f864 	bl	8000558 <HAL_ADC_Init>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001490:	a906      	add	r1, sp, #24
 8001492:	4650      	mov	r0, sl
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001494:	9507      	str	r5, [sp, #28]
  sConfig.Channel = ADC_CHANNEL_0;
 8001496:	9406      	str	r4, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001498:	9408      	str	r4, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800149a:	f7fe ff19 	bl	80002d0 <HAL_ADC_ConfigChannel>
  huart1.Init.BaudRate = 9600;
 800149e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart1.Instance = USART1;
 80014a2:	485d      	ldr	r0, [pc, #372]	; (8001618 <main+0x250>)
  huart1.Init.BaudRate = 9600;
 80014a4:	4a5d      	ldr	r2, [pc, #372]	; (800161c <main+0x254>)
      serial_data = 0x01FF;            // dado a serializar (dig | val7seg)
 80014a6:	f240 15ff 	movw	r5, #511	; 0x1ff
  huart1.Init.BaudRate = 9600;
 80014aa:	e880 000c 	stmia.w	r0, {r2, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014ae:	230c      	movs	r3, #12
  int16_t val7seg = 0x00FF,          // inicia 7-seg com 0xF (tudo apagado)
 80014b0:	26ff      	movs	r6, #255	; 0xff
      uniADC = 0;                      // ini unidade de minuto
 80014b2:	4627      	mov	r7, r4
      dezADC = 0,                      // ini dezena de seg
 80014b4:	46a1      	mov	r9, r4
      cenADC = 0,                      // ini unidade de seg
 80014b6:	46a3      	mov	fp, r4
  int milADC = 0,                    // ini decimo de seg
 80014b8:	46a0      	mov	r8, r4
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014ba:	6143      	str	r3, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014bc:	6084      	str	r4, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014be:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014c0:	6104      	str	r4, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c2:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c4:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014c6:	f7ff fe2f 	bl	8001128 <HAL_UART_Init>
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80014ca:	4622      	mov	r2, r4
 80014cc:	4621      	mov	r1, r4
 80014ce:	2007      	movs	r0, #7
 80014d0:	f7ff f8d6 	bl	8000680 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80014d4:	2007      	movs	r0, #7
 80014d6:	f7ff f907 	bl	80006e8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80014da:	4622      	mov	r2, r4
 80014dc:	4621      	mov	r1, r4
 80014de:	2009      	movs	r0, #9
 80014e0:	f7ff f8ce 	bl	8000680 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80014e4:	2009      	movs	r0, #9
 80014e6:	f7ff f8ff 	bl	80006e8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80014ea:	4622      	mov	r2, r4
 80014ec:	4621      	mov	r1, r4
 80014ee:	2008      	movs	r0, #8
 80014f0:	f7ff f8c6 	bl	8000680 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80014f4:	2008      	movs	r0, #8
 80014f6:	f7ff f8f7 	bl	80006e8 <HAL_NVIC_EnableIRQ>
  reset_pin_GPIOs();
 80014fa:	f000 f8e5 	bl	80016c8 <reset_pin_GPIOs>
      HAL_ADC_Start_IT(&hadc1);        // dispara ADC p/ converso por IRQ
 80014fe:	f8cd a004 	str.w	sl, [sp, #4]
      switch (sttVARRE)
 8001502:	f8df a124 	ldr.w	sl, [pc, #292]	; 8001628 <main+0x260>
    if (get_modo_oper() == 1)
 8001506:	f000 f9e3 	bl	80018d0 <get_modo_oper>
 800150a:	2801      	cmp	r0, #1
 800150c:	d105      	bne.n	800151a <main+0x152>
      set_modo_oper(0);                // muda modo_oper p/ 0
 800150e:	2000      	movs	r0, #0
 8001510:	f000 f9ce 	bl	80018b0 <set_modo_oper>
      HAL_ADC_Start_IT(&hadc1);        // dispara ADC p/ converso por IRQ
 8001514:	9801      	ldr	r0, [sp, #4]
 8001516:	f7fe ff97 	bl	8000448 <HAL_ADC_Start_IT>
    if (get_modo_oper() == 2)            // entra qdo valor val_adc atualizado
 800151a:	f000 f9d9 	bl	80018d0 <get_modo_oper>
 800151e:	2802      	cmp	r0, #2
 8001520:	d11f      	bne.n	8001562 <main+0x19a>
      miliVolt = val_adc * 3300 / 4095;
 8001522:	4b3f      	ldr	r3, [pc, #252]	; (8001620 <main+0x258>)
      set_modo_oper(0);                // zera var modo_oper
 8001524:	2000      	movs	r0, #0
      miliVolt = val_adc * 3300 / 4095;
 8001526:	f9b3 8000 	ldrsh.w	r8, [r3]
 800152a:	f640 43e4 	movw	r3, #3300	; 0xce4
 800152e:	fb03 f308 	mul.w	r3, r3, r8
 8001532:	f640 78ff 	movw	r8, #4095	; 0xfff
 8001536:	fb93 f3f8 	sdiv	r3, r3, r8
      uniADC = miliVolt / 1000;
 800153a:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 800153e:	fbb3 f7f8 	udiv	r7, r3, r8
      dezADC = (miliVolt - (uniADC * 1000)) / 100;
 8001542:	fb08 3317 	mls	r3, r8, r7, r3
 8001546:	f04f 0864 	mov.w	r8, #100	; 0x64
 800154a:	fbb3 f9f8 	udiv	r9, r3, r8
      cenADC = (miliVolt - (uniADC * 1000) - (dezADC * 100)) / 10;
 800154e:	fb08 3319 	mls	r3, r8, r9, r3
 8001552:	f04f 080a 	mov.w	r8, #10
 8001556:	fbb3 fbf8 	udiv	fp, r3, r8
      milADC = miliVolt - (uniADC * 1000) - (dezADC * 100) - (cenADC * 10);
 800155a:	fb08 381b 	mls	r8, r8, fp, r3
      set_modo_oper(0);                // zera var modo_oper
 800155e:	f000 f9a7 	bl	80018b0 <set_modo_oper>
    if ((HAL_GetTick() - tIN_varre) > DT_VARRE)  // se ++0,1s atualiza o display
 8001562:	f7fe fe35 	bl	80001d0 <HAL_GetTick>
 8001566:	1b00      	subs	r0, r0, r4
 8001568:	2805      	cmp	r0, #5
 800156a:	d9cc      	bls.n	8001506 <main+0x13e>
      tIN_varre = HAL_GetTick();         // salva tIN p/ prox tempo varredura
 800156c:	f7fe fe30 	bl	80001d0 <HAL_GetTick>
      switch (sttVARRE)
 8001570:	f89a 3000 	ldrb.w	r3, [sl]
 8001574:	2b03      	cmp	r3, #3
 8001576:	d80b      	bhi.n	8001590 <main+0x1c8>
 8001578:	e8df f003 	tbb	[pc, r3]
 800157c:	02132534 	.word	0x02132534
          sttVARRE = DIG_CENS;           // ajusta p/ prox digito
 8001580:	2302      	movs	r3, #2
          val7seg = conv_7_seg(milADC);
 8001582:	4640      	mov	r0, r8
          sttVARRE = DIG_CENS;           // ajusta p/ prox digito
 8001584:	f88a 3000 	strb.w	r3, [sl]
          val7seg = conv_7_seg(milADC);
 8001588:	f000 f866 	bl	8001658 <conv_7_seg>
          serial_data = 0x0008;          // display #1
 800158c:	2508      	movs	r5, #8
          val7seg = conv_7_seg(milADC);
 800158e:	4606      	mov	r6, r0
      tIN_varre = HAL_GetTick();          // tmp atual em que fez essa varredura
 8001590:	f7fe fe1e 	bl	80001d0 <HAL_GetTick>
      serial_data |= val7seg;              // OR com val7seg = dado a serializar
 8001594:	4335      	orrs	r5, r6
 8001596:	b22d      	sxth	r5, r5
      tIN_varre = HAL_GetTick();          // tmp atual em que fez essa varredura
 8001598:	4604      	mov	r4, r0
      serializar(serial_data);           // serializa dado p/74HC595 (shift reg)
 800159a:	4628      	mov	r0, r5
 800159c:	f000 f868 	bl	8001670 <serializar>
 80015a0:	e7b1      	b.n	8001506 <main+0x13e>
          sttVARRE = DIG_DEC;            // ajusta p/ prox digito
 80015a2:	2301      	movs	r3, #1
 80015a4:	f88a 3000 	strb.w	r3, [sl]
          if (cenADC > 0 || dezADC > 0 || uniADC > 0)
 80015a8:	f1bb 0f00 	cmp.w	fp, #0
 80015ac:	d103      	bne.n	80015b6 <main+0x1ee>
 80015ae:	f1b9 0f00 	cmp.w	r9, #0
 80015b2:	d100      	bne.n	80015b6 <main+0x1ee>
 80015b4:	b12f      	cbz	r7, 80015c2 <main+0x1fa>
            val7seg = conv_7_seg(cenADC);
 80015b6:	4658      	mov	r0, fp
            val7seg = conv_7_seg(DIGITO_APAGADO);
 80015b8:	f000 f84e 	bl	8001658 <conv_7_seg>
          serial_data = 0x00004;         // display #2
 80015bc:	2504      	movs	r5, #4
            val7seg = conv_7_seg(DIGITO_APAGADO);
 80015be:	4606      	mov	r6, r0
 80015c0:	e7e6      	b.n	8001590 <main+0x1c8>
 80015c2:	2010      	movs	r0, #16
 80015c4:	e7f8      	b.n	80015b8 <main+0x1f0>
          sttVARRE = DIG_UNI;            // ajusta p/ prox digito
 80015c6:	2300      	movs	r3, #0
 80015c8:	f88a 3000 	strb.w	r3, [sl]
          if (dezADC > 0 || uniADC > 0)
 80015cc:	f1b9 0f00 	cmp.w	r9, #0
 80015d0:	d100      	bne.n	80015d4 <main+0x20c>
 80015d2:	b12f      	cbz	r7, 80015e0 <main+0x218>
            val7seg = conv_7_seg(dezADC);
 80015d4:	4648      	mov	r0, r9
            val7seg = conv_7_seg(DIGITO_APAGADO);
 80015d6:	f000 f83f 	bl	8001658 <conv_7_seg>
          serial_data = 0x0002;          // display #3
 80015da:	2502      	movs	r5, #2
            val7seg = conv_7_seg(DIGITO_APAGADO);
 80015dc:	4606      	mov	r6, r0
 80015de:	e7d7      	b.n	8001590 <main+0x1c8>
 80015e0:	2010      	movs	r0, #16
 80015e2:	e7f8      	b.n	80015d6 <main+0x20e>
          sttVARRE = DIG_MILS;           // ajusta p/ prox digito
 80015e4:	2303      	movs	r3, #3
 80015e6:	f88a 3000 	strb.w	r3, [sl]
          if (uniADC > 0)
 80015ea:	b137      	cbz	r7, 80015fa <main+0x232>
            val7seg = conv_7_seg(uniADC);
 80015ec:	4638      	mov	r0, r7
 80015ee:	f000 f833 	bl	8001658 <conv_7_seg>
            val7seg &= 0x7FFF;            // liga o ponto decimal
 80015f2:	f3c0 060e 	ubfx	r6, r0, #0, #15
          serial_data = 0x0001;          // display #3
 80015f6:	2501      	movs	r5, #1
 80015f8:	e7ca      	b.n	8001590 <main+0x1c8>
            val7seg = conv_7_seg(DIGITO_APAGADO);
 80015fa:	2010      	movs	r0, #16
 80015fc:	f000 f82c 	bl	8001658 <conv_7_seg>
 8001600:	4606      	mov	r6, r0
 8001602:	e7f8      	b.n	80015f6 <main+0x22e>
 8001604:	40021000 	.word	0x40021000
 8001608:	40010c00 	.word	0x40010c00
 800160c:	10210000 	.word	0x10210000
 8001610:	40010800 	.word	0x40010800
 8001614:	40012400 	.word	0x40012400
 8001618:	2000006c 	.word	0x2000006c
 800161c:	40013800 	.word	0x40013800
 8001620:	2000002a 	.word	0x2000002a
 8001624:	2000003c 	.word	0x2000003c
 8001628:	20000028 	.word	0x20000028

0800162c <HAL_ADC_ConvCpltCallback>:
}

/* USER CODE BEGIN 4 */
// fn que atende ao callback da ISR do conversor ADC1
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800162c:	b508      	push	{r3, lr}
  if (hadc->Instance == ADC1)
 800162e:	6802      	ldr	r2, [r0, #0]
 8001630:	4b06      	ldr	r3, [pc, #24]	; (800164c <HAL_ADC_ConvCpltCallback+0x20>)
 8001632:	429a      	cmp	r2, r3
 8001634:	d109      	bne.n	800164a <HAL_ADC_ConvCpltCallback+0x1e>
  {
    val_adc = HAL_ADC_GetValue(&hadc1);  // capta valor adc
 8001636:	4806      	ldr	r0, [pc, #24]	; (8001650 <HAL_ADC_ConvCpltCallback+0x24>)
 8001638:	f7fe fdd0 	bl	80001dc <HAL_ADC_GetValue>
 800163c:	4b05      	ldr	r3, [pc, #20]	; (8001654 <HAL_ADC_ConvCpltCallback+0x28>)
 800163e:	8018      	strh	r0, [r3, #0]
    set_modo_oper(2);
 8001640:	2002      	movs	r0, #2
    ;                  // alterou valor lido
  }
}
 8001642:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    set_modo_oper(2);
 8001646:	f000 b933 	b.w	80018b0 <set_modo_oper>
 800164a:	bd08      	pop	{r3, pc}
 800164c:	40012400 	.word	0x40012400
 8001650:	2000003c 	.word	0x2000003c
 8001654:	2000002a 	.word	0x2000002a

08001658 <conv_7_seg>:
Ordem dos bits no registrador de deslocamento:
dp g f e d c b a 0 0 0 0 0 0 0 0       (fara' um OR no retorno)
OBS: esta rotina nao liga  o DP...
 ----------------------------------------------------------------------------*/
int16_t conv_7_seg(int NumHex)
{
 8001658:	2810      	cmp	r0, #16
 800165a:	bf9a      	itte	ls
 800165c:	4b02      	ldrls	r3, [pc, #8]	; (8001668 <conv_7_seg+0x10>)
 800165e:	f933 0010 	ldrshls.w	r0, [r3, r0, lsl #1]
 8001662:	4802      	ldrhi	r0, [pc, #8]	; (800166c <conv_7_seg+0x14>)
  }
  if (TIPO_DISPLAY == 0)             // ANODO COMUM sai como a tabela
    return sseg;
  else                               // CATODO inverte bits (bitwise)
    return ~sseg;
}
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	08001a00 	.word	0x08001a00
 800166c:	ffffbf00 	.word	0xffffbf00

08001670 <serializar>:

// FUNCAO que serializa os dados de 'ser_data' o 74HC595
void serializar(int ser_data)
{
 8001670:	b570      	push	{r4, r5, r6, lr}
 8001672:	4606      	mov	r6, r0
  int stts = 15;                 // envia bit MSB 1o. = dp na placa
 8001674:	240f      	movs	r4, #15
  {
    if ((ser_data >> stts) & 1)  // se ser_data desloc >> ssts ='1'
    {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   // SDATA=1
    } else {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // SDATA=0
 8001676:	4d13      	ldr	r5, [pc, #76]	; (80016c4 <serializar+0x54>)
    if ((ser_data >> stts) & 1)  // se ser_data desloc >> ssts ='1'
 8001678:	fa46 f204 	asr.w	r2, r6, r4
 800167c:	f012 0201 	ands.w	r2, r2, #1
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   // SDATA=1
 8001680:	bf18      	it	ne
 8001682:	2201      	movne	r2, #1
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // SDATA=0
 8001684:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001688:	4628      	mov	r0, r5
 800168a:	f7ff f97d 	bl	8000988 <HAL_GPIO_WritePin>
    }
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);      // SCK=1
 800168e:	2201      	movs	r2, #1
 8001690:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001694:	480b      	ldr	r0, [pc, #44]	; (80016c4 <serializar+0x54>)
 8001696:	f7ff f977 	bl	8000988 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);    // SCK=0
 800169a:	2200      	movs	r2, #0
 800169c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016a0:	4808      	ldr	r0, [pc, #32]	; (80016c4 <serializar+0x54>)
 80016a2:	f7ff f971 	bl	8000988 <HAL_GPIO_WritePin>
    stts--;
  } while (stts>=0);
 80016a6:	f114 34ff 	adds.w	r4, r4, #4294967295
 80016aa:	d2e5      	bcs.n	8001678 <serializar+0x8>
	// depois de serializar tudo, tem que gerar RCK
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);      // RCK=1
 80016ac:	2201      	movs	r2, #1
 80016ae:	2140      	movs	r1, #64	; 0x40
 80016b0:	4804      	ldr	r0, [pc, #16]	; (80016c4 <serializar+0x54>)
 80016b2:	f7ff f969 	bl	8000988 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);    // RCK=0
}
 80016b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);    // RCK=0
 80016ba:	2200      	movs	r2, #0
 80016bc:	2140      	movs	r1, #64	; 0x40
 80016be:	4801      	ldr	r0, [pc, #4]	; (80016c4 <serializar+0x54>)
 80016c0:	f7ff b962 	b.w	8000988 <HAL_GPIO_WritePin>
 80016c4:	40010c00 	.word	0x40010c00

080016c8 <reset_pin_GPIOs>:

// esta funo zera os pinos ao inicializar a placa
void reset_pin_GPIOs (void)
{
 80016c8:	b510      	push	{r4, lr}
  // garantir que pinos serial comecam com zero
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);     // SDATA=0
 80016ca:	4c0a      	ldr	r4, [pc, #40]	; (80016f4 <reset_pin_GPIOs+0x2c>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	4620      	mov	r0, r4
 80016d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016d4:	f7ff f958 	bl	8000988 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);      // SCK=0
 80016d8:	4620      	mov	r0, r4
 80016da:	2200      	movs	r2, #0
 80016dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016e0:	f7ff f952 	bl	8000988 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);      // RCK=0
 80016e4:	4620      	mov	r0, r4
}
 80016e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);      // RCK=0
 80016ea:	2200      	movs	r2, #0
 80016ec:	2140      	movs	r1, #64	; 0x40
 80016ee:	f7ff b94b 	b.w	8000988 <HAL_GPIO_WritePin>
 80016f2:	bf00      	nop
 80016f4:	40010c00 	.word	0x40010c00

080016f8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016f8:	4b0e      	ldr	r3, [pc, #56]	; (8001734 <HAL_MspInit+0x3c>)
{
 80016fa:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80016fc:	699a      	ldr	r2, [r3, #24]
 80016fe:	f042 0201 	orr.w	r2, r2, #1
 8001702:	619a      	str	r2, [r3, #24]
 8001704:	699a      	ldr	r2, [r3, #24]
 8001706:	f002 0201 	and.w	r2, r2, #1
 800170a:	9200      	str	r2, [sp, #0]
 800170c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800170e:	69da      	ldr	r2, [r3, #28]
 8001710:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001714:	61da      	str	r2, [r3, #28]
 8001716:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001718:	4a07      	ldr	r2, [pc, #28]	; (8001738 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800171a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800171e:	9301      	str	r3, [sp, #4]
 8001720:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001722:	6853      	ldr	r3, [r2, #4]
 8001724:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001728:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800172c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800172e:	b002      	add	sp, #8
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000
 8001738:	40010000 	.word	0x40010000

0800173c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800173c:	b510      	push	{r4, lr}
 800173e:	4604      	mov	r4, r0
 8001740:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001742:	2210      	movs	r2, #16
 8001744:	2100      	movs	r1, #0
 8001746:	a802      	add	r0, sp, #8
 8001748:	f000 f93e 	bl	80019c8 <memset>
  if(hadc->Instance==ADC1)
 800174c:	6822      	ldr	r2, [r4, #0]
 800174e:	4b14      	ldr	r3, [pc, #80]	; (80017a0 <HAL_ADC_MspInit+0x64>)
 8001750:	429a      	cmp	r2, r3
 8001752:	d123      	bne.n	800179c <HAL_ADC_MspInit+0x60>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001754:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001758:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175a:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 800175c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001760:	619a      	str	r2, [r3, #24]
 8001762:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001764:	480f      	ldr	r0, [pc, #60]	; (80017a4 <HAL_ADC_MspInit+0x68>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001766:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800176a:	9200      	str	r2, [sp, #0]
 800176c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176e:	699a      	ldr	r2, [r3, #24]
 8001770:	f042 0204 	orr.w	r2, r2, #4
 8001774:	619a      	str	r2, [r3, #24]
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	9301      	str	r3, [sp, #4]
 800177e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001780:	2301      	movs	r3, #1
 8001782:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001784:	2303      	movs	r3, #3
 8001786:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001788:	f7ff f818 	bl	80007bc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800178c:	2200      	movs	r2, #0
 800178e:	2012      	movs	r0, #18
 8001790:	4611      	mov	r1, r2
 8001792:	f7fe ff75 	bl	8000680 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001796:	2012      	movs	r0, #18
 8001798:	f7fe ffa6 	bl	80006e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800179c:	b006      	add	sp, #24
 800179e:	bd10      	pop	{r4, pc}
 80017a0:	40012400 	.word	0x40012400
 80017a4:	40010800 	.word	0x40010800

080017a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017a8:	b510      	push	{r4, lr}
 80017aa:	4604      	mov	r4, r0
 80017ac:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ae:	2210      	movs	r2, #16
 80017b0:	2100      	movs	r1, #0
 80017b2:	a802      	add	r0, sp, #8
 80017b4:	f000 f908 	bl	80019c8 <memset>
  if(huart->Instance==USART1)
 80017b8:	6822      	ldr	r2, [r4, #0]
 80017ba:	4b1b      	ldr	r3, [pc, #108]	; (8001828 <HAL_UART_MspInit+0x80>)
 80017bc:	429a      	cmp	r2, r3
 80017be:	d130      	bne.n	8001822 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017c0:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80017c4:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c6:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 80017c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80017cc:	619a      	str	r2, [r3, #24]
 80017ce:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d0:	4816      	ldr	r0, [pc, #88]	; (800182c <HAL_UART_MspInit+0x84>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80017d2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80017d6:	9200      	str	r2, [sp, #0]
 80017d8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017dc:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017de:	f042 0204 	orr.w	r2, r2, #4
 80017e2:	619a      	str	r2, [r3, #24]
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	f003 0304 	and.w	r3, r3, #4
 80017ea:	9301      	str	r3, [sp, #4]
 80017ec:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017f2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f4:	2302      	movs	r3, #2
 80017f6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017f8:	2303      	movs	r3, #3
 80017fa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fc:	f7fe ffde 	bl	80007bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001800:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001804:	a902      	add	r1, sp, #8
 8001806:	4809      	ldr	r0, [pc, #36]	; (800182c <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001808:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800180a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180e:	f7fe ffd5 	bl	80007bc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001812:	2025      	movs	r0, #37	; 0x25
 8001814:	4622      	mov	r2, r4
 8001816:	4621      	mov	r1, r4
 8001818:	f7fe ff32 	bl	8000680 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800181c:	2025      	movs	r0, #37	; 0x25
 800181e:	f7fe ff63 	bl	80006e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001822:	b006      	add	sp, #24
 8001824:	bd10      	pop	{r4, pc}
 8001826:	bf00      	nop
 8001828:	40013800 	.word	0x40013800
 800182c:	40010800 	.word	0x40010800

08001830 <NMI_Handler>:
 8001830:	4770      	bx	lr

08001832 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8001832:	e7fe      	b.n	8001832 <HardFault_Handler>

08001834 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8001834:	e7fe      	b.n	8001834 <MemManage_Handler>

08001836 <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8001836:	e7fe      	b.n	8001836 <BusFault_Handler>

08001838 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8001838:	e7fe      	b.n	8001838 <UsageFault_Handler>

0800183a <SVC_Handler>:
 800183a:	4770      	bx	lr

0800183c <DebugMon_Handler>:
 800183c:	4770      	bx	lr

0800183e <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 800183e:	4770      	bx	lr

08001840 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001840:	f7fe bcba 	b.w	80001b8 <HAL_IncTick>

08001844 <EXTI1_IRQHandler>:

/**
 * @brief This function handles EXTI line1 interrupt.
 */
void EXTI1_IRQHandler(void)
{
 8001844:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI1_IRQn 0 */
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  if ((HAL_GetTick() - tIN_IRQ1) > DT_DEBOUNCING)
 8001846:	f7fe fcc3 	bl	80001d0 <HAL_GetTick>
 800184a:	4c0d      	ldr	r4, [pc, #52]	; (8001880 <EXTI1_IRQHandler+0x3c>)
 800184c:	6823      	ldr	r3, [r4, #0]
 800184e:	1ac0      	subs	r0, r0, r3
 8001850:	28fa      	cmp	r0, #250	; 0xfa
 8001852:	d90f      	bls.n	8001874 <EXTI1_IRQHandler+0x30>
  {
    tIN_IRQ1 = HAL_GetTick();                // tIN (ms) da ltima IRQ1
 8001854:	f7fe fcbc 	bl	80001d0 <HAL_GetTick>
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 0)
 8001858:	2102      	movs	r1, #2
    tIN_IRQ1 = HAL_GetTick();                // tIN (ms) da ltima IRQ1
 800185a:	6020      	str	r0, [r4, #0]
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 0)
 800185c:	4809      	ldr	r0, [pc, #36]	; (8001884 <EXTI1_IRQHandler+0x40>)
 800185e:	f7ff f88d 	bl	800097c <HAL_GPIO_ReadPin>
 8001862:	b938      	cbnz	r0, 8001874 <EXTI1_IRQHandler+0x30>
    {
      ++modo_oper;                          // incrementa modo operao
 8001864:	4b08      	ldr	r3, [pc, #32]	; (8001888 <EXTI1_IRQHandler+0x44>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	3201      	adds	r2, #1
 800186a:	601a      	str	r2, [r3, #0]
      if (modo_oper > MAX_MODO_OPER)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	2a02      	cmp	r2, #2
        modo_oper = 0;                          // se >MAX voltar modo_oper=0
 8001870:	bf88      	it	hi
 8001872:	6018      	strhi	r0, [r3, #0]
    }
  }
  /* USER CODE END EXTI1_IRQn 0 */
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001874:	2002      	movs	r0, #2
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001876:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800187a:	f7ff b88b 	b.w	8000994 <HAL_GPIO_EXTI_IRQHandler>
 800187e:	bf00      	nop
 8001880:	20000030 	.word	0x20000030
 8001884:	40010800 	.word	0x40010800
 8001888:	2000002c 	.word	0x2000002c

0800188c <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800188c:	2004      	movs	r0, #4
 800188e:	f7ff b881 	b.w	8000994 <HAL_GPIO_EXTI_IRQHandler>

08001892 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001892:	2008      	movs	r0, #8
 8001894:	f7ff b87e 	b.w	8000994 <HAL_GPIO_EXTI_IRQHandler>

08001898 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001898:	4801      	ldr	r0, [pc, #4]	; (80018a0 <ADC1_2_IRQHandler+0x8>)
 800189a:	f7fe bca3 	b.w	80001e4 <HAL_ADC_IRQHandler>
 800189e:	bf00      	nop
 80018a0:	2000003c 	.word	0x2000003c

080018a4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80018a4:	4801      	ldr	r0, [pc, #4]	; (80018ac <USART1_IRQHandler+0x8>)
 80018a6:	f7ff bcaf 	b.w	8001208 <HAL_UART_IRQHandler>
 80018aa:	bf00      	nop
 80018ac:	2000006c 	.word	0x2000006c

080018b0 <set_modo_oper>:
  __ASM volatile ("cpsid i" : : : "memory");
 80018b0:	b672      	cpsid	i
// fn que permite setar o valor da var modo_oper
void set_modo_oper(int m)
{
  // OBS: seo crtica, desabilitamos todas as IRQs p/ atualizar var
  __disable_irq();                     // desabilita IRQs
  if (m > MAX_MODO_OPER)                // se x maior MAX permitido
 80018b2:	2802      	cmp	r0, #2
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <set_modo_oper+0x1c>)
 80018b6:	dd03      	ble.n	80018c0 <set_modo_oper+0x10>
  {
    modo_oper = MAX_MODO_OPER;           // set apenas com max
 80018b8:	2202      	movs	r2, #2
  }
  else if (m < 0)                      // se x menor que 0
  {
    modo_oper = 0;                       // set com 0
 80018ba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80018bc:	b662      	cpsie	i
 80018be:	4770      	bx	lr
  else if (m < 0)                      // se x menor que 0
 80018c0:	2800      	cmp	r0, #0
 80018c2:	da01      	bge.n	80018c8 <set_modo_oper+0x18>
    modo_oper = 0;                       // set com 0
 80018c4:	2200      	movs	r2, #0
 80018c6:	e7f8      	b.n	80018ba <set_modo_oper+0xa>
  }
  else                                // valor no intervalo 0-MAX
  {
    modo_oper = m;                       // modifica modo_oper
 80018c8:	6018      	str	r0, [r3, #0]
 80018ca:	e7f7      	b.n	80018bc <set_modo_oper+0xc>
 80018cc:	2000002c 	.word	0x2000002c

080018d0 <get_modo_oper>:
  __ASM volatile ("cpsid i" : : : "memory");
 80018d0:	b672      	cpsid	i
int get_modo_oper(void)
{
  static int x;                        // var local recebe modo_oper
  // OBS: seo crtica, desabilitamos todas as IRQs p/ atualizar var
  __disable_irq();                     // desabilita IRQs
  x = modo_oper;                       // faz x = modo_oper
 80018d2:	4b03      	ldr	r3, [pc, #12]	; (80018e0 <get_modo_oper+0x10>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	4b03      	ldr	r3, [pc, #12]	; (80018e4 <get_modo_oper+0x14>)
 80018d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80018da:	b662      	cpsie	i
  __enable_irq();                      // volta habilitar IRQs
  return x;                            // retorna x (=modo_oper)
}
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	4770      	bx	lr
 80018e0:	2000002c 	.word	0x2000002c
 80018e4:	20000034 	.word	0x20000034

080018e8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80018e8:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <SystemInit+0x40>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	f042 0201 	orr.w	r2, r2, #1
 80018f0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80018f2:	6859      	ldr	r1, [r3, #4]
 80018f4:	4a0d      	ldr	r2, [pc, #52]	; (800192c <SystemInit+0x44>)
 80018f6:	400a      	ands	r2, r1
 80018f8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001900:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001904:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800190c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800190e:	685a      	ldr	r2, [r3, #4]
 8001910:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001914:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001916:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800191a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800191c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001920:	4b03      	ldr	r3, [pc, #12]	; (8001930 <SystemInit+0x48>)
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	40021000 	.word	0x40021000
 800192c:	f8ff0000 	.word	0xf8ff0000
 8001930:	e000ed00 	.word	0xe000ed00

08001934 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001934:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001936:	e003      	b.n	8001940 <LoopCopyDataInit>

08001938 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800193a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800193c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800193e:	3104      	adds	r1, #4

08001940 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001940:	480a      	ldr	r0, [pc, #40]	; (800196c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001942:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001944:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001946:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001948:	d3f6      	bcc.n	8001938 <CopyDataInit>
  ldr r2, =_sbss
 800194a:	4a0a      	ldr	r2, [pc, #40]	; (8001974 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800194c:	e002      	b.n	8001954 <LoopFillZerobss>

0800194e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800194e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001950:	f842 3b04 	str.w	r3, [r2], #4

08001954 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001954:	4b08      	ldr	r3, [pc, #32]	; (8001978 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001956:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001958:	d3f9      	bcc.n	800194e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800195a:	f7ff ffc5 	bl	80018e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800195e:	f000 f80f 	bl	8001980 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001962:	f7ff fd31 	bl	80013c8 <main>
  bx lr
 8001966:	4770      	bx	lr
  ldr r3, =_sidata
 8001968:	08001a44 	.word	0x08001a44
  ldr r0, =_sdata
 800196c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001970:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001974:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001978:	200000ac 	.word	0x200000ac

0800197c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800197c:	e7fe      	b.n	800197c <CAN1_RX1_IRQHandler>
	...

08001980 <__libc_init_array>:
 8001980:	b570      	push	{r4, r5, r6, lr}
 8001982:	2500      	movs	r5, #0
 8001984:	4e0c      	ldr	r6, [pc, #48]	; (80019b8 <__libc_init_array+0x38>)
 8001986:	4c0d      	ldr	r4, [pc, #52]	; (80019bc <__libc_init_array+0x3c>)
 8001988:	1ba4      	subs	r4, r4, r6
 800198a:	10a4      	asrs	r4, r4, #2
 800198c:	42a5      	cmp	r5, r4
 800198e:	d109      	bne.n	80019a4 <__libc_init_array+0x24>
 8001990:	f000 f822 	bl	80019d8 <_init>
 8001994:	2500      	movs	r5, #0
 8001996:	4e0a      	ldr	r6, [pc, #40]	; (80019c0 <__libc_init_array+0x40>)
 8001998:	4c0a      	ldr	r4, [pc, #40]	; (80019c4 <__libc_init_array+0x44>)
 800199a:	1ba4      	subs	r4, r4, r6
 800199c:	10a4      	asrs	r4, r4, #2
 800199e:	42a5      	cmp	r5, r4
 80019a0:	d105      	bne.n	80019ae <__libc_init_array+0x2e>
 80019a2:	bd70      	pop	{r4, r5, r6, pc}
 80019a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019a8:	4798      	blx	r3
 80019aa:	3501      	adds	r5, #1
 80019ac:	e7ee      	b.n	800198c <__libc_init_array+0xc>
 80019ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019b2:	4798      	blx	r3
 80019b4:	3501      	adds	r5, #1
 80019b6:	e7f2      	b.n	800199e <__libc_init_array+0x1e>
 80019b8:	08001a3c 	.word	0x08001a3c
 80019bc:	08001a3c 	.word	0x08001a3c
 80019c0:	08001a3c 	.word	0x08001a3c
 80019c4:	08001a40 	.word	0x08001a40

080019c8 <memset>:
 80019c8:	4603      	mov	r3, r0
 80019ca:	4402      	add	r2, r0
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d100      	bne.n	80019d2 <memset+0xa>
 80019d0:	4770      	bx	lr
 80019d2:	f803 1b01 	strb.w	r1, [r3], #1
 80019d6:	e7f9      	b.n	80019cc <memset+0x4>

080019d8 <_init>:
 80019d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019da:	bf00      	nop
 80019dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019de:	bc08      	pop	{r3}
 80019e0:	469e      	mov	lr, r3
 80019e2:	4770      	bx	lr

080019e4 <_fini>:
 80019e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019e6:	bf00      	nop
 80019e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019ea:	bc08      	pop	{r3}
 80019ec:	469e      	mov	lr, r3
 80019ee:	4770      	bx	lr
