

================================================================
== Vitis HLS Report for 'pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_118_6'
================================================================
* Date:           Wed Feb 25 16:07:22 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        unet_pvm_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.876 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.170 us|  0.170 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_6  |       32|       32|         1|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     119|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      26|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      26|     312|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |sparsemux_65_5_18_1_1_U857  |sparsemux_65_5_18_1_1  |        0|   0|  0|  148|    0|
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                       |                       |        0|   0|  0|  148|    0|
    +----------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln118_fu_402_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln120_1_fu_565_p2   |         +|   0|  0|  26|          19|          19|
    |mean_3_fu_559_p2        |         +|   0|  0|  25|          18|          18|
    |and_ln120_fu_593_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_396_p2    |      icmp|   0|  0|  14|           6|           7|
    |mean_4_fu_613_p3        |    select|   0|  0|  17|           1|          18|
    |select_ln120_fu_605_p3  |    select|   0|  0|  18|           1|          17|
    |xor_ln120_1_fu_599_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln120_fu_587_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 119|          54|          84|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_4          |   9|          2|    6|         12|
    |ap_sig_allocacmp_mean_load_2  |   9|          2|   18|         36|
    |c_fu_180                      |   9|          2|    6|         12|
    |mean_fu_176                   |   9|          2|   18|         36|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  45|         10|   49|         98|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |c_fu_180     |   6|   0|    6|          0|
    |mean_fu_176  |  18|   0|   18|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  26|   0|   26|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  pvm_merge_and_project<config_enc5>_Pipeline_VITIS_LOOP_118_6|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  pvm_merge_and_project<config_enc5>_Pipeline_VITIS_LOOP_118_6|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  pvm_merge_and_project<config_enc5>_Pipeline_VITIS_LOOP_118_6|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  pvm_merge_and_project<config_enc5>_Pipeline_VITIS_LOOP_118_6|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  pvm_merge_and_project<config_enc5>_Pipeline_VITIS_LOOP_118_6|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  pvm_merge_and_project<config_enc5>_Pipeline_VITIS_LOOP_118_6|  return value|
|merged_reload      |   in|   18|     ap_none|                                                 merged_reload|        scalar|
|merged_1_reload    |   in|   18|     ap_none|                                               merged_1_reload|        scalar|
|merged_2_reload    |   in|   18|     ap_none|                                               merged_2_reload|        scalar|
|merged_3_reload    |   in|   18|     ap_none|                                               merged_3_reload|        scalar|
|merged_4_reload    |   in|   18|     ap_none|                                               merged_4_reload|        scalar|
|merged_5_reload    |   in|   18|     ap_none|                                               merged_5_reload|        scalar|
|merged_6_reload    |   in|   18|     ap_none|                                               merged_6_reload|        scalar|
|merged_7_reload    |   in|   18|     ap_none|                                               merged_7_reload|        scalar|
|merged_8_reload    |   in|   18|     ap_none|                                               merged_8_reload|        scalar|
|merged_9_reload    |   in|   18|     ap_none|                                               merged_9_reload|        scalar|
|merged_10_reload   |   in|   18|     ap_none|                                              merged_10_reload|        scalar|
|merged_11_reload   |   in|   18|     ap_none|                                              merged_11_reload|        scalar|
|merged_12_reload   |   in|   18|     ap_none|                                              merged_12_reload|        scalar|
|merged_13_reload   |   in|   18|     ap_none|                                              merged_13_reload|        scalar|
|merged_14_reload   |   in|   18|     ap_none|                                              merged_14_reload|        scalar|
|merged_15_reload   |   in|   18|     ap_none|                                              merged_15_reload|        scalar|
|merged_16_reload   |   in|   18|     ap_none|                                              merged_16_reload|        scalar|
|merged_17_reload   |   in|   18|     ap_none|                                              merged_17_reload|        scalar|
|merged_18_reload   |   in|   18|     ap_none|                                              merged_18_reload|        scalar|
|merged_19_reload   |   in|   18|     ap_none|                                              merged_19_reload|        scalar|
|merged_20_reload   |   in|   18|     ap_none|                                              merged_20_reload|        scalar|
|merged_21_reload   |   in|   18|     ap_none|                                              merged_21_reload|        scalar|
|merged_22_reload   |   in|   18|     ap_none|                                              merged_22_reload|        scalar|
|merged_23_reload   |   in|   18|     ap_none|                                              merged_23_reload|        scalar|
|merged_24_reload   |   in|   18|     ap_none|                                              merged_24_reload|        scalar|
|merged_25_reload   |   in|   18|     ap_none|                                              merged_25_reload|        scalar|
|merged_26_reload   |   in|   18|     ap_none|                                              merged_26_reload|        scalar|
|merged_27_reload   |   in|   18|     ap_none|                                              merged_27_reload|        scalar|
|merged_28_reload   |   in|   18|     ap_none|                                              merged_28_reload|        scalar|
|merged_29_reload   |   in|   18|     ap_none|                                              merged_29_reload|        scalar|
|merged_30_reload   |   in|   18|     ap_none|                                              merged_30_reload|        scalar|
|merged_31_reload   |   in|   18|     ap_none|                                              merged_31_reload|        scalar|
|mean_4_out         |  out|   18|      ap_vld|                                                    mean_4_out|       pointer|
|mean_4_out_ap_vld  |  out|    1|      ap_vld|                                                    mean_4_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

