#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 20 14:27:05 2025
# Process ID: 6156
# Current directory: E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/impl_1
# Command line: vivado.exe -log hardware_accelerator_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hardware_accelerator_wrapper.tcl -notrace
# Log file: E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/impl_1/hardware_accelerator_wrapper.vdi
# Journal file: E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source hardware_accelerator_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 362.102 ; gain = 38.551
Command: link_design -top hardware_accelerator_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_and_gate_0_0/hardware_accelerator_and_gate_0_0.dcp' for cell 'hardware_accelerator_i/and_gate_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_axi_master_0_1/hardware_accelerator_axi_master_0_1.dcp' for cell 'hardware_accelerator_i/axi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_axi_slave_0_0/hardware_accelerator_axi_slave_0_0.dcp' for cell 'hardware_accelerator_i/axi_slave_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_controller_0_0/hardware_accelerator_controller_0_0.dcp' for cell 'hardware_accelerator_i/controller_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_input_mem_0_0/hardware_accelerator_input_mem_0_0.dcp' for cell 'hardware_accelerator_i/input_mem_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_mux_0_0/hardware_accelerator_mux_0_0.dcp' for cell 'hardware_accelerator_i/mux_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_mux_1_0/hardware_accelerator_mux_1_0.dcp' for cell 'hardware_accelerator_i/mux_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_output_mem_0_0/hardware_accelerator_output_mem_0_0.dcp' for cell 'hardware_accelerator_i/output_mem_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_systolic_array_0_0/hardware_accelerator_systolic_array_0_0.dcp' for cell 'hardware_accelerator_i/systolic_array_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_vir_input_mem_0_0/hardware_accelerator_vir_input_mem_0_0.dcp' for cell 'hardware_accelerator_i/vir_input_mem_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_weight_mem_0_0/hardware_accelerator_weight_mem_0_0.dcp' for cell 'hardware_accelerator_i/weight_mem_0'
INFO: [Netlist 29-17] Analyzing 2025 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1703.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 266 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 162 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 104 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1703.246 ; gain = 1341.145
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1703.246 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19b4e9b96

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1918.617 ; gain = 215.242

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 3185 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 579748a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2018.406 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 256 cells and removed 265 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11c637d88

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2018.406 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 939baa6f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2018.406 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG S_AXI_ACLK_0_IBUF_BUFG_inst to drive 18212 load(s) on clock net S_AXI_ACLK_0_IBUF_BUFGCE
INFO: [Opt 31-194] Inserted BUFG M_AXI_ACLK_0_IBUF_BUFG_inst to drive 147 load(s) on clock net M_AXI_ACLK_0_IBUF_BUFGCE
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: ccd1b232

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2018.406 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1719cf6f6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2018.406 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1719cf6f6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2018.406 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             256  |             265  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              14  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.414 . Memory (MB): peak = 2018.406 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1719cf6f6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2018.406 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1719cf6f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2018.406 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1719cf6f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2018.406 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2018.406 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1719cf6f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2018.406 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 2018.406 ; gain = 315.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2018.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/impl_1/hardware_accelerator_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2018.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hardware_accelerator_wrapper_drc_opted.rpt -pb hardware_accelerator_wrapper_drc_opted.pb -rpx hardware_accelerator_wrapper_drc_opted.rpx
Command: report_drc -file hardware_accelerator_wrapper_drc_opted.rpt -pb hardware_accelerator_wrapper_drc_opted.pb -rpx hardware_accelerator_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/impl_1/hardware_accelerator_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2018.406 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2018.406 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ae4e7f81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2018.406 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2018.406 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17b6e7504

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2030.680 ; gain = 12.273

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 235ea7687

Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2559.004 ; gain = 540.598

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 235ea7687

Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2559.004 ; gain = 540.598
Phase 1 Placer Initialization | Checksum: 235ea7687

Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2559.004 ; gain = 540.598

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e699ef66

Time (s): cpu = 00:02:18 ; elapsed = 00:01:49 . Memory (MB): peak = 2666.328 ; gain = 647.922
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: ff13ac9f

Time (s): cpu = 00:03:57 ; elapsed = 00:03:34 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ff13ac9f

Time (s): cpu = 00:03:58 ; elapsed = 00:03:35 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25ac810ad

Time (s): cpu = 00:04:00 ; elapsed = 00:03:37 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23a15e71a

Time (s): cpu = 00:04:02 ; elapsed = 00:03:38 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 257b4062e

Time (s): cpu = 00:04:11 ; elapsed = 00:03:47 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 228e03501

Time (s): cpu = 00:04:12 ; elapsed = 00:03:48 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 185640010

Time (s): cpu = 00:04:20 ; elapsed = 00:03:58 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 279c63827

Time (s): cpu = 00:05:01 ; elapsed = 00:04:20 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 279c63827

Time (s): cpu = 00:05:11 ; elapsed = 00:04:34 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 279c63827

Time (s): cpu = 00:05:12 ; elapsed = 00:04:35 . Memory (MB): peak = 2907.078 ; gain = 888.672
Phase 3 Detail Placement | Checksum: 279c63827

Time (s): cpu = 00:05:13 ; elapsed = 00:04:36 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 279c63827

Time (s): cpu = 00:05:14 ; elapsed = 00:04:37 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 279c63827

Time (s): cpu = 00:05:15 ; elapsed = 00:04:38 . Memory (MB): peak = 2907.078 ; gain = 888.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2907.078 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2d51487fd

Time (s): cpu = 00:05:28 ; elapsed = 00:04:51 . Memory (MB): peak = 2907.078 ; gain = 888.672

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2907.078 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2dc1a431e

Time (s): cpu = 00:05:29 ; elapsed = 00:04:52 . Memory (MB): peak = 2907.078 ; gain = 888.672
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2dc1a431e

Time (s): cpu = 00:05:30 ; elapsed = 00:04:53 . Memory (MB): peak = 2907.078 ; gain = 888.672
Ending Placer Task | Checksum: 24bcb5079

Time (s): cpu = 00:05:30 ; elapsed = 00:04:53 . Memory (MB): peak = 2907.078 ; gain = 888.672
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:41 ; elapsed = 00:05:00 . Memory (MB): peak = 2907.078 ; gain = 888.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2907.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2907.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/impl_1/hardware_accelerator_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2907.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file hardware_accelerator_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 2907.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hardware_accelerator_wrapper_utilization_placed.rpt -pb hardware_accelerator_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2907.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hardware_accelerator_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2907.078 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f288b6a5 ConstDB: 0 ShapeSum: fdf449fe RouteDB: 5b4e4fd6

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: aad207b9

Time (s): cpu = 00:02:29 ; elapsed = 00:01:49 . Memory (MB): peak = 3262.645 ; gain = 355.566
Post Restoration Checksum: NetGraph: 7a39d692 NumContArr: 28487540 Constraints: d079cef0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 172fc1ac2

Time (s): cpu = 00:02:31 ; elapsed = 00:01:51 . Memory (MB): peak = 3278.055 ; gain = 370.977

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 172fc1ac2

Time (s): cpu = 00:02:31 ; elapsed = 00:01:51 . Memory (MB): peak = 3278.055 ; gain = 370.977

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2517c01da

Time (s): cpu = 00:02:36 ; elapsed = 00:01:56 . Memory (MB): peak = 3423.832 ; gain = 516.754
Phase 2 Router Initialization | Checksum: 2517c01da

Time (s): cpu = 00:02:36 ; elapsed = 00:01:56 . Memory (MB): peak = 3423.832 ; gain = 516.754

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a5b99192

Time (s): cpu = 00:03:13 ; elapsed = 00:02:20 . Memory (MB): peak = 3442.285 ; gain = 535.207

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21418
 Number of Nodes with overlaps = 1860
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2540de369

Time (s): cpu = 00:05:41 ; elapsed = 00:03:53 . Memory (MB): peak = 3468.387 ; gain = 561.309
Phase 4 Rip-up And Reroute | Checksum: 2540de369

Time (s): cpu = 00:05:42 ; elapsed = 00:03:53 . Memory (MB): peak = 3468.387 ; gain = 561.309

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 255e1519c

Time (s): cpu = 00:05:42 ; elapsed = 00:03:54 . Memory (MB): peak = 3468.387 ; gain = 561.309

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 255e1519c

Time (s): cpu = 00:05:42 ; elapsed = 00:03:54 . Memory (MB): peak = 3468.387 ; gain = 561.309
Phase 6 Post Hold Fix | Checksum: 255e1519c

Time (s): cpu = 00:05:43 ; elapsed = 00:03:55 . Memory (MB): peak = 3468.387 ; gain = 561.309

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.29499 %
  Global Horizontal Routing Utilization  = 4.51595 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.277%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9716%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 59.6154%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 255e1519c

Time (s): cpu = 00:05:44 ; elapsed = 00:03:55 . Memory (MB): peak = 3468.387 ; gain = 561.309

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 255e1519c

Time (s): cpu = 00:05:44 ; elapsed = 00:03:56 . Memory (MB): peak = 3468.387 ; gain = 561.309

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 255e1519c

Time (s): cpu = 00:05:49 ; elapsed = 00:04:02 . Memory (MB): peak = 3468.387 ; gain = 561.309
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:49 ; elapsed = 00:04:02 . Memory (MB): peak = 3468.387 ; gain = 561.309

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:06 ; elapsed = 00:04:12 . Memory (MB): peak = 3468.387 ; gain = 561.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3468.387 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3468.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/impl_1/hardware_accelerator_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3468.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hardware_accelerator_wrapper_drc_routed.rpt -pb hardware_accelerator_wrapper_drc_routed.pb -rpx hardware_accelerator_wrapper_drc_routed.rpx
Command: report_drc -file hardware_accelerator_wrapper_drc_routed.rpt -pb hardware_accelerator_wrapper_drc_routed.pb -rpx hardware_accelerator_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/impl_1/hardware_accelerator_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3468.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file hardware_accelerator_wrapper_methodology_drc_routed.rpt -pb hardware_accelerator_wrapper_methodology_drc_routed.pb -rpx hardware_accelerator_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hardware_accelerator_wrapper_methodology_drc_routed.rpt -pb hardware_accelerator_wrapper_methodology_drc_routed.pb -rpx hardware_accelerator_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/impl_1/hardware_accelerator_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3564.496 ; gain = 96.109
INFO: [runtcl-4] Executing : report_power -file hardware_accelerator_wrapper_power_routed.rpt -pb hardware_accelerator_wrapper_power_summary_routed.pb -rpx hardware_accelerator_wrapper_power_routed.rpx
Command: report_power -file hardware_accelerator_wrapper_power_routed.rpt -pb hardware_accelerator_wrapper_power_summary_routed.pb -rpx hardware_accelerator_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the packaging and pinout user guide for limit values.
78 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3626.527 ; gain = 62.031
INFO: [runtcl-4] Executing : report_route_status -file hardware_accelerator_wrapper_route_status.rpt -pb hardware_accelerator_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hardware_accelerator_wrapper_timing_summary_routed.rpt -pb hardware_accelerator_wrapper_timing_summary_routed.pb -rpx hardware_accelerator_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hardware_accelerator_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hardware_accelerator_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hardware_accelerator_wrapper_bus_skew_routed.rpt -pb hardware_accelerator_wrapper_bus_skew_routed.pb -rpx hardware_accelerator_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May 20 14:40:35 2025...
