Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 11 21:47:14 2024
| Host         : WIN-05S5ST9THAA running 64-bit major release  (build 9200)
| Command      : report_incremental_reuse -file design_1_wrapper_incremental_reuse_pre_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
| Design State : Optimized
--------------------------------------------------------------------------------------------------

Incremental Implementation Information

Table of Contents
-----------------
1. Incremental Flow Summary
2. Reuse Summary
3. Reference Checkpoint Information
4. Comparison with Reference Run
5. Optimization Comparison With Reference Run
5.1 iphys_opt_replay Optimizations
5.2 QoR Suggestion Optimizations
6. Command Comparison with Reference Run
6.1 Reference:
6.2 Incremental:
7. Non Reuse Information

1. Incremental Flow Summary
---------------------------

+-----------------------+------------------+
|    Flow Information   |       Value      |
+-----------------------+------------------+
| Synthesis Flow        |          Default |
| Auto Incremental      |              Yes |
| Incremental Directive | RuntimeOptimized |
| Reuse mode            |             High |
| Target WNS            |              0.0 |
| QoR Suggestions       |                0 |
+-----------------------+------------------+


2. Reuse Summary
----------------

+-------+----------------------+----------------------------+--------------------+--------+
|  Type | Matched % (of Total) | Current Reuse % (of Total) | Fixed % (of Total) |  Total |
+-------+----------------------+----------------------------+--------------------+--------+
| Cells |                99.82 |                      99.82 |               0.00 | 200370 |
| Nets  |                99.93 |                      99.47 |               0.00 | 145963 |
| Pins  |                    - |                      99.54 |                  - | 863284 |
| Ports |                 0.00 |                       0.00 |               0.00 |      0 |
+-------+----------------------+----------------------------+--------------------+--------+


3. Reference Checkpoint Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------+
| DCP Location:  | D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/impl_1/design_1_wrapper_routed.dcp |
+----------------+------------------------------------------------------------------------------------------+


+--------------------------------+----------------------------+
|         DCP Information        |            Value           |
+--------------------------------+----------------------------+
| Vivado Version                 |                     2022.1 |
| DCP State                      |                 POST_ROUTE |
| Recorded WNS                   |                      0.017 |
| Recorded WHS                   |                      0.009 |
| Reference Speed File Version   | PRODUCTION 1.29 08-03-2020 |
| Incremental Speed File Version | PRODUCTION 1.29 08-03-2020 |
+--------------------------------+----------------------------+
* Recorded WNS/WHS timing numbers are estimated timing numbers. They may vary slightly from sign-off timing numbers.


4. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| opt_design      |             |             |       00:03 |       00:03 |       00:05 |       00:05 |
| read_checkpoint |             |             |             |       00:06 |             |       00:07 |
| place_design    |      -0.018 |             |       00:16 |             |       00:23 |             |
| phys_opt_design |       0.045 |             |     < 1 min |             |       00:01 |             |
| route_design    |       0.017 |             |       00:35 |             |       00:51 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


5. Optimization Comparison With Reference Run
---------------------------------------------

5.1 iphys_opt_replay Optimizations
----------------------------------

+-------------------------+--------+------------+
| iphys_opt_design replay | Reused | Not Reused |
+-------------------------+--------+------------+
| dsp_register_opt        |      3 |          0 |
| create_bufg             |      3 |          1 |
| fanout_opt              |      3 |          0 |
| equ_drivers_opt         |     28 |          3 |
+-------------------------+--------+------------+


5.2 QoR Suggestion Optimizations
--------------------------------

+-------------------------------------+-------+
|           QoR Suggestions           | Value |
+-------------------------------------+-------+
| QoR Suggestions (Recommended)       |     0 |
|   Suggestions Included In Reference |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
|   New Suggestions (INCR_FRIENDLY=1) |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
| QoR Suggestions (Not Recommended)   |     0 |
|   New Suggestions (INCR_FRIENDLY=0) |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
| Disabled New Suggestions            |     0 |
+-------------------------------------+-------+


6. Command Comparison with Reference Run
----------------------------------------

6.1 Reference:
--------------
synth_design-verilog_define default::[not_specified] -top  design_1_wrapper -part  xck26-sfvc784-2LV-c 
opt_design
read_checkpoint -incremental -auto_incremental D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/impl_1/design_1_wrapper_routed.dcp
place_design
phys_opt_design
route_design

6.2 Incremental:
----------------
synth_design-verilog_define default::[not_specified] -top  design_1_wrapper -part  xck26-sfvc784-2LV-c 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/impl_1/design_1_wrapper_routed.dcp

7. Non Reuse Information
------------------------

+------------------------------------------------------+------+
|                         Type                         |   %  |
+------------------------------------------------------+------+
| Non-Reused Cells                                     | 0.17 |
|   New                                                | 0.16 |
|   Discarded illegal placement due to netlist changes | 0.01 |
| Partially reused nets                                | 0.05 |
| Non-Reused nets                                      | 0.46 |
+------------------------------------------------------+------+


