{
  "module_name": "rt1017-sdca-sdw.h",
  "hash_id": "d6e07700ccda1b60e49c5313afd6e42860c8f4634ddea373bb6646213afe58c2",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt1017-sdca-sdw.h",
  "human_readable_source": " \n \n\n#ifndef __RT1017_SDW_H__\n#define __RT1017_SDW_H__\n\n#include <linux/regmap.h>\n#include <linux/soundwire/sdw.h>\n#include <linux/soundwire/sdw_type.h>\n#include <linux/soundwire/sdw_registers.h>\n#include <sound/soc.h>\n\n \n#define FUNC_NUM_SMART_AMP 0x04\n\n \n#define RT1017_SDCA_ENT_PDE23 0x31\n#define RT1017_SDCA_ENT_PDE22 0x33\n#define RT1017_SDCA_ENT_CS21 0x21\n#define RT1017_SDCA_ENT_SAPU29 0x29\n#define RT1017_SDCA_ENT_XU22 0x22\n#define RT1017_SDCA_ENT_FU 0x03\n#define RT1017_SDCA_ENT_UDMPU21 0x02\n\n \n#define RT1017_SDCA_CTL_FS_INDEX 0x10\n#define RT1017_SDCA_CTL_REQ_POWER_STATE 0x01\n#define RT1017_SDCA_CTL_PROT_STAT 0x11\n#define RT1017_SDCA_CTL_BYPASS 0x01\n#define RT1017_SDCA_CTL_FU_MUTE 0x01\n#define RT1017_SDCA_CTL_FU_VOLUME 0x02\n#define RT1017_SDCA_CTL_UDMPU_CLUSTER 0x10\n\n\n#define RT1017_CLASSD_INT_1\t\t0xd300\n#define RT1017_PWM_TRIM_1\t\t0xd370\n\n\n#define RT1017_PWM_FREQ_CTL_SRC_SEL_MASK\t(0x3 << 2)\n#define RT1017_PWM_FREQ_CTL_SRC_SEL_EFUSE\t(0x2 << 2)\n#define RT1017_PWM_FREQ_CTL_SRC_SEL_REG\t\t(0x0 << 2)\n\nenum {\n\tRT1017_SDCA_RATE_44100HZ = 0x8,\n\tRT1017_SDCA_RATE_48000HZ = 0x9,\n\tRT1017_SDCA_RATE_96000HZ = 0xb,\n\tRT1017_SDCA_RATE_192000HZ = 0xd,\n};\n\nstruct rt1017_sdca_priv {\n\tstruct snd_soc_component *component;\n\tstruct regmap *regmap;\n\tstruct sdw_slave *sdw_slave;\n\tstruct sdw_bus_params params;\n\tbool hw_init;\n\tbool first_hw_init;\n};\n\nstatic const struct reg_default rt1017_sdca_reg_defaults[] = {\n\t{ 0x3206, 0x00 },\n\t{ 0xc001, 0x43 },\n\t{ 0xc030, 0x54 },\n\t{ 0xc104, 0x8a },\n\t{ 0xc10b, 0x2f },\n\t{ 0xc10c, 0x2f },\n\t{ 0xc110, 0x49 },\n\t{ 0xc112, 0x10 },\n\t{ 0xc300, 0xff },\n\t{ 0xc301, 0xdd },\n\t{ 0xc318, 0x40 },\n\t{ 0xc325, 0x00 },\n\t{ 0xc326, 0x00 },\n\t{ 0xc327, 0x00 },\n\t{ 0xc328, 0x02 },\n\t{ 0xc331, 0xb2 },\n\t{ 0xc340, 0x02 },\n\t{ 0xc350, 0x21 },\n\t{ 0xc500, 0x00 },\n\t{ 0xc502, 0x00 },\n\t{ 0xc504, 0x3f },\n\t{ 0xc507, 0x1f },\n\t{ 0xc509, 0x1f },\n\t{ 0xc510, 0x40 },\n\t{ 0xc512, 0x00 },\n\t{ 0xc518, 0x02 },\n\t{ 0xc51b, 0x7f },\n\t{ 0xc51d, 0x0f },\n\t{ 0xc520, 0x00 },\n\t{ 0xc540, 0x80 },\n\t{ 0xc541, 0x00 },\n\t{ 0xc542, 0x0a },\n\t{ 0xc550, 0x80 },\n\t{ 0xc551, 0x0f },\n\t{ 0xc552, 0xff },\n\t{ 0xc600, 0x10 },\n\t{ 0xc602, 0x83 },\n\t{ 0xc612, 0x40 },\n\t{ 0xc622, 0x40 },\n\t{ 0xc632, 0x40 },\n\t{ 0xc642, 0x40 },\n\t{ 0xc651, 0x00 },\n\t{ 0xca00, 0xc1 },\n\t{ 0xca09, 0x00 },\n\t{ 0xca0a, 0x51 },\n\t{ 0xca0b, 0xeb },\n\t{ 0xca0c, 0x85 },\n\t{ 0xca0e, 0x00 },\n\t{ 0xca0f, 0x10 },\n\t{ 0xca10, 0x62 },\n\t{ 0xca11, 0x4d },\n\t{ 0xca16, 0x0f },\n\t{ 0xca17, 0x00 },\n\t{ 0xcb00, 0x10 },\n\t{ 0xcc00, 0x10 },\n\t{ 0xcc02, 0x0b },\n\t{ 0xd017, 0x09 },\n\t{ 0xd01a, 0x00 },\n\t{ 0xd01b, 0x00 },\n\t{ 0xd01c, 0x00 },\n\t{ 0xd101, 0xa0 },\n\t{ 0xd20c, 0x14 },\n\t{ 0xd300, 0x0f },\n\t{ 0xd370, 0x18 },\n\t{ 0xd500, 0x00 },\n\t{ 0xd545, 0x0b },\n\t{ 0xd546, 0xf9 },\n\t{ 0xd547, 0xb2 },\n\t{ 0xd548, 0xa9 },\n\t{ 0xd5a5, 0x00 },\n\t{ 0xd5a6, 0x00 },\n\t{ 0xd5a7, 0x00 },\n\t{ 0xd5a8, 0x00 },\n\t{ 0xd5aa, 0x00 },\n\t{ 0xd5ab, 0x00 },\n\t{ 0xd5ac, 0x00 },\n\t{ 0xd5ad, 0x00 },\n\t{ 0xda04, 0x03 },\n\t{ 0xda05, 0x33 },\n\t{ 0xda06, 0x33 },\n\t{ 0xda07, 0x33 },\n\t{ 0xda09, 0x5d },\n\t{ 0xda0a, 0xc0 },\n\t{ 0xda0c, 0x00 },\n\t{ 0xda0d, 0x01 },\n\t{ 0xda0e, 0x5d },\n\t{ 0xda0f, 0x86 },\n\t{ 0xda11, 0x20 },\n\t{ 0xda12, 0x00 },\n\t{ 0xda13, 0x00 },\n\t{ 0xda14, 0x00 },\n\t{ 0xda16, 0x7f },\n\t{ 0xda17, 0xff },\n\t{ 0xda18, 0xff },\n\t{ 0xda19, 0xff },\n\t{ 0xdab6, 0x00 },\n\t{ 0xdab7, 0x01 },\n\t{ 0xdab8, 0x00 },\n\t{ 0xdab9, 0x01 },\n\t{ 0xdaba, 0x00 },\n\t{ 0xdabb, 0x01 },\n\t{ 0xdb09, 0x0f },\n\t{ 0xdb0a, 0xff },\n\t{ 0xdb14, 0x00 },\n\n\t{ SDW_SDCA_CTL(FUNC_NUM_SMART_AMP, RT1017_SDCA_ENT_UDMPU21,\n\t\t\tRT1017_SDCA_CTL_UDMPU_CLUSTER, 0), 0x00 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_SMART_AMP, RT1017_SDCA_ENT_FU,\n\t\t\tRT1017_SDCA_CTL_FU_MUTE, 0x01), 0x01 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_SMART_AMP, RT1017_SDCA_ENT_XU22,\n\t\t\tRT1017_SDCA_CTL_BYPASS, 0), 0x01 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_SMART_AMP, RT1017_SDCA_ENT_CS21,\n\t\t\tRT1017_SDCA_CTL_FS_INDEX, 0), 0x09 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_SMART_AMP, RT1017_SDCA_ENT_PDE23,\n\t\t\tRT1017_SDCA_CTL_REQ_POWER_STATE, 0), 0x03 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_SMART_AMP, RT1017_SDCA_ENT_PDE22,\n\t\t\tRT1017_SDCA_CTL_REQ_POWER_STATE, 0), 0x03 },\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}