

================================================================
== Vitis HLS Report for 'ReadFromMem'
================================================================
* Date:           Thu Sep  7 16:46:04 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_filter_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.237 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  0.437 us|  0.437 us|  131|  131|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_coefs  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %coeffs, i32 666, i32 17, i32 1"   --->   Operation 6 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coeff_stream5, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coeffs, void @empty, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%br_ln37 = br void %.preheader" [./filter2d_hw.cpp:37]   --->   Operation 9 'br' 'br_ln37' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln37, void %.split._crit_edge, i8 0, void" [./filter2d_hw.cpp:37]   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.76ns)   --->   "%add_ln37 = add i8 %i, i8 1" [./filter2d_hw.cpp:37]   --->   Operation 11 'add' 'add_ln37' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.84ns)   --->   "%icmp_ln37 = icmp_eq  i8 %i, i8 128" [./filter2d_hw.cpp:37]   --->   Operation 13 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.split, void" [./filter2d_hw.cpp:37]   --->   Operation 15 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i8 %i" [./filter2d_hw.cpp:38]   --->   Operation 16 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i7 %trunc_ln38" [./filter2d_hw.cpp:38]   --->   Operation 17 'zext' 'zext_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%coeffs_addr = getelementptr i32 %coeffs, i64 0, i64 %zext_ln38" [./filter2d_hw.cpp:38]   --->   Operation 18 'getelementptr' 'coeffs_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (1.23ns)   --->   "%coef = load i7 %coeffs_addr" [./filter2d_hw.cpp:38]   --->   Operation 19 'load' 'coef' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>
ST_2 : Operation 20 [1/1] (0.84ns)   --->   "%icmp_ln39 = icmp_ult  i8 %i, i8 121" [./filter2d_hw.cpp:39]   --->   Operation 20 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split._crit_edge, void" [./filter2d_hw.cpp:39]   --->   Operation 21 'br' 'br_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [./filter2d_hw.cpp:37]   --->   Operation 23 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (1.23ns)   --->   "%coef = load i7 %coeffs_addr" [./filter2d_hw.cpp:38]   --->   Operation 24 'load' 'coef' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 121> <RAM>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 25 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %coeff_stream5, i32 %coef" [/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'write' 'write_ln174' <Predicate = (icmp_ln39)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln39 = br void %.split._crit_edge" [./filter2d_hw.cpp:39]   --->   Operation 26 'br' 'br_ln39' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [./filter2d_hw.cpp:50]   --->   Operation 27 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 1ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./filter2d_hw.cpp:37) with incoming values : ('add_ln37', ./filter2d_hw.cpp:37) [8]  (0.427 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', ./filter2d_hw.cpp:37) with incoming values : ('add_ln37', ./filter2d_hw.cpp:37) [8]  (0 ns)
	'getelementptr' operation ('coeffs_addr', ./filter2d_hw.cpp:38) [18]  (0 ns)
	'load' operation ('coef', ./filter2d_hw.cpp:38) on array 'coeffs' [19]  (1.24 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('coef', ./filter2d_hw.cpp:38) on array 'coeffs' [19]  (1.24 ns)

 <State 4>: 1.17ns
The critical path consists of the following:
	fifo write on port 'coeff_stream5' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [23]  (1.17 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
