#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jan 18 19:05:42 2018
# Process ID: 19653
# Current directory: /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.runs/synth_1
# Command line: vivado -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.runs/synth_1/top.vds
# Journal file: /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19685 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.215 ; gain = 163.137 ; free physical = 8695 ; free virtual = 31535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'random_pulse_generator' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_random_pulse_generator/Sources/hdl/random_pulse_generator.v:36]
	Parameter LN2_PERIOD bound to: 4 - type: integer 
	Parameter MASK bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'pseudo_random' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_random_pulse_generator/Sources/hdl/random_pulse_generator.v:20]
INFO: [Synth 8-256] done synthesizing module 'pseudo_random' (1#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_random_pulse_generator/Sources/hdl/random_pulse_generator.v:20]
INFO: [Synth 8-256] done synthesizing module 'random_pulse_generator' (2#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_random_pulse_generator/Sources/hdl/random_pulse_generator.v:36]
INFO: [Synth 8-638] synthesizing module 'sap' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:25]
INFO: [Synth 8-3491] module 'AC' declared at '/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:11' bound to instance 'Accumulator' of component 'AC' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:179]
INFO: [Synth 8-638] synthesizing module 'AC' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'AC' (3#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:21]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:11' bound to instance 'AddSub' of component 'ALU' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:189]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:19]
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:24]
WARNING: [Synth 8-614] signal 'sub' is read in the process but is not in the sensitivity list [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:19]
INFO: [Synth 8-3491] module 'B_Reg' declared at '/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/b_reg_behave.vhd:10' bound to instance 'BReg' of component 'B_Reg' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:197]
INFO: [Synth 8-638] synthesizing module 'B_Reg' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/b_reg_behave.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'B_Reg' (5#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/b_reg_behave.vhd:18]
INFO: [Synth 8-3491] module 'CU' declared at '/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/control_unit_fsm.vhd:14' bound to instance 'CPU' of component 'CU' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:205]
INFO: [Synth 8-638] synthesizing module 'CU' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/control_unit_fsm.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'CU' (6#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/control_unit_fsm.vhd:29]
INFO: [Synth 8-3491] module 'IR' declared at '/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:20' bound to instance 'IRReg' of component 'IR' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:215]
INFO: [Synth 8-638] synthesizing module 'IR' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:30]
WARNING: [Synth 8-614] signal 'd' is read in the process but is not in the sensitivity list [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'IR' (7#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:30]
INFO: [Synth 8-3491] module 'IRDec' declared at '/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:8' bound to instance 'IRDecoder' of component 'IRDec' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:225]
INFO: [Synth 8-638] synthesizing module 'IRDec' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'IRDec' (8#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:18]
INFO: [Synth 8-3491] module 'MAR' declared at '/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/mar_behave.vhd:11' bound to instance 'MemoryAddressReg' of component 'MAR' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:234]
INFO: [Synth 8-638] synthesizing module 'MAR' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/mar_behave.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MAR' (9#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/mar_behave.vhd:19]
INFO: [Synth 8-3491] module 'PC' declared at '/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/pc_behave.vhd:14' bound to instance 'ProgramCounter' of component 'PC' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:242]
INFO: [Synth 8-638] synthesizing module 'PC' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/pc_behave.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (10#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/pc_behave.vhd:22]
INFO: [Synth 8-3491] module 'ROM_16_8' declared at '/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:10' bound to instance 'ROM' of component 'ROM_16_8' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:250]
INFO: [Synth 8-638] synthesizing module 'ROM_16_8' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:16]
WARNING: [Synth 8-614] signal 'rom' is read in the process but is not in the sensitivity list [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ROM_16_8' (11#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:16]
INFO: [Synth 8-3491] module 'O' declared at '/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/o_behave.vhd:9' bound to instance 'OReg' of component 'O' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:256]
INFO: [Synth 8-638] synthesizing module 'O' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/o_behave.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'O' (12#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/o_behave.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sap' (13#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:25]
WARNING: [Synth 8-689] width (32) of port connection 'hlt' does not match port width (1) of module 'sap' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:47]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:47]
INFO: [Synth 8-638] synthesizing module 'sha3_high_throughput' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/sha3_high_throughput.v:26]
INFO: [Synth 8-638] synthesizing module 'padder_h' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/padder_h.v:21]
INFO: [Synth 8-638] synthesizing module 'padder1_h' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/padder1_h.v:17]
INFO: [Synth 8-256] done synthesizing module 'padder1_h' (14#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/padder1_h.v:17]
INFO: [Synth 8-256] done synthesizing module 'padder_h' (15#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/padder_h.v:21]
INFO: [Synth 8-638] synthesizing module 'f_permutation_h' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/f_permutation_h.v:19]
INFO: [Synth 8-638] synthesizing module 'rconst2in1' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/rconst2in1.v:18]
INFO: [Synth 8-256] done synthesizing module 'rconst2in1' (16#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/rconst2in1.v:18]
INFO: [Synth 8-638] synthesizing module 'round2in1' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/round2in1.v:25]
INFO: [Synth 8-256] done synthesizing module 'round2in1' (17#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/round2in1.v:25]
INFO: [Synth 8-256] done synthesizing module 'f_permutation_h' (18#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/f_permutation_h.v:19]
INFO: [Synth 8-256] done synthesizing module 'sha3_high_throughput' (19#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/sha3_high_throughput.v:26]
INFO: [Synth 8-638] synthesizing module 'sha3_low_throughput' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/sha3_low_throughput.v:26]
INFO: [Synth 8-638] synthesizing module 'padder_l' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/padder_l.v:21]
INFO: [Synth 8-638] synthesizing module 'padder1_l' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/padder1_l.v:25]
INFO: [Synth 8-256] done synthesizing module 'padder1_l' (20#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/padder1_l.v:25]
INFO: [Synth 8-256] done synthesizing module 'padder_l' (21#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/padder_l.v:21]
INFO: [Synth 8-638] synthesizing module 'f_permutation_l' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/f_permutation_l.v:19]
INFO: [Synth 8-638] synthesizing module 'rconst' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/rconst.v:18]
INFO: [Synth 8-256] done synthesizing module 'rconst' (22#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/rconst.v:18]
INFO: [Synth 8-638] synthesizing module 'round' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/round.v:25]
INFO: [Synth 8-256] done synthesizing module 'round' (23#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/round.v:25]
INFO: [Synth 8-256] done synthesizing module 'f_permutation_l' (24#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/f_permutation_l.v:19]
INFO: [Synth 8-256] done synthesizing module 'sha3_low_throughput' (25#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/sha3_low_throughput.v:26]
INFO: [Synth 8-638] synthesizing module 'simon_core' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/ooc_simon_core/ooc_simon_core_impl.v:17]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4827]
INFO: [Synth 8-256] done synthesizing module 'GND' (26#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4827]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44675]
INFO: [Synth 8-256] done synthesizing module 'VCC' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44675]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20116]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'LUT1' (28#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20116]
INFO: [Synth 8-638] synthesizing module 'LUT2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'LUT2' (29#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b01101010 
INFO: [Synth 8-256] done synthesizing module 'LUT3' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0110101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT4' (31#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b01101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT5' (32#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized0' (32#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized1' (32#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0110101010101010101010101010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6' (33#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000011111110111111101111111011111111000000010000000100000001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (33#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11100010000111010001110111100010 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized0' (33#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460]
WARNING: [Synth 8-350] instance 'datapath/shifter1_reg[1]_srl23' of module 'SRLC32E' requires 6 connections, but only 5 given [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/ooc_simon_core/ooc_simon_core_impl.v:310]
WARNING: [Synth 8-350] instance 'datapath/shifter1_reg[24]_srl32' of module 'SRLC32E' requires 6 connections, but only 5 given [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/ooc_simon_core/ooc_simon_core_impl.v:320]
WARNING: [Synth 8-350] instance 'datapath/shifter2_reg[1]_srl31' of module 'SRLC32E' requires 6 connections, but only 5 given [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/ooc_simon_core/ooc_simon_core_impl.v:338]
WARNING: [Synth 8-350] instance 'datapath/shifter2_reg[32]_srl32' of module 'SRLC32E' requires 6 connections, but only 5 given [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/ooc_simon_core/ooc_simon_core_impl.v:348]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1011111110111011100011111000100010110000101110111000000010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
WARNING: [Synth 8-350] instance 'key_exp/shifter1_reg[1]_srl27' of module 'SRLC32E' requires 6 connections, but only 5 given [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/ooc_simon_core/ooc_simon_core_impl.v:488]
WARNING: [Synth 8-350] instance 'key_exp/shifter1_reg[28]_srl32' of module 'SRLC32E' requires 6 connections, but only 5 given [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/ooc_simon_core/ooc_simon_core_impl.v:498]
WARNING: [Synth 8-350] instance 'key_exp/shifter2_reg[1]_srl31' of module 'SRLC32E' requires 6 connections, but only 5 given [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/ooc_simon_core/ooc_simon_core_impl.v:516]
WARNING: [Synth 8-350] instance 'key_exp/shifter2_reg[32]_srl32' of module 'SRLC32E' requires 6 connections, but only 5 given [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/ooc_simon_core/ooc_simon_core_impl.v:526]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10001100100101100000011101110110 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized1' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111111111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized2' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1011010001001011010010111011010001001011101101001011010001001011 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000000000110011001100000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0001000100011111000100010100111100010001111111111111111101001111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1011101110111011101110111011101010001000100010001000100010001010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized3' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111110 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11100001111000011110101111101111 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized4' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000100010001000000000001000000000000100100001 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized5' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010101011101111111011111010101010101010001000000010000010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111110 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized3' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1011101110111010101110111011101010111011101110101010101010111010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00100000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized4' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b01001111010001000100010001000100 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized6' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized7' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1011101110111011101111111011101110001000100010001000000010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (36#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-256] done synthesizing module 'simon_core' (37#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/ooc_simon_core/ooc_simon_core_impl.v:17]
INFO: [Synth 8-256] done synthesizing module 'top' (38#1) [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:23]
WARNING: [Synth 8-3331] design round has unconnected port round_const[62]
WARNING: [Synth 8-3331] design round has unconnected port round_const[61]
WARNING: [Synth 8-3331] design round has unconnected port round_const[60]
WARNING: [Synth 8-3331] design round has unconnected port round_const[59]
WARNING: [Synth 8-3331] design round has unconnected port round_const[58]
WARNING: [Synth 8-3331] design round has unconnected port round_const[57]
WARNING: [Synth 8-3331] design round has unconnected port round_const[56]
WARNING: [Synth 8-3331] design round has unconnected port round_const[55]
WARNING: [Synth 8-3331] design round has unconnected port round_const[54]
WARNING: [Synth 8-3331] design round has unconnected port round_const[53]
WARNING: [Synth 8-3331] design round has unconnected port round_const[52]
WARNING: [Synth 8-3331] design round has unconnected port round_const[51]
WARNING: [Synth 8-3331] design round has unconnected port round_const[50]
WARNING: [Synth 8-3331] design round has unconnected port round_const[49]
WARNING: [Synth 8-3331] design round has unconnected port round_const[48]
WARNING: [Synth 8-3331] design round has unconnected port round_const[47]
WARNING: [Synth 8-3331] design round has unconnected port round_const[46]
WARNING: [Synth 8-3331] design round has unconnected port round_const[45]
WARNING: [Synth 8-3331] design round has unconnected port round_const[44]
WARNING: [Synth 8-3331] design round has unconnected port round_const[43]
WARNING: [Synth 8-3331] design round has unconnected port round_const[42]
WARNING: [Synth 8-3331] design round has unconnected port round_const[41]
WARNING: [Synth 8-3331] design round has unconnected port round_const[40]
WARNING: [Synth 8-3331] design round has unconnected port round_const[39]
WARNING: [Synth 8-3331] design round has unconnected port round_const[38]
WARNING: [Synth 8-3331] design round has unconnected port round_const[37]
WARNING: [Synth 8-3331] design round has unconnected port round_const[36]
WARNING: [Synth 8-3331] design round has unconnected port round_const[35]
WARNING: [Synth 8-3331] design round has unconnected port round_const[34]
WARNING: [Synth 8-3331] design round has unconnected port round_const[33]
WARNING: [Synth 8-3331] design round has unconnected port round_const[32]
WARNING: [Synth 8-3331] design round has unconnected port round_const[30]
WARNING: [Synth 8-3331] design round has unconnected port round_const[29]
WARNING: [Synth 8-3331] design round has unconnected port round_const[28]
WARNING: [Synth 8-3331] design round has unconnected port round_const[27]
WARNING: [Synth 8-3331] design round has unconnected port round_const[26]
WARNING: [Synth 8-3331] design round has unconnected port round_const[25]
WARNING: [Synth 8-3331] design round has unconnected port round_const[24]
WARNING: [Synth 8-3331] design round has unconnected port round_const[23]
WARNING: [Synth 8-3331] design round has unconnected port round_const[22]
WARNING: [Synth 8-3331] design round has unconnected port round_const[21]
WARNING: [Synth 8-3331] design round has unconnected port round_const[20]
WARNING: [Synth 8-3331] design round has unconnected port round_const[19]
WARNING: [Synth 8-3331] design round has unconnected port round_const[18]
WARNING: [Synth 8-3331] design round has unconnected port round_const[17]
WARNING: [Synth 8-3331] design round has unconnected port round_const[16]
WARNING: [Synth 8-3331] design round has unconnected port round_const[14]
WARNING: [Synth 8-3331] design round has unconnected port round_const[13]
WARNING: [Synth 8-3331] design round has unconnected port round_const[12]
WARNING: [Synth 8-3331] design round has unconnected port round_const[11]
WARNING: [Synth 8-3331] design round has unconnected port round_const[10]
WARNING: [Synth 8-3331] design round has unconnected port round_const[9]
WARNING: [Synth 8-3331] design round has unconnected port round_const[8]
WARNING: [Synth 8-3331] design round has unconnected port round_const[6]
WARNING: [Synth 8-3331] design round has unconnected port round_const[5]
WARNING: [Synth 8-3331] design round has unconnected port round_const[4]
WARNING: [Synth 8-3331] design round has unconnected port round_const[2]
WARNING: [Synth 8-3331] design padder1_l has unconnected port in[7]
WARNING: [Synth 8-3331] design padder1_l has unconnected port in[6]
WARNING: [Synth 8-3331] design padder1_l has unconnected port in[5]
WARNING: [Synth 8-3331] design padder1_l has unconnected port in[4]
WARNING: [Synth 8-3331] design padder1_l has unconnected port in[3]
WARNING: [Synth 8-3331] design padder1_l has unconnected port in[2]
WARNING: [Synth 8-3331] design padder1_l has unconnected port in[1]
WARNING: [Synth 8-3331] design padder1_l has unconnected port in[0]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[62]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[61]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[60]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[59]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[58]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[57]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[56]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[55]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[54]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[53]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[52]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[51]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[50]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[49]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[48]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[47]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[46]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[45]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[44]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[43]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[42]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[41]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[40]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[39]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[38]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[37]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[36]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[35]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[34]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[33]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[32]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[30]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[29]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[28]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.652 ; gain = 220.574 ; free physical = 8636 ; free virtual = 31476
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.652 ; gain = 220.574 ; free physical = 8635 ; free virtual = 31476
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1512.191 ; gain = 0.000 ; free physical = 8420 ; free virtual = 31260
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1512.191 ; gain = 627.113 ; free physical = 8416 ; free virtual = 31256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1512.191 ; gain = 627.113 ; free physical = 8416 ; free virtual = 31256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for simon_core_0/GND. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/VCC. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\bit_counter[0]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\bit_counter[1]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\bit_counter[2]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\bit_counter[3]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\bit_counter[4]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\bit_counter[5]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\bit_counter[5]_i_2 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\bit_counter[5]_i_3 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/cipher_out_INST_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/cipher_out_INST_0_i_1. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/bit_counter_reg[0] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/bit_counter_reg[1] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/bit_counter_reg[2] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/bit_counter_reg[3] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/bit_counter_reg[4] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/bit_counter_reg[5] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/fifo_ff56_reg . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/fifo_ff57_reg_srl5 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/fifo_ff62_reg . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/fifo_ff63_reg . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/lut_ff56_reg . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/lut_ff57_reg_srl5 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/lut_ff62_reg . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/lut_ff63_reg . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter1_reg[0] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter1_reg[1]_srl23 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter1_reg[24]_srl32 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter2_reg[0] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter2_reg[1]_srl31 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter2_reg[32]_srl32 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/fifo_ff63_i_1. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/fifo_ff0_reg . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/fifo_ff1_reg_srl2 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/fifo_ff3_reg . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/lut_ff0_reg . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/lut_ff1_reg_srl2 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/lut_ff3_reg . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg[0] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg[1] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg[2] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg[3] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg[4] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg[5] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg[6] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter1_reg[0] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter1_reg[1]_srl27 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter1_reg[28]_srl32 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter2_reg[0] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter2_reg[1]_srl31 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter2_reg[32]_srl32 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_1. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_10. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_11. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_12. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_2. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_3. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_4. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_5. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_6. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_7. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_8. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_9. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff63_i_1. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[0]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[1]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[2]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[3]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[4]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[5]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[6]_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[6]_i_2 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[6]_i_3 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[6]_i_4 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter1_reg[24]_srl32_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter1_reg[24]_srl32_i_2 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter1_reg[28]_srl32_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter1_reg[28]_srl32_i_2 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter1_reg[28]_srl32_i_3 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter1_reg[28]_srl32_i_4 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter2_reg[32]_srl32_i_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter2_reg[32]_srl32_i_2 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for simon_core_0/cipher_out. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/clk. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/data_in. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/data_rdy[1]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\<const0>__0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\<const1>__0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/bit_counter[5]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/bit_counter[4]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/bit_counter[3]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/bit_counter[2]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/bit_counter[1]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/bit_counter[0]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\bit_counter[5]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/cipher_out_INST_0_i_1_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/fifo_ff56 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/fifo_ff57_reg_srl5_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/fifo_ff62 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/fifo_ff63 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/lut_ff56 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/lut_ff57_reg_srl5_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/lut_ff62 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/lut_ff63 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/lut_ff_input . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter1_reg[1]_srl23_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter1_reg[24]_srl32_n_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter1_reg_n_0_[0] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter2 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter2_reg[1]_srl31_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\datapath/shifter2_reg[32]_srl32_n_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/fifo_ff0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/fifo_ff63_i_1_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/key. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/fifo_ff1_reg_srl2_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/fifo_ff3 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/lut_ff1_reg_srl2_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/lut_ff3 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/lut_out . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/p_3_in . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg__0 [6]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg__0 [5]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg__0 [4]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg__0 [3]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg__0 [2]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/round_counter_reg__0 [1]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter1_reg[1]_srl27_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter1_reg[28]_srl32_n_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter1_reg_n_0_[0] . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter2_reg[1]_srl31_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\key_exp/shifter2_reg[32]_srl32_n_1 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_10_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_11_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_12_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_3_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_4_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_5_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_6_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_7_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_8_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/lut_ff3_i_9_n_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in[5]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in[4]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in[3]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in[2]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in[1]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in[0]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in__0[6]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in__0[5]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in__0[4]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in__0[3]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in__0[1]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_0_in__0[0]. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_1_out. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/p_2_out. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[2]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[6]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\round_counter[6]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/round_counter_out. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter1_reg[24]_srl32_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter1_reg[28]_srl32_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter1_reg[28]_srl32_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter1_reg[28]_srl32_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter2_reg[32]_srl32_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0/\shifter2_reg[32]_srl32_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for simon_core_0. (constraint file  /home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 3).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1512.191 ; gain = 627.113 ; free physical = 8416 ; free virtual = 31256
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'q_data_reg[7:0]' into 'q_alu_reg[7:0]' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:27]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1512.191 ; gain = 627.113 ; free physical = 8408 ; free virtual = 31249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/f_permutation_h.v:56]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/f_permutation_l.v:56]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    576 Bit         XORs := 2     
	   5 Input     64 Bit         XORs := 15    
	   3 Input     64 Bit         XORs := 75    
	   2 Input     64 Bit         XORs := 75    
	  16 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	             1600 Bit    Registers := 2     
	              576 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 2     
	   2 Input    576 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/f_permutation_h.v:56]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/f_permutation_l.v:56]
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module pseudo_random 
Detailed RTL Component Info : 
+---XORs : 
	  16 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module random_pulse_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module AC 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module B_Reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module IRDec 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MAR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ROM_16_8 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module O 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module padder_h 
Detailed RTL Component Info : 
+---Registers : 
	              576 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
Module round2in1 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     64 Bit         XORs := 10    
	   3 Input     64 Bit         XORs := 50    
	   2 Input     64 Bit         XORs := 50    
	   2 Input      1 Bit         XORs := 14    
Module f_permutation_h 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    576 Bit         XORs := 1     
+---Registers : 
	             1600 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sha3_high_throughput 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module padder1_l 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module padder_l 
Detailed RTL Component Info : 
+---Registers : 
	              576 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module round 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     64 Bit         XORs := 5     
	   3 Input     64 Bit         XORs := 25    
	   2 Input     64 Bit         XORs := 25    
	   2 Input      1 Bit         XORs := 7     
Module f_permutation_l 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    576 Bit         XORs := 1     
+---Registers : 
	             1600 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sha3_low_throughput 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1512.191 ; gain = 627.113 ; free physical = 8408 ; free virtual = 31249
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'state_reg' into 'padder_h_/state_reg' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/sha3_high_throughput.v:57]
INFO: [Synth 8-4471] merging register 'state_reg' into 'padder_l_/state_reg' [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/sha3_low_throughput.v:58]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1512.191 ; gain = 627.113 ; free physical = 8408 ; free virtual = 31248
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1512.191 ; gain = 627.113 ; free physical = 8408 ; free virtual = 31248

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[4]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[5]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[6]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[12]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[13]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[14]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[15]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[1]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[2]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[20]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[21]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[22]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[23]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[9]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[10]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[28]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[29]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[30]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[31]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_low_throughput_0/padder_l_/out_reg[17] )
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[18]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[36]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[46]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[37]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[33]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[38]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[33]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[25]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[26]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[44]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[41]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[45]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[41]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[30]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[57]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[58]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[46]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[49]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[31]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[46]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[94]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[95]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[58]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[59]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[47]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[41]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[46]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[2]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[95]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[67]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[24]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[33]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[59]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[60]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[47]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[32]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[3]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[17]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[25]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[60]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[62]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[68]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[67]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[33]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[34]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[32]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[41]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[4]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[15]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[18]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[81]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[85]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[88]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[97]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[149]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[145]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[26]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[61]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[61]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[54]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[69]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[66]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_l_/out_reg[34]' (FDRE) to 'sha3_low_throughput_0/padder_l_/out_reg[35]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[33]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[38]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[54]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[38]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[35]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[152]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[161]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[5]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[9]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[0]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[19]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[82]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[67]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[21]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[118]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[67]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[89]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[67]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[41]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[42]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[27]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[62]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[70]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[66]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[35]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[34]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[34]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[39]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[73]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[67]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[55]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[50]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[39]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[37]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[153]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[131]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[67]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[79]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[14]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[6]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[98]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[97]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[124]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[121]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[20]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[49]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[185]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[188]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[49]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[83]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[79]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[22]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[125]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[75]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[11]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[111]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[96]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[119]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[114]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[50]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[53]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[90]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[75]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[121]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[122]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[42]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[43]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[84]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[75]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[213]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[209]'
INFO: [Synth 8-3886] merging instance 'sha3_high_throughput_0/padder_h_/out_reg[23]' (FDRE) to 'sha3_high_throughput_0/padder_h_/out_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_high_throughput_0/padder_h_/out_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_low_throughput_0/padder_l_/out_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_high_throughput_0/padder_h_/out_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_low_throughput_0/padder_l_/out_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_high_throughput_0/padder_h_/out_reg[346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_low_throughput_0/padder_l_/out_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_high_throughput_0/padder_h_/out_reg[548] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_low_throughput_0/padder_l_/out_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_high_throughput_0/padder_h_/out_reg[548] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_low_throughput_0/padder_l_/out_reg[398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_low_throughput_0/padder_l_/out_reg[398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_low_throughput_0/padder_l_/out_reg[509] )
WARNING: [Synth 8-3332] Sequential element (sap_0/IRDecoder/instruction_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sap_0/IRDecoder/instruction_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (out_ready_reg) is unused and will be removed from module f_permutation_h.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[575]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[574]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[573]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[571]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[570]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[569]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[567]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[566]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[565]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[564]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[562]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[561]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[560]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[559]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[558]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[557]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[555]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[554]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[553]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[551]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[550]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[549]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[548]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[546]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[545]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[544]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[543]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[542]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[541]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[540]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[539]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[538]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[537]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[536]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[535]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[534]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[533]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[532]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[531]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[530]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[527]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[526]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[525]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[524]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[523]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[521]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[520]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[518]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[516]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[515]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[514]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[513]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[512]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[511]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[509]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[508]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[507]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[506]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[505]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[503]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[502]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[500]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[499]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[498]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[497]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[496]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[494]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[493]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[492]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[491]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[490]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[489]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[487]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[486]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[485]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[484]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[483]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[482]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[480]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[479]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[478]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[477]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[476]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[475]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[474]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[473]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[472]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[471]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[470]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[469]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[468]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[467]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[466]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[463]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[462]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[461]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_h_/out_reg[460]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:15:19 ; elapsed = 00:15:21 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4397 ; free virtual = 27320
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:15:19 ; elapsed = 00:15:21 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4397 ; free virtual = 27320

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:15:26 ; elapsed = 00:15:29 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4396 ; free virtual = 27323
---------------------------------------------------------------------------------
Found timing loop:
     0: i_17/z (tricell)
     1: i_17/z (tricell)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:23]
Found timing loop:
     0: i_18/z (tricell)
     1: i_18/z (tricell)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:23]
Found timing loop:
     0: i_19/z (tricell)
     1: i_19/z (tricell)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:23]
Found timing loop:
     0: i_20/z (tricell)
     1: i_20/z (tricell)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:23]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_11/z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_10/z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_9/z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_8/z'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:59 ; elapsed = 00:16:01 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4395 ; free virtual = 27320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:16:21 ; elapsed = 00:16:23 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4394 ; free virtual = 27318
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:16:21 ; elapsed = 00:16:23 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4394 ; free virtual = 27318

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:16:21 ; elapsed = 00:16:23 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4394 ; free virtual = 27318
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:23 ; elapsed = 00:16:25 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4395 ; free virtual = 27320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:23 ; elapsed = 00:16:25 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4395 ; free virtual = 27320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Found timing loop:
     0: \q_alu[0]_i_1 /O (LUT2)
     1: \q_alu[0]_i_1 /I0 (LUT2)
     2: \q_alu[0]_i_2 /O (LUT2)
     3: \q_alu[0]_i_2 /I0 (LUT2)
     4: \q_alu[0]_i_4 /O (LUT6)
     5: \q_alu[0]_i_4 /I4 (LUT6)
     6: \q_alu[0]_i_1 /O (LUT2)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:23]
Found timing loop:
     0: \q_alu[1]_i_1 /O (LUT2)
     1: \q_alu[1]_i_1 /I0 (LUT2)
     2: \q_alu[1]_i_2 /O (LUT2)
     3: \q_alu[1]_i_2 /I0 (LUT2)
     4: \q_alu[1]_i_4 /O (LUT6)
     5: \q_alu[1]_i_4 /I4 (LUT6)
     6: \q_alu[1]_i_1 /O (LUT2)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:23]
Found timing loop:
     0: \q_alu[2]_i_1 /O (LUT2)
     1: \q_alu[2]_i_1 /I0 (LUT2)
     2: \q_alu[2]_i_2 /O (LUT2)
     3: \q_alu[2]_i_2 /I0 (LUT2)
     4: \q_alu[2]_i_4 /O (LUT6)
     5: \q_alu[2]_i_4 /I4 (LUT6)
     6: \q_alu[2]_i_1 /O (LUT2)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:23]
Found timing loop:
     0: \q_alu[3]_i_1 /O (LUT2)
     1: \q_alu[3]_i_1 /I0 (LUT2)
     2: \q_alu[3]_i_2 /O (LUT2)
     3: \q_alu[3]_i_2 /I0 (LUT2)
     4: \q_alu[3]_i_4 /O (LUT6)
     5: \q_alu[3]_i_4 /I4 (LUT6)
     6: \q_alu[3]_i_1 /O (LUT2)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/simon_core_dt/simon_core_dt.srcs/sources_1/imports/new/top.v:23]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \q_alu[0]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \q_alu[1]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \q_alu[2]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \q_alu[3]_i_2 /O'
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:16:24 ; elapsed = 00:16:27 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4395 ; free virtual = 27319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | sha3_high_throughput_0/i_reg[10] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | sha3_low_throughput_0/i_reg[22]  | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    45|
|3     |GND     |     1|
|4     |LUT1    |     8|
|5     |LUT2    |   772|
|6     |LUT3    |  1210|
|7     |LUT4    |   629|
|8     |LUT5    |  1245|
|9     |LUT6    |  5811|
|10    |SRL16E  |     5|
|11    |SRLC32E |     9|
|12    |VCC     |     1|
|13    |FDCE    |    56|
|14    |FDPE    |    16|
|15    |FDRE    |  3586|
|16    |LD      |     4|
|17    |IBUF    |    12|
|18    |OBUF    |    13|
|19    |OBUFT   |     3|
+------+--------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           | 13427|
|2     |  simon_core_0 |simon_core |    83|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:16:24 ; elapsed = 00:16:27 . Memory (MB): peak = 4849.176 ; gain = 3964.098 ; free physical = 4395 ; free virtual = 27319
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1003 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:16:18 ; elapsed = 00:16:20 . Memory (MB): peak = 4849.176 ; gain = 3468.418 ; free physical = 4395 ; free virtual = 27319
Synthesis Optimization Complete : Time (s): cpu = 00:16:24 ; elapsed = 00:16:27 . Memory (MB): peak = 4849.184 ; gain = 3964.105 ; free physical = 4397 ; free virtual = 27321
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
281 Infos, 248 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:27 ; elapsed = 00:16:29 . Memory (MB): peak = 4881.191 ; gain = 3919.559 ; free physical = 4390 ; free virtual = 27314
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4913.207 ; gain = 0.000 ; free physical = 4395 ; free virtual = 27322
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 19:22:20 2018...
