//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/21/2020 02:48:33 PM
// Design Name: 
// Module Name: axi3
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

interface AXIS;
    parameter int DATA_WIDTH   = 32;

    logic aclk     ;
    logic aresetn  ;
    logic a_tvalid ;
    logic a_tready ; 
    logic [DATA_WIDTH-1:0] a_tdata  ;
    logic b_tvalid ;
    logic b_tready ;
    logic [DATA_WIDTH-1:0]b_tdata  ;
    logic c_tvalid ;
    logic c_tdata  ;
    logic op_tvalid;
    logic op_tready;
    logic op_tdata ;
    logic r_tvalid ;
    logic r_tready ;
    logic [DATA_WIDTH-1:0]r_tdata  ;
endinterface
