
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Caiyujie/Desktop/gongkaike/hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 397.027 ; gain = 190.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_Conv_0_0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_Conv_0_0/synth/design_1_Conv_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Conv' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:292]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:594]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:598]
INFO: [Synth 8-638] synthesizing module 'Conv_AXILiteS_s_axi' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_AXILiteS_s_axi.v:295]
INFO: [Synth 8-256] done synthesizing module 'Conv_AXILiteS_s_axi' (1#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_throttl' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_throttl' (2#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_throttl__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_throttl__parameterized0' (2#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_write' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo' (3#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized0' (3#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_buffer' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_buffer' (4#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized1' (4#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized2' (4#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
WARNING: [Synth 8-3848] Net AWREGION in module/entity Conv_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:1548]
WARNING: [Synth 8-3848] Net WID in module/entity Conv_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:1553]
WARNING: [Synth 8-3848] Net WUSER in module/entity Conv_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:1557]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_write' (5#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_read' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:764]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized3' (5#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_buffer__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_buffer__parameterized0' (5#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_reg_slice' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:318]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_reg_slice' (6#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:318]
INFO: [Synth 8-638] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized4' (6#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:422]
WARNING: [Synth 8-3848] Net ARREGION in module/entity Conv_gmem_m_axi_read does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:795]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi_read' (7#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:764]
INFO: [Synth 8-256] done synthesizing module 'Conv_gmem_m_axi' (8#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Conv_fadd_32ns_32ns_32_5_full_dsp' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_ap_fadd_3_full_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_fadd_3_full_dsp_32' (26#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Conv_fadd_32ns_32ns_32_5_full_dsp' (27#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_fmul_32ns_32ns_32_4_max_dsp' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_ap_fmul_2_max_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_fmul_2_max_dsp_32' (35#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Conv_fmul_32ns_32ns_32_4_max_dsp' (36#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_fcmp_32ns_32ns_1_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_ap_fcmp_0_no_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Conv_ap_fcmp_0_no_dsp_32' (40#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Conv_fcmp_32ns_32ns_1_1' (41#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'Conv_sdiv_19s_9ns_19_23' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:154]
INFO: [Synth 8-638] synthesizing module 'Conv_sdiv_19s_9ns_19_23_div' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:74]
INFO: [Synth 8-638] synthesizing module 'Conv_sdiv_19s_9ns_19_23_div_u' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:10]
INFO: [Synth 8-256] done synthesizing module 'Conv_sdiv_19s_9ns_19_23_div_u' (42#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:10]
INFO: [Synth 8-256] done synthesizing module 'Conv_sdiv_19s_9ns_19_23_div' (43#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:74]
INFO: [Synth 8-256] done synthesizing module 'Conv_sdiv_19s_9ns_19_23' (44#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:154]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32ns_16ns_48_3' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32ns_16ns_48_3_Mul3S_0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32ns_16ns_48_3_Mul3S_0' (45#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32ns_16ns_48_3' (46#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32s_16ns_48_3' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32s_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_32s_16ns_48_3_Mul3S_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32s_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32s_16ns_48_3_Mul3S_1' (47#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32s_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_32s_16ns_48_3' (48#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32s_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Conv_mac_muladd_16ns_16s_48ns_48_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mac_muladd_16ns_16s_48ns_48_1.v:34]
INFO: [Synth 8-638] synthesizing module 'Conv_mac_muladd_16ns_16s_48ns_48_1_DSP48_0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mac_muladd_16ns_16s_48ns_48_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Conv_mac_muladd_16ns_16s_48ns_48_1_DSP48_0' (49#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mac_muladd_16ns_16s_48ns_48_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Conv_mac_muladd_16ns_16s_48ns_48_1' (50#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mac_muladd_16ns_16s_48ns_48_1.v:34]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_mul_16ns_16ns_32_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16ns_32_1.v:14]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_mul_16ns_16ns_32_1_DSP48_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16ns_32_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_mul_16ns_16ns_32_1_DSP48_1' (51#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16ns_32_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_mul_16ns_16ns_32_1' (52#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16ns_32_1.v:14]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_mul_16ns_16s_32_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16s_32_1.v:14]
INFO: [Synth 8-638] synthesizing module 'Conv_mul_mul_16ns_16s_32_1_DSP48_2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16s_32_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_mul_16ns_16s_32_1_DSP48_2' (53#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16s_32_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'Conv_mul_mul_16ns_16s_32_1' (54#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_mul_16ns_16s_32_1.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2248]
INFO: [Synth 8-256] done synthesizing module 'Conv' (55#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_Conv_0_0' (56#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_Conv_0_0/synth/design_1_Conv_0_0.v:58]
WARNING: [Synth 8-350] instance 'Conv_0' of module 'design_1_Conv_0_0' requires 55 connections, but only 54 given [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:291]
INFO: [Synth 8-638] synthesizing module 'design_1_Pool_0_0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_Pool_0_0/synth/design_1_Pool_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Pool' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:293]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:503]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:506]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:537]
INFO: [Synth 8-638] synthesizing module 'Pool_AXILiteS_s_axi' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_AXILiteS_s_axi.v:249]
INFO: [Synth 8-256] done synthesizing module 'Pool_AXILiteS_s_axi' (57#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_throttl' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_throttl' (58#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_throttl__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_throttl__parameterized0' (58#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_write' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo' (59#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized0' (59#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_buffer' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_buffer' (60#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized1' (60#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized2' (60#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
WARNING: [Synth 8-3848] Net AWREGION in module/entity Pool_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:1548]
WARNING: [Synth 8-3848] Net WID in module/entity Pool_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:1553]
WARNING: [Synth 8-3848] Net WUSER in module/entity Pool_gmem_m_axi_write does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:1557]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_write' (61#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_read' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:764]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized3' (61#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_buffer__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_buffer__parameterized0' (61#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_reg_slice' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:318]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_reg_slice' (62#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:318]
INFO: [Synth 8-638] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized4' (62#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:422]
WARNING: [Synth 8-3848] Net ARREGION in module/entity Pool_gmem_m_axi_read does not have driver. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:795]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi_read' (63#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:764]
INFO: [Synth 8-256] done synthesizing module 'Pool_gmem_m_axi' (64#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Pool_fadd_32ns_32ns_32_5_full_dsp' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fadd_3_full_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fadd_3_full_dsp_32' (65#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Pool_fadd_32ns_32ns_32_5_full_dsp' (66#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_fdiv_32ns_32ns_32_16' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fdiv_14_no_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fdiv_14_no_dsp_32' (73#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Pool_fdiv_32ns_32ns_32_16' (74#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_sitofp_32ns_32_6' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_sitofp_4_no_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_sitofp_4_no_dsp_32' (81#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Pool_sitofp_32ns_32_6' (82#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_fcmp_32ns_32ns_1_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fcmp_0_no_dsp_32' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fcmp_0_no_dsp_32' (83#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Pool_fcmp_32ns_32ns_1_1' (84#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:155]
INFO: [Synth 8-638] synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq_div' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:82]
INFO: [Synth 8-638] synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq_div_u' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq_div_u' (85#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq_div' (86#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:82]
INFO: [Synth 8-256] done synthesizing module 'Pool_udiv_16ns_8ns_16_20_seq' (87#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:155]
INFO: [Synth 8-638] synthesizing module 'Pool_mul_32ns_16ns_48_3' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32ns_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Pool_mul_32ns_16ns_48_3_Mul3S_0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32ns_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Pool_mul_32ns_16ns_48_3_Mul3S_0' (88#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32ns_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Pool_mul_32ns_16ns_48_3' (89#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32ns_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Pool_mul_32s_16ns_48_3' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32s_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Pool_mul_32s_16ns_48_3_Mul3S_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32s_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Pool_mul_32s_16ns_48_3_Mul3S_1' (90#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32s_16ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Pool_mul_32s_16ns_48_3' (91#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32s_16ns_48_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Pool_mac_muladd_16ns_16s_48ns_48_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mac_muladd_16ns_16s_48ns_48_1.v:34]
INFO: [Synth 8-638] synthesizing module 'Pool_mac_muladd_16ns_16s_48ns_48_1_DSP48_0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mac_muladd_16ns_16s_48ns_48_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Pool_mac_muladd_16ns_16s_48ns_48_1_DSP48_0' (92#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mac_muladd_16ns_16s_48ns_48_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Pool_mac_muladd_16ns_16s_48ns_48_1' (93#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mac_muladd_16ns_16s_48ns_48_1.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:1996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2106]
INFO: [Synth 8-256] done synthesizing module 'Pool' (94#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_Pool_0_0' (95#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_Pool_0_0/synth/design_1_Pool_0_0.v:58]
WARNING: [Synth 8-350] instance 'Pool_0' of module 'design_1_Pool_0_0' requires 55 connections, but only 54 given [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:346]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:785]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:3113]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b_downsizer' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b_downsizer' (96#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen' (114#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo' (115#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv' (116#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_w_axi3_conv' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_w_axi3_conv' (117#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized0' (117#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized0' (117#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv__parameterized0' (117#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_r_axi3_conv' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_r_axi3_conv' (118#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv' (119#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' (120#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (121#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_top' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_w_upsizer' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_w_upsizer' (122#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (123#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer' (124#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_r_upsizer' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_r_upsizer' (125#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (126#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' (127#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' (127#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' (127#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' (127#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (128#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' (129#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized0' (129#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (129#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' (129#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' (129#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' (129#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' (129#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' (129#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (129#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' (129#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer' (130#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_top' (131#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (132#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (133#1) [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:3113]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (134#1) [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:785]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_1_1' [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:1155]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1FI55ZU' [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:2651]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (135#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (136#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1FI55ZU' (137#1) [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:2651]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_1_1' (138#1) [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:1155]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (139#1) [D:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (140#1) [D:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (141#1) [D:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (142#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:591]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (143#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 159 connections, but only 142 given [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:551]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:1525]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:2082]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (144#1) [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:2082]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:2214]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (145#1) [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:2214]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:2346]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' (146#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' (147#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' (148#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' (149#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' (150#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' (151#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' (151#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' (152#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' (153#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' (154#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' (154#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' (154#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized9' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized9' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized10' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized10' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized11' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized11' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized12' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized12' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized1' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized13' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized13' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized14' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized14' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized15' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized15' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized16' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized16' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized17' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized17' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized2' (155#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized0' (156#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (157#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (158#1) [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:2346]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (159#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (160#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (160#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' (161#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' (162#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' (163#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter' (164#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' (164#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized18' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized18' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (165#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' (166#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' (167#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (168#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 40 connections, but only 38 given [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:2041]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (169#1) [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:1525]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (170#1) [D:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (171#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (172#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (173#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (174#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (175#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (176#1) [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:775]
INFO: [Synth 8-256] done synthesizing module 'design_1' (177#1) [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (178#1) [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rlast[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_rlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_9_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized17 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized17 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized16 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized16 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized15 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized15 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized14 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized14 has unconnected port ARESET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 683.539 ; gain = 477.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 683.539 ; gain = 477.180
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1779 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  FDE => FDRE: 22 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 960.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:19 ; elapsed = 00:02:27 . Memory (MB): peak = 960.496 ; gain = 754.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:19 ; elapsed = 00:02:27 . Memory (MB): peak = 960.496 ; gain = 754.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M/U0. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst. (constraint file  C:/Users/Caiyujie/Desktop/gongkaike/platform/platform.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Conv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Pool_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:27 . Memory (MB): peak = 960.496 ; gain = 754.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:510]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_gmem_m_axi.v:510]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '19' to '18' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_sdiv_19s_9ns_19_23.v:57]
INFO: [Synth 8-4471] merging register 'rhs_V_10_cast_reg_1378_reg[15:0]' into 'rhs_V_1_reg_1355_reg[15:0]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:1162]
INFO: [Synth 8-4471] merging register 'rhs_V_9_cast_reg_1383_reg[15:0]' into 'rhs_V_8_cast_reg_1372_reg[15:0]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:1168]
INFO: [Synth 8-4471] merging register 'lhs_V_4_cast_reg_1290_reg[16:16]' into 'lhs_V_2_cast_reg_1275_reg[16:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2316]
INFO: [Synth 8-4471] merging register 'tmp_30_cast_reg_1310_reg[30:30]' into 'lhs_V_2_cast_reg_1275_reg[16:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2140]
INFO: [Synth 8-4471] merging register 'tmp_33_cast_reg_1315_reg[48:30]' into 'tmp_29_cast_reg_1305_reg[48:30]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2014]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_1340_reg[15:8]' into 'tmp_9_reg_1335_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2338]
INFO: [Synth 8-4471] merging register 'tmp_10_reg_1345_reg[15:8]' into 'tmp_9_reg_1335_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2222]
INFO: [Synth 8-4471] merging register 'tmp_11_reg_1350_reg[15:8]' into 'tmp_9_reg_1335_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2342]
INFO: [Synth 8-4471] merging register 'rhs_V_1_cast_reg_1367_reg[15:8]' into 'tmp_9_reg_1335_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2226]
INFO: [Synth 8-4471] merging register 'rhs_V_8_cast_reg_1372_reg[47:16]' into 'rhs_V_2_reg_1362_reg[47:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2172]
INFO: [Synth 8-4471] merging register 'rhs_V_10_cast_reg_1378_reg[23:16]' into 'tmp_9_reg_1335_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2228]
INFO: [Synth 8-4471] merging register 'rhs_V_9_cast_reg_1383_reg[31:16]' into 'rhs_V_1_reg_1355_reg[31:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2224]
INFO: [Synth 8-4471] merging register 'rhs_V_7_cast_reg_1389_reg[31:16]' into 'rhs_V_1_reg_1355_reg[31:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2254]
INFO: [Synth 8-4471] merging register 'tmp_17_cast_reg_1402_reg[31:16]' into 'rhs_V_1_reg_1355_reg[31:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2322]
INFO: [Synth 8-4471] merging register 'gmem_addr_reg_1408_reg[31:31]' into 'lhs_V_2_cast_reg_1275_reg[16:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:2421]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_1556_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:1311]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_5_reg_1442_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv.v:1293]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_1137_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:510]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_gmem_m_axi.v:510]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rhs_V_2_cast_reg_1000_reg[15:0]' into 'rhs_V_1_reg_976_reg[15:0]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:1119]
INFO: [Synth 8-4471] merging register 'rhs_V_reg_933_reg[15:8]' into 'lhs_V_reg_926_reg[15:8]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2046]
INFO: [Synth 8-4471] merging register 'rhs_V_1_cast_reg_995_reg[31:16]' into 'rhs_V_1_reg_976_reg[31:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2044]
INFO: [Synth 8-4471] merging register 'rhs_V_2_cast_reg_1000_reg[47:16]' into 'rhs_V_2_reg_985_reg[47:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2020]
INFO: [Synth 8-4471] merging register 'i_op_assign_17_cast6_reg_1010_reg[31:16]' into 'rhs_V_1_reg_976_reg[31:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2110]
INFO: [Synth 8-4471] merging register 'rhs_V_7_cast_reg_1023_reg[47:16]' into 'rhs_V_2_reg_985_reg[47:16]' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:2070]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_1_reg_1053_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:1137]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs1_fu_757_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_6_fu_406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs2_fu_775_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_7_fu_411_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:34 ; elapsed = 00:02:48 . Memory (MB): peak = 960.496 ; gain = 754.137
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/Pool_0/inst/Pool_mac_muladd_16ns_16s_48ns_48_1_U8' (Pool_mac_muladd_16ns_16s_48ns_48_1) to 'design_1_i/Pool_0/inst/Pool_mac_muladd_16ns_16s_48ns_48_1_U9'
INFO: [Synth 8-223] decloning instance 'design_1_i/Pool_0/inst/Pool_mac_muladd_16ns_16s_48ns_48_1_U8' (Pool_mac_muladd_16ns_16s_48ns_48_1) to 'design_1_i/Pool_0/inst/Pool_mac_muladd_16ns_16s_48ns_48_1_U10'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:35 ; elapsed = 00:02:48 . Memory (MB): peak = 960.496 ; gain = 754.137
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'Conv_mul_32ns_16ns_48_3_U5/Conv_mul_32ns_16ns_48_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Conv_mul_32ns_16ns_48_3_U7/Conv_mul_32ns_16ns_48_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/conv_v1_0/hdl/verilog/Conv_mul_32ns_16ns_48_3.v:23]
INFO: [Synth 8-5546] ROM "notrhs_fu_1137_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'Pool_udiv_16ns_8ns_16_20_seq_div_U/Pool_udiv_16ns_8ns_16_20_seq_div_u_0/remd_tmp_reg' and it is trimmed from '16' to '15' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_udiv_16ns_8ns_16_20_seq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'Pool_mul_32ns_16ns_48_3_U6/Pool_mul_32ns_16ns_48_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32ns_16ns_48_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_2_reg_1094_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool.v:848]
WARNING: [Synth 8-3936] Found unconnected internal register 'Pool_mul_32s_16ns_48_3_U7/Pool_mul_32s_16ns_48_3_Mul3S_1_U/buff0_reg' and it is trimmed from '48' to '32' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/pool_v1_0/hdl/verilog/Pool_mul_32s_16ns_48_3.v:23]
INFO: [Synth 8-5544] ROM "tmp_6_fu_406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_7_fu_411_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs1_fu_757_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_775_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:02:58 . Memory (MB): peak = 960.496 ; gain = 754.137
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:44 ; elapsed = 00:02:58 . Memory (MB): peak = 960.496 ; gain = 754.137

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][18]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][11]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][12]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][13]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][14]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][15]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][16]' (FDRE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_sdiv_19s_9ns_19_23:/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_9_reg_1335_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_9_reg_1335_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_9_reg_1335_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_9_reg_1335_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_9_reg_1335_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_9_reg_1335_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_9_reg_1335_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\tmp_9_reg_1335_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\rhs_V_1_reg_1355_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/\lhs_V_2_cast_reg_1275_reg[16] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Conv_0/inst/Conv_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][9]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][10]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][11]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][12]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][13]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][14]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][16]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_sdiv_19s_9ns_19_23:/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17] )
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][17]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][10]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][11]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][12]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][13]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][14]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][15]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][16]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_sdiv_19s_9ns_19_23:/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17] )
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][11]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].remd_tmp_reg[2][17]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][12]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][13]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][14]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][15]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][16]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_sdiv_19s_9ns_19_23:/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17] )
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][17]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][12]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][12]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][13]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][14]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][15]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][16]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_sdiv_19s_9ns_19_23:/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][17] )
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][13]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].remd_tmp_reg[4][17]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][14]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][15]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][15]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][16]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][16]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_sdiv_19s_9ns_19_23:/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][17] )
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][17]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][14]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][14]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][15]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][17]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][16]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_sdiv_19s_9ns_19_23:/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][17] )
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].remd_tmp_reg[7][15]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].remd_tmp_reg[7][16]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].remd_tmp_reg[6][17]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].remd_tmp_reg[7][16]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].remd_tmp_reg[7][16]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].remd_tmp_reg[7][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_sdiv_19s_9ns_19_23:/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].remd_tmp_reg[7][17] )
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].remd_tmp_reg[7][17]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].remd_tmp_reg[8][16]'
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].remd_tmp_reg[8][16]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].remd_tmp_reg[8][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_sdiv_19s_9ns_19_23:/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].remd_tmp_reg[8][17] )
INFO: [Synth 8-3886] merging instance 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].remd_tmp_reg[8][17]' (FDE) to 'Conv_sdiv_19s_9ns_19_23:/Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[8].remd_tmp_reg[9][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_sdiv_19s_9ns_19_23:/\Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[8].remd_tmp_reg[9][17] )
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[6]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[5]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[34]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[6]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[5]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[4]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module Conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][18]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][17]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][16]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][15]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][14]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][13]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][12]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][11]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][4]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][3]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][2]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][1]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/remd_tmp_reg[0][0]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][16]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][15]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][14]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][13]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][12]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][11]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][10]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[0].remd_tmp_reg[1][9]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[2].remd_tmp_reg[3][11]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[4].remd_tmp_reg[5][13]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[6].remd_tmp_reg[7][15]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
WARNING: [Synth 8-3332] Sequential element (Conv_sdiv_19s_9ns_19_23_div_U/Conv_sdiv_19s_9ns_19_23_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module Conv_sdiv_19s_9ns_19_23.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'floating_point_v7_1_2:/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'floating_point_v7_1_2:/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[0]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[1]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[2]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[3]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[4]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[5]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[6]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[7]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[8]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[9]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[10]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[11]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[12]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[13]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[14]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_1_cast_reg_995_reg[15]' (FDE) to 'design_1_i/Pool_0/inst/r_V_15_reg_962_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_926_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_926_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_926_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_926_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_926_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_926_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_926_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/lhs_V_reg_926_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_926_reg[6]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_893_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_926_reg[7]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_893_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_926_reg[0]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_893_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_926_reg[1]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_893_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_926_reg[2]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_893_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_933_reg[0]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_888_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_933_reg[1]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_888_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_933_reg[2]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_888_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_933_reg[3]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_888_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/rhs_V_reg_933_reg[4]' (FDE) to 'design_1_i/Pool_0/inst/Ky_V_read_reg_888_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Pool_0/inst/lhs_V_reg_926_reg[3]' (FDE) to 'design_1_i/Pool_0/inst/Kx_V_read_reg_893_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_2_reg_985_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/rhs_V_1_reg_976_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/p_sum_reg_1005_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_gmem_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_gmem_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pool_0/\inst/Pool_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:31 ; elapsed = 00:03:47 . Memory (MB): peak = 960.496 ; gain = 754.137
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:31 ; elapsed = 00:03:47 . Memory (MB): peak = 960.496 ; gain = 754.137

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:45 ; elapsed = 00:04:01 . Memory (MB): peak = 1169.496 ; gain = 963.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:04:07 . Memory (MB): peak = 1207.867 ; gain = 1001.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:04 ; elapsed = 00:04:21 . Memory (MB): peak = 1240.352 ; gain = 1033.992
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:04:04 ; elapsed = 00:04:21 . Memory (MB): peak = 1240.352 ; gain = 1033.992

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:04 ; elapsed = 00:04:21 . Memory (MB): peak = 1240.352 ; gain = 1033.992
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Caiyujie/Desktop/gongkaike/platform/platform.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:07 ; elapsed = 00:04:24 . Memory (MB): peak = 1240.352 ; gain = 1033.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:07 ; elapsed = 00:04:24 . Memory (MB): peak = 1240.352 ; gain = 1033.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:10 ; elapsed = 00:04:27 . Memory (MB): peak = 1240.352 ; gain = 1033.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:11 ; elapsed = 00:04:27 . Memory (MB): peak = 1240.352 ; gain = 1033.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 1240.352 ; gain = 1033.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 1240.352 ; gain = 1033.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   659|
|4     |DSP48E1    |     2|
|5     |DSP48E1_1  |     2|
|6     |DSP48E1_10 |     2|
|7     |DSP48E1_11 |     1|
|8     |DSP48E1_12 |     5|
|9     |DSP48E1_2  |     1|
|10    |DSP48E1_3  |     1|
|11    |DSP48E1_4  |     1|
|12    |DSP48E1_5  |     5|
|13    |DSP48E1_7  |     1|
|14    |DSP48E1_8  |     1|
|15    |DSP48E1_9  |     1|
|16    |LUT1       |  1207|
|17    |LUT2       |  1570|
|18    |LUT3       |  3064|
|19    |LUT4       |   996|
|20    |LUT5       |  1206|
|21    |LUT6       |  1522|
|22    |MUXCY      |   951|
|23    |MUXF7      |     5|
|24    |PS7        |     1|
|25    |RAM32M     |     4|
|26    |RAM32X1D   |     2|
|27    |RAMB18E1   |     4|
|28    |SRL16      |     1|
|29    |SRL16E     |   386|
|30    |SRLC32E    |   165|
|31    |XORCY      |   779|
|32    |FDCE       |   132|
|33    |FDE        |    22|
|34    |FDPE       |    90|
|35    |FDR        |     8|
|36    |FDRE       | 10036|
|37    |FDSE       |    88|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 1240.352 ; gain = 1033.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5651 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:56 ; elapsed = 00:04:01 . Memory (MB): peak = 1240.352 ; gain = 653.813
Synthesis Optimization Complete : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 1240.352 ; gain = 1033.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 308 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 271 instances
  FDE => FDRE: 22 instances
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
750 Infos, 350 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:14 ; elapsed = 00:04:31 . Memory (MB): peak = 1240.352 ; gain = 930.770
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1240.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 16:38:34 2018...
