Classic Timing Analyzer report for RUN
Sun Jan 06 19:54:51 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'wheel'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.958 ns                         ; start  ; cnt[1] ; --         ; wheel    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.552 ns                         ; o      ; pulse  ; wheel      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.255 ns                        ; start  ; o      ; --         ; wheel    ; 0            ;
; Clock Setup: 'wheel'         ; N/A   ; None          ; 416.67 MHz ( period = 2.400 ns ) ; cnt[1] ; cnt[5] ; wheel      ; wheel    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2A15B724C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; wheel           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'wheel'                                                                                                                                                                 ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[1] ; cnt[2] ; wheel      ; wheel    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[1] ; cnt[6] ; wheel      ; wheel    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[1] ; cnt[5] ; wheel      ; wheel    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[0] ; wheel      ; wheel    ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6] ; cnt[7] ; wheel      ; wheel    ; None                        ; None                      ; 1.838 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; o      ; wheel      ; wheel    ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[2] ; wheel      ; wheel    ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6] ; cnt[6] ; wheel      ; wheel    ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[2] ; wheel      ; wheel    ; None                        ; None                      ; 1.611 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[7] ; wheel      ; wheel    ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[7] ; wheel      ; wheel    ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[6] ; wheel      ; wheel    ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[5] ; wheel      ; wheel    ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[7] ; wheel      ; wheel    ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[2] ; wheel      ; wheel    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[6] ; wheel      ; wheel    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[5] ; wheel      ; wheel    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[7] ; wheel      ; wheel    ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[6] ; wheel      ; wheel    ; None                        ; None                      ; 1.477 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[0] ; wheel      ; wheel    ; None                        ; None                      ; 1.477 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[0] ; wheel      ; wheel    ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[7] ; wheel      ; wheel    ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[5] ; wheel      ; wheel    ; None                        ; None                      ; 1.434 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[4] ; wheel      ; wheel    ; None                        ; None                      ; 1.427 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[2] ; wheel      ; wheel    ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[6] ; wheel      ; wheel    ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[5] ; wheel      ; wheel    ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[7] ; wheel      ; wheel    ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[4] ; wheel      ; wheel    ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[3] ; wheel      ; wheel    ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[4] ; wheel      ; wheel    ; None                        ; None                      ; 1.384 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7] ; cnt[7] ; wheel      ; wheel    ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; o      ; wheel      ; wheel    ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; o      ; wheel      ; wheel    ; None                        ; None                      ; 1.371 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[0] ; wheel      ; wheel    ; None                        ; None                      ; 1.370 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[6] ; wheel      ; wheel    ; None                        ; None                      ; 1.362 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[3] ; wheel      ; wheel    ; None                        ; None                      ; 1.355 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[4] ; wheel      ; wheel    ; None                        ; None                      ; 1.352 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[3] ; wheel      ; wheel    ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[1] ; wheel      ; wheel    ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6] ; cnt[2] ; wheel      ; wheel    ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6] ; cnt[5] ; wheel      ; wheel    ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[2] ; wheel      ; wheel    ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[5] ; wheel      ; wheel    ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; o      ; wheel      ; wheel    ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[0] ; wheel      ; wheel    ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6] ; cnt[0] ; wheel      ; wheel    ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[0] ; wheel      ; wheel    ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7] ; cnt[2] ; wheel      ; wheel    ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7] ; cnt[6] ; wheel      ; wheel    ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7] ; cnt[5] ; wheel      ; wheel    ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7] ; cnt[0] ; wheel      ; wheel    ; None                        ; None                      ; 1.155 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; o      ; wheel      ; wheel    ; None                        ; None                      ; 1.154 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6] ; o      ; wheel      ; wheel    ; None                        ; None                      ; 1.139 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[3] ; wheel      ; wheel    ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; o      ; wheel      ; wheel    ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[4] ; wheel      ; wheel    ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[1] ; wheel      ; wheel    ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7] ; o      ; wheel      ; wheel    ; None                        ; None                      ; 1.053 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+-------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To     ; To Clock ;
+-------+--------------+------------+-------+--------+----------+
; N/A   ; None         ; 4.958 ns   ; start ; cnt[1] ; wheel    ;
; N/A   ; None         ; 4.956 ns   ; start ; cnt[0] ; wheel    ;
; N/A   ; None         ; 4.949 ns   ; start ; cnt[4] ; wheel    ;
; N/A   ; None         ; 4.949 ns   ; start ; cnt[3] ; wheel    ;
; N/A   ; None         ; 4.948 ns   ; start ; cnt[5] ; wheel    ;
; N/A   ; None         ; 4.946 ns   ; start ; cnt[6] ; wheel    ;
; N/A   ; None         ; 4.945 ns   ; start ; cnt[7] ; wheel    ;
; N/A   ; None         ; 4.940 ns   ; start ; cnt[2] ; wheel    ;
; N/A   ; None         ; 4.920 ns   ; EN2   ; cnt[1] ; wheel    ;
; N/A   ; None         ; 4.918 ns   ; EN2   ; cnt[0] ; wheel    ;
; N/A   ; None         ; 4.911 ns   ; EN2   ; cnt[4] ; wheel    ;
; N/A   ; None         ; 4.911 ns   ; EN2   ; cnt[3] ; wheel    ;
; N/A   ; None         ; 4.910 ns   ; EN2   ; cnt[5] ; wheel    ;
; N/A   ; None         ; 4.908 ns   ; EN2   ; cnt[6] ; wheel    ;
; N/A   ; None         ; 4.907 ns   ; EN2   ; cnt[7] ; wheel    ;
; N/A   ; None         ; 4.902 ns   ; EN2   ; cnt[2] ; wheel    ;
; N/A   ; None         ; 4.739 ns   ; EN    ; cnt[1] ; wheel    ;
; N/A   ; None         ; 4.737 ns   ; EN    ; cnt[0] ; wheel    ;
; N/A   ; None         ; 4.730 ns   ; EN    ; cnt[4] ; wheel    ;
; N/A   ; None         ; 4.730 ns   ; EN    ; cnt[3] ; wheel    ;
; N/A   ; None         ; 4.729 ns   ; EN    ; cnt[5] ; wheel    ;
; N/A   ; None         ; 4.727 ns   ; EN    ; cnt[6] ; wheel    ;
; N/A   ; None         ; 4.726 ns   ; EN    ; cnt[7] ; wheel    ;
; N/A   ; None         ; 4.721 ns   ; EN    ; cnt[2] ; wheel    ;
; N/A   ; None         ; 3.773 ns   ; EN    ; o      ; wheel    ;
; N/A   ; None         ; 3.770 ns   ; EN2   ; o      ; wheel    ;
; N/A   ; None         ; 3.755 ns   ; start ; o      ; wheel    ;
+-------+--------------+------------+-------+--------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+------+-------+------------+
; Slack ; Required tco ; Actual tco ; From ; To    ; From Clock ;
+-------+--------------+------------+------+-------+------------+
; N/A   ; None         ; 6.552 ns   ; o    ; pulse ; wheel      ;
+-------+--------------+------------+------+-------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+-------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To     ; To Clock ;
+---------------+-------------+-----------+-------+--------+----------+
; N/A           ; None        ; -3.255 ns ; start ; o      ; wheel    ;
; N/A           ; None        ; -3.270 ns ; EN2   ; o      ; wheel    ;
; N/A           ; None        ; -3.273 ns ; EN    ; o      ; wheel    ;
; N/A           ; None        ; -4.221 ns ; EN    ; cnt[2] ; wheel    ;
; N/A           ; None        ; -4.226 ns ; EN    ; cnt[7] ; wheel    ;
; N/A           ; None        ; -4.227 ns ; EN    ; cnt[6] ; wheel    ;
; N/A           ; None        ; -4.229 ns ; EN    ; cnt[5] ; wheel    ;
; N/A           ; None        ; -4.230 ns ; EN    ; cnt[4] ; wheel    ;
; N/A           ; None        ; -4.230 ns ; EN    ; cnt[3] ; wheel    ;
; N/A           ; None        ; -4.237 ns ; EN    ; cnt[0] ; wheel    ;
; N/A           ; None        ; -4.239 ns ; EN    ; cnt[1] ; wheel    ;
; N/A           ; None        ; -4.402 ns ; EN2   ; cnt[2] ; wheel    ;
; N/A           ; None        ; -4.407 ns ; EN2   ; cnt[7] ; wheel    ;
; N/A           ; None        ; -4.408 ns ; EN2   ; cnt[6] ; wheel    ;
; N/A           ; None        ; -4.410 ns ; EN2   ; cnt[5] ; wheel    ;
; N/A           ; None        ; -4.411 ns ; EN2   ; cnt[4] ; wheel    ;
; N/A           ; None        ; -4.411 ns ; EN2   ; cnt[3] ; wheel    ;
; N/A           ; None        ; -4.418 ns ; EN2   ; cnt[0] ; wheel    ;
; N/A           ; None        ; -4.420 ns ; EN2   ; cnt[1] ; wheel    ;
; N/A           ; None        ; -4.440 ns ; start ; cnt[2] ; wheel    ;
; N/A           ; None        ; -4.445 ns ; start ; cnt[7] ; wheel    ;
; N/A           ; None        ; -4.446 ns ; start ; cnt[6] ; wheel    ;
; N/A           ; None        ; -4.448 ns ; start ; cnt[5] ; wheel    ;
; N/A           ; None        ; -4.449 ns ; start ; cnt[4] ; wheel    ;
; N/A           ; None        ; -4.449 ns ; start ; cnt[3] ; wheel    ;
; N/A           ; None        ; -4.456 ns ; start ; cnt[0] ; wheel    ;
; N/A           ; None        ; -4.458 ns ; start ; cnt[1] ; wheel    ;
+---------------+-------------+-----------+-------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jan 06 19:54:50 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RUN -c RUN
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "wheel" is an undefined clock
Info: Clock "wheel" has Internal fmax of 416.67 MHz between source register "cnt[1]" and destination register "cnt[2]" (period= 2.4 ns)
    Info: + Longest register to register delay is 1.975 ns
        Info: 1: + IC(0.000 ns) + CELL(0.139 ns) = 0.139 ns; Loc. = LC9_7_N2; Fanout = 3; REG Node = 'cnt[1]'
        Info: 2: + IC(0.696 ns) + CELL(0.401 ns) = 1.236 ns; Loc. = LC8_6_N2; Fanout = 1; COMB Node = 'Equal0~8'
        Info: 3: + IC(0.000 ns) + CELL(0.324 ns) = 1.560 ns; Loc. = LC9_6_N2; Fanout = 5; COMB Node = 'Equal0~6'
        Info: 4: + IC(0.238 ns) + CELL(0.177 ns) = 1.975 ns; Loc. = LC10_6_N2; Fanout = 3; REG Node = 'cnt[2]'
        Info: Total cell delay = 1.041 ns ( 52.71 % )
        Info: Total interconnect delay = 0.934 ns ( 47.29 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "wheel" to destination register is 1.774 ns
            Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 9; CLK Node = 'wheel'
            Info: 2: + IC(0.933 ns) + CELL(0.010 ns) = 1.774 ns; Loc. = LC10_6_N2; Fanout = 3; REG Node = 'cnt[2]'
            Info: Total cell delay = 0.841 ns ( 47.41 % )
            Info: Total interconnect delay = 0.933 ns ( 52.59 % )
        Info: - Longest clock path from clock "wheel" to source register is 1.774 ns
            Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 9; CLK Node = 'wheel'
            Info: 2: + IC(0.933 ns) + CELL(0.010 ns) = 1.774 ns; Loc. = LC9_7_N2; Fanout = 3; REG Node = 'cnt[1]'
            Info: Total cell delay = 0.841 ns ( 47.41 % )
            Info: Total interconnect delay = 0.933 ns ( 52.59 % )
    Info: + Micro clock to output delay of source is 0.175 ns
    Info: + Micro setup delay of destination is 0.250 ns
Info: tsu for register "cnt[1]" (data pin = "start", clock pin = "wheel") is 4.958 ns
    Info: + Longest pin to register delay is 6.482 ns
        Info: 1: + IC(0.000 ns) + CELL(1.520 ns) = 1.520 ns; Loc. = PIN_AA17; Fanout = 2; PIN Node = 'start'
        Info: 2: + IC(3.584 ns) + CELL(0.444 ns) = 5.548 ns; Loc. = LC3_5_N2; Fanout = 8; COMB Node = 'process_0~2'
        Info: 3: + IC(0.747 ns) + CELL(0.187 ns) = 6.482 ns; Loc. = LC9_7_N2; Fanout = 3; REG Node = 'cnt[1]'
        Info: Total cell delay = 2.151 ns ( 33.18 % )
        Info: Total interconnect delay = 4.331 ns ( 66.82 % )
    Info: + Micro setup delay of destination is 0.250 ns
    Info: - Shortest clock path from clock "wheel" to destination register is 1.774 ns
        Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 9; CLK Node = 'wheel'
        Info: 2: + IC(0.933 ns) + CELL(0.010 ns) = 1.774 ns; Loc. = LC9_7_N2; Fanout = 3; REG Node = 'cnt[1]'
        Info: Total cell delay = 0.841 ns ( 47.41 % )
        Info: Total interconnect delay = 0.933 ns ( 52.59 % )
Info: tco from clock "wheel" to destination pin "pulse" through register "o" is 6.552 ns
    Info: + Longest clock path from clock "wheel" to source register is 1.774 ns
        Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 9; CLK Node = 'wheel'
        Info: 2: + IC(0.933 ns) + CELL(0.010 ns) = 1.774 ns; Loc. = LC5_5_N2; Fanout = 2; REG Node = 'o'
        Info: Total cell delay = 0.841 ns ( 47.41 % )
        Info: Total interconnect delay = 0.933 ns ( 52.59 % )
    Info: + Micro clock to output delay of source is 0.175 ns
    Info: + Longest register to pin delay is 4.603 ns
        Info: 1: + IC(0.000 ns) + CELL(0.139 ns) = 0.139 ns; Loc. = LC5_5_N2; Fanout = 2; REG Node = 'o'
        Info: 2: + IC(2.118 ns) + CELL(2.346 ns) = 4.603 ns; Loc. = PIN_R21; Fanout = 0; PIN Node = 'pulse'
        Info: Total cell delay = 2.485 ns ( 53.99 % )
        Info: Total interconnect delay = 2.118 ns ( 46.01 % )
Info: th for register "o" (data pin = "start", clock pin = "wheel") is -3.255 ns
    Info: + Longest clock path from clock "wheel" to destination register is 1.774 ns
        Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 9; CLK Node = 'wheel'
        Info: 2: + IC(0.933 ns) + CELL(0.010 ns) = 1.774 ns; Loc. = LC5_5_N2; Fanout = 2; REG Node = 'o'
        Info: Total cell delay = 0.841 ns ( 47.41 % )
        Info: Total interconnect delay = 0.933 ns ( 52.59 % )
    Info: + Micro hold delay of destination is 0.250 ns
    Info: - Shortest pin to register delay is 5.279 ns
        Info: 1: + IC(0.000 ns) + CELL(1.520 ns) = 1.520 ns; Loc. = PIN_AA17; Fanout = 2; PIN Node = 'start'
        Info: 2: + IC(3.582 ns) + CELL(0.177 ns) = 5.279 ns; Loc. = LC5_5_N2; Fanout = 2; REG Node = 'o'
        Info: Total cell delay = 1.697 ns ( 32.15 % )
        Info: Total interconnect delay = 3.582 ns ( 67.85 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 269 megabytes
    Info: Processing ended: Sun Jan 06 19:54:51 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


