|mma_top
clk => clk.IN1
rst_n => rst_n.IN1
oclk => oclk.IN3
hsync_in => hsync_in.IN1
vsync_in => vsync_in.IN1
de_in => de_in.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
led0 <= pingpong_wr:pingpong_wr_inst.led0
led1 <= pingpong_wr:pingpong_wr_inst.led1
vga_clk <= vga_controler:vga_controler_inst.vga_clk
hsync_l <= vga_controler:vga_controler_inst.hsync_l
vsync_l <= vga_controler:vga_controler_inst.vsync_l
blank_n_l <= vga_controler:vga_controler_inst.blank_n_l
sync_n_l <= vga_controler:vga_controler_inst.sync_n_l
vga_l[0] <= vga_controler:vga_controler_inst.vga_l
vga_l[1] <= vga_controler:vga_controler_inst.vga_l
vga_l[2] <= vga_controler:vga_controler_inst.vga_l
vga_l[3] <= vga_controler:vga_controler_inst.vga_l
vga_l[4] <= vga_controler:vga_controler_inst.vga_l
vga_l[5] <= vga_controler:vga_controler_inst.vga_l
vga_l[6] <= vga_controler:vga_controler_inst.vga_l
vga_l[7] <= vga_controler:vga_controler_inst.vga_l
vga_l[8] <= vga_controler:vga_controler_inst.vga_l
vga_l[9] <= vga_controler:vga_controler_inst.vga_l
vga_l[10] <= vga_controler:vga_controler_inst.vga_l
vga_l[11] <= vga_controler:vga_controler_inst.vga_l
vga_l[12] <= vga_controler:vga_controler_inst.vga_l
vga_l[13] <= vga_controler:vga_controler_inst.vga_l
vga_l[14] <= vga_controler:vga_controler_inst.vga_l
vga_l[15] <= vga_controler:vga_controler_inst.vga_l
vga_l[16] <= vga_controler:vga_controler_inst.vga_l
vga_l[17] <= vga_controler:vga_controler_inst.vga_l
vga_l[18] <= vga_controler:vga_controler_inst.vga_l
vga_l[19] <= vga_controler:vga_controler_inst.vga_l
vga_l[20] <= vga_controler:vga_controler_inst.vga_l
vga_l[21] <= vga_controler:vga_controler_inst.vga_l
vga_l[22] <= vga_controler:vga_controler_inst.vga_l
vga_l[23] <= vga_controler:vga_controler_inst.vga_l
hsync_r <= vga_controler:vga_controler_inst.hsync_r
vsync_r <= vga_controler:vga_controler_inst.vsync_r
blank_n_r <= vga_controler:vga_controler_inst.blank_n_r
sync_n_r <= vga_controler:vga_controler_inst.sync_n_r
vga_r[0] <= vga_controler:vga_controler_inst.vga_r
vga_r[1] <= vga_controler:vga_controler_inst.vga_r
vga_r[2] <= vga_controler:vga_controler_inst.vga_r
vga_r[3] <= vga_controler:vga_controler_inst.vga_r
vga_r[4] <= vga_controler:vga_controler_inst.vga_r
vga_r[5] <= vga_controler:vga_controler_inst.vga_r
vga_r[6] <= vga_controler:vga_controler_inst.vga_r
vga_r[7] <= vga_controler:vga_controler_inst.vga_r
vga_r[8] <= vga_controler:vga_controler_inst.vga_r
vga_r[9] <= vga_controler:vga_controler_inst.vga_r
vga_r[10] <= vga_controler:vga_controler_inst.vga_r
vga_r[11] <= vga_controler:vga_controler_inst.vga_r
vga_r[12] <= vga_controler:vga_controler_inst.vga_r
vga_r[13] <= vga_controler:vga_controler_inst.vga_r
vga_r[14] <= vga_controler:vga_controler_inst.vga_r
vga_r[15] <= vga_controler:vga_controler_inst.vga_r
vga_r[16] <= vga_controler:vga_controler_inst.vga_r
vga_r[17] <= vga_controler:vga_controler_inst.vga_r
vga_r[18] <= vga_controler:vga_controler_inst.vga_r
vga_r[19] <= vga_controler:vga_controler_inst.vga_r
vga_r[20] <= vga_controler:vga_controler_inst.vga_r
vga_r[21] <= vga_controler:vga_controler_inst.vga_r
vga_r[22] <= vga_controler:vga_controler_inst.vga_r
vga_r[23] <= vga_controler:vga_controler_inst.vga_r


|mma_top|pllnrst:pllnrst_inst
clk => clk.IN1
rst_n => pll2sysrst_n.IN1
rst_n => pllrst_n_r.ACLR
rst_n => pllrst_n_ff1.ACLR
clkc0_24m <= pll:pll_inst.c0
sysrst_n <= sysrst_n_r.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pllnrst:pllnrst_inst|pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|mma_top|pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|mma_top|pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|input_sync:input_sync_inst
oclk => data[0]~reg0.CLK
oclk => data[1]~reg0.CLK
oclk => data[2]~reg0.CLK
oclk => data[3]~reg0.CLK
oclk => data[4]~reg0.CLK
oclk => data[5]~reg0.CLK
oclk => data[6]~reg0.CLK
oclk => data[7]~reg0.CLK
oclk => data[8]~reg0.CLK
oclk => data[9]~reg0.CLK
oclk => data[10]~reg0.CLK
oclk => data[11]~reg0.CLK
oclk => data[12]~reg0.CLK
oclk => data[13]~reg0.CLK
oclk => data[14]~reg0.CLK
oclk => data[15]~reg0.CLK
oclk => data[16]~reg0.CLK
oclk => data[17]~reg0.CLK
oclk => data[18]~reg0.CLK
oclk => data[19]~reg0.CLK
oclk => data[20]~reg0.CLK
oclk => data[21]~reg0.CLK
oclk => data[22]~reg0.CLK
oclk => data[23]~reg0.CLK
oclk => de~reg0.CLK
oclk => vsync~reg0.CLK
oclk => hsync~reg0.CLK
sysrst_n => data[0]~reg0.ACLR
sysrst_n => data[1]~reg0.ACLR
sysrst_n => data[2]~reg0.ACLR
sysrst_n => data[3]~reg0.ACLR
sysrst_n => data[4]~reg0.ACLR
sysrst_n => data[5]~reg0.ACLR
sysrst_n => data[6]~reg0.ACLR
sysrst_n => data[7]~reg0.ACLR
sysrst_n => data[8]~reg0.ACLR
sysrst_n => data[9]~reg0.ACLR
sysrst_n => data[10]~reg0.ACLR
sysrst_n => data[11]~reg0.ACLR
sysrst_n => data[12]~reg0.ACLR
sysrst_n => data[13]~reg0.ACLR
sysrst_n => data[14]~reg0.ACLR
sysrst_n => data[15]~reg0.ACLR
sysrst_n => data[16]~reg0.ACLR
sysrst_n => data[17]~reg0.ACLR
sysrst_n => data[18]~reg0.ACLR
sysrst_n => data[19]~reg0.ACLR
sysrst_n => data[20]~reg0.ACLR
sysrst_n => data[21]~reg0.ACLR
sysrst_n => data[22]~reg0.ACLR
sysrst_n => data[23]~reg0.ACLR
sysrst_n => de~reg0.ACLR
sysrst_n => vsync~reg0.ACLR
sysrst_n => hsync~reg0.PRESET
hsync_in => hsync~reg0.DATAIN
vsync_in => vsync~reg0.DATAIN
de_in => de~reg0.DATAIN
data_in[0] => data[0]~reg0.DATAIN
data_in[1] => data[1]~reg0.DATAIN
data_in[2] => data[2]~reg0.DATAIN
data_in[3] => data[3]~reg0.DATAIN
data_in[4] => data[4]~reg0.DATAIN
data_in[5] => data[5]~reg0.DATAIN
data_in[6] => data[6]~reg0.DATAIN
data_in[7] => data[7]~reg0.DATAIN
data_in[8] => data[8]~reg0.DATAIN
data_in[9] => data[9]~reg0.DATAIN
data_in[10] => data[10]~reg0.DATAIN
data_in[11] => data[11]~reg0.DATAIN
data_in[12] => data[12]~reg0.DATAIN
data_in[13] => data[13]~reg0.DATAIN
data_in[14] => data[14]~reg0.DATAIN
data_in[15] => data[15]~reg0.DATAIN
data_in[16] => data[16]~reg0.DATAIN
data_in[17] => data[17]~reg0.DATAIN
data_in[18] => data[18]~reg0.DATAIN
data_in[19] => data[19]~reg0.DATAIN
data_in[20] => data[20]~reg0.DATAIN
data_in[21] => data[21]~reg0.DATAIN
data_in[22] => data[22]~reg0.DATAIN
data_in[23] => data[23]~reg0.DATAIN
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
de <= de~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_wr:pingpong_wr_inst
oclk => fsm_dly[0].CLK
oclk => fsm_dly[1].CLK
oclk => fsm_dly[2].CLK
oclk => led1~reg0.CLK
oclk => led0~reg0.CLK
oclk => clr1~reg0.CLK
oclk => clr2~reg0.CLK
oclk => wrreq1~reg0.CLK
oclk => wrreq2~reg0.CLK
oclk => cstate~6.DATAIN
sysrst_n => fsm_dly[0].ACLR
sysrst_n => fsm_dly[1].ACLR
sysrst_n => fsm_dly[2].ACLR
sysrst_n => led1~reg0.ACLR
sysrst_n => led0~reg0.ACLR
sysrst_n => clr1~reg0.PRESET
sysrst_n => clr2~reg0.PRESET
sysrst_n => wrreq1~reg0.ACLR
sysrst_n => wrreq2~reg0.ACLR
sysrst_n => cstate~8.DATAIN
fifo1_full => fsm_dly.OUTPUTSELECT
fifo1_full => fsm_dly.OUTPUTSELECT
fifo1_full => fsm_dly.OUTPUTSELECT
fifo1_full => cstate.OUTPUTSELECT
fifo1_full => cstate.OUTPUTSELECT
fifo1_full => cstate.OUTPUTSELECT
fifo1_full => cstate.OUTPUTSELECT
fifo1_full => cstate.OUTPUTSELECT
fifo1_empty => Selector1.IN4
fifo1_empty => Selector0.IN1
fifo2_full => fsm_dly.OUTPUTSELECT
fifo2_full => fsm_dly.OUTPUTSELECT
fifo2_full => fsm_dly.OUTPUTSELECT
fifo2_full => cstate.OUTPUTSELECT
fifo2_full => cstate.OUTPUTSELECT
fifo2_full => cstate.OUTPUTSELECT
fifo2_full => cstate.OUTPUTSELECT
fifo2_full => cstate.OUTPUTSELECT
fifo2_empty => ~NO_FANOUT~
de => always4.IN0
de => always5.IN0
led0 <= led0~reg0.DB_MAX_OUTPUT_PORT_TYPE
led1 <= led1~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr1 <= clr1~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr2 <= clr2~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq1 <= wrreq1~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq2 <= wrreq2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst
oclk => oclk.IN4
clkc0_24m => clkc0_24m.IN4
sysrst_n => data1_1[0].ACLR
sysrst_n => data1_1[1].ACLR
sysrst_n => data1_1[2].ACLR
sysrst_n => data1_1[3].ACLR
sysrst_n => data1_1[4].ACLR
sysrst_n => data1_1[5].ACLR
sysrst_n => data1_1[6].ACLR
sysrst_n => data1_1[7].ACLR
sysrst_n => data1_1[8].ACLR
sysrst_n => data1_1[9].ACLR
sysrst_n => data1_1[10].ACLR
sysrst_n => data1_1[11].ACLR
sysrst_n => data1_1[12].ACLR
sysrst_n => data1_1[13].ACLR
sysrst_n => data1_1[14].ACLR
sysrst_n => data1_1[15].ACLR
sysrst_n => data1_1[16].ACLR
sysrst_n => data1_1[17].ACLR
sysrst_n => data1_1[18].ACLR
sysrst_n => data1_1[19].ACLR
sysrst_n => data1_1[20].ACLR
sysrst_n => data1_1[21].ACLR
sysrst_n => data1_1[22].ACLR
sysrst_n => data1_1[23].ACLR
sysrst_n => fifo1_full~reg0.ACLR
sysrst_n => fifo1_empty~reg0.ACLR
sysrst_n => fifo2_full~reg0.ACLR
sysrst_n => fifo2_empty~reg0.ACLR
sysrst_n => de1_1.ACLR
sysrst_n => de1_2.ACLR
sysrst_n => data1_2[0].ACLR
sysrst_n => data1_2[1].ACLR
sysrst_n => data1_2[2].ACLR
sysrst_n => data1_2[3].ACLR
sysrst_n => data1_2[4].ACLR
sysrst_n => data1_2[5].ACLR
sysrst_n => data1_2[6].ACLR
sysrst_n => data1_2[7].ACLR
sysrst_n => data1_2[8].ACLR
sysrst_n => data1_2[9].ACLR
sysrst_n => data1_2[10].ACLR
sysrst_n => data1_2[11].ACLR
sysrst_n => data1_2[12].ACLR
sysrst_n => data1_2[13].ACLR
sysrst_n => data1_2[14].ACLR
sysrst_n => data1_2[15].ACLR
sysrst_n => data1_2[16].ACLR
sysrst_n => data1_2[17].ACLR
sysrst_n => data1_2[18].ACLR
sysrst_n => data1_2[19].ACLR
sysrst_n => data1_2[20].ACLR
sysrst_n => data1_2[21].ACLR
sysrst_n => data1_2[22].ACLR
sysrst_n => data1_2[23].ACLR
sysrst_n => de2_1.ACLR
sysrst_n => data2_1[0].ACLR
sysrst_n => data2_1[1].ACLR
sysrst_n => data2_1[2].ACLR
sysrst_n => data2_1[3].ACLR
sysrst_n => data2_1[4].ACLR
sysrst_n => data2_1[5].ACLR
sysrst_n => data2_1[6].ACLR
sysrst_n => data2_1[7].ACLR
sysrst_n => data2_1[8].ACLR
sysrst_n => data2_1[9].ACLR
sysrst_n => data2_1[10].ACLR
sysrst_n => data2_1[11].ACLR
sysrst_n => data2_1[12].ACLR
sysrst_n => data2_1[13].ACLR
sysrst_n => data2_1[14].ACLR
sysrst_n => data2_1[15].ACLR
sysrst_n => data2_1[16].ACLR
sysrst_n => data2_1[17].ACLR
sysrst_n => data2_1[18].ACLR
sysrst_n => data2_1[19].ACLR
sysrst_n => data2_1[20].ACLR
sysrst_n => data2_1[21].ACLR
sysrst_n => data2_1[22].ACLR
sysrst_n => data2_1[23].ACLR
sysrst_n => de2_2.ACLR
sysrst_n => data2_2[0].ACLR
sysrst_n => data2_2[1].ACLR
sysrst_n => data2_2[2].ACLR
sysrst_n => data2_2[3].ACLR
sysrst_n => data2_2[4].ACLR
sysrst_n => data2_2[5].ACLR
sysrst_n => data2_2[6].ACLR
sysrst_n => data2_2[7].ACLR
sysrst_n => data2_2[8].ACLR
sysrst_n => data2_2[9].ACLR
sysrst_n => data2_2[10].ACLR
sysrst_n => data2_2[11].ACLR
sysrst_n => data2_2[12].ACLR
sysrst_n => data2_2[13].ACLR
sysrst_n => data2_2[14].ACLR
sysrst_n => data2_2[15].ACLR
sysrst_n => data2_2[16].ACLR
sysrst_n => data2_2[17].ACLR
sysrst_n => data2_2[18].ACLR
sysrst_n => data2_2[19].ACLR
sysrst_n => data2_2[20].ACLR
sysrst_n => data2_2[21].ACLR
sysrst_n => data2_2[22].ACLR
sysrst_n => data2_2[23].ACLR
de1 => always0.IN1
de1 => always2.IN1
de2 => always6.IN1
de2 => always8.IN1
rdreq1 => rdreq1.IN2
rdreq2 => rdreq2.IN2
data[0] => data1_1.DATAB
data[0] => data1_2.DATAB
data[0] => data2_1.DATAB
data[0] => data2_2.DATAB
data[1] => data1_1.DATAB
data[1] => data1_2.DATAB
data[1] => data2_1.DATAB
data[1] => data2_2.DATAB
data[2] => data1_1.DATAB
data[2] => data1_2.DATAB
data[2] => data2_1.DATAB
data[2] => data2_2.DATAB
data[3] => data1_1.DATAB
data[3] => data1_2.DATAB
data[3] => data2_1.DATAB
data[3] => data2_2.DATAB
data[4] => data1_1.DATAB
data[4] => data1_2.DATAB
data[4] => data2_1.DATAB
data[4] => data2_2.DATAB
data[5] => data1_1.DATAB
data[5] => data1_2.DATAB
data[5] => data2_1.DATAB
data[5] => data2_2.DATAB
data[6] => data1_1.DATAB
data[6] => data1_2.DATAB
data[6] => data2_1.DATAB
data[6] => data2_2.DATAB
data[7] => data1_1.DATAB
data[7] => data1_2.DATAB
data[7] => data2_1.DATAB
data[7] => data2_2.DATAB
data[8] => data1_1.DATAB
data[8] => data1_2.DATAB
data[8] => data2_1.DATAB
data[8] => data2_2.DATAB
data[9] => data1_1.DATAB
data[9] => data1_2.DATAB
data[9] => data2_1.DATAB
data[9] => data2_2.DATAB
data[10] => data1_1.DATAB
data[10] => data1_2.DATAB
data[10] => data2_1.DATAB
data[10] => data2_2.DATAB
data[11] => data1_1.DATAB
data[11] => data1_2.DATAB
data[11] => data2_1.DATAB
data[11] => data2_2.DATAB
data[12] => data1_1.DATAB
data[12] => data1_2.DATAB
data[12] => data2_1.DATAB
data[12] => data2_2.DATAB
data[13] => data1_1.DATAB
data[13] => data1_2.DATAB
data[13] => data2_1.DATAB
data[13] => data2_2.DATAB
data[14] => data1_1.DATAB
data[14] => data1_2.DATAB
data[14] => data2_1.DATAB
data[14] => data2_2.DATAB
data[15] => data1_1.DATAB
data[15] => data1_2.DATAB
data[15] => data2_1.DATAB
data[15] => data2_2.DATAB
data[16] => data1_1.DATAB
data[16] => data1_2.DATAB
data[16] => data2_1.DATAB
data[16] => data2_2.DATAB
data[17] => data1_1.DATAB
data[17] => data1_2.DATAB
data[17] => data2_1.DATAB
data[17] => data2_2.DATAB
data[18] => data1_1.DATAB
data[18] => data1_2.DATAB
data[18] => data2_1.DATAB
data[18] => data2_2.DATAB
data[19] => data1_1.DATAB
data[19] => data1_2.DATAB
data[19] => data2_1.DATAB
data[19] => data2_2.DATAB
data[20] => data1_1.DATAB
data[20] => data1_2.DATAB
data[20] => data2_1.DATAB
data[20] => data2_2.DATAB
data[21] => data1_1.DATAB
data[21] => data1_2.DATAB
data[21] => data2_1.DATAB
data[21] => data2_2.DATAB
data[22] => data1_1.DATAB
data[22] => data1_2.DATAB
data[22] => data2_1.DATAB
data[22] => data2_2.DATAB
data[23] => data1_1.DATAB
data[23] => data1_2.DATAB
data[23] => data2_1.DATAB
data[23] => data2_2.DATAB
clr1 => clr1.IN2
clr2 => clr2.IN2
fifo1_full <= fifo1_full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo1_empty <= fifo1_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo2_full <= fifo2_full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo2_empty <= fifo2_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1_1[0] <= fifo1_1:fifo1_1_inst.q
q1_1[1] <= fifo1_1:fifo1_1_inst.q
q1_1[2] <= fifo1_1:fifo1_1_inst.q
q1_1[3] <= fifo1_1:fifo1_1_inst.q
q1_1[4] <= fifo1_1:fifo1_1_inst.q
q1_1[5] <= fifo1_1:fifo1_1_inst.q
q1_1[6] <= fifo1_1:fifo1_1_inst.q
q1_1[7] <= fifo1_1:fifo1_1_inst.q
q1_1[8] <= fifo1_1:fifo1_1_inst.q
q1_1[9] <= fifo1_1:fifo1_1_inst.q
q1_1[10] <= fifo1_1:fifo1_1_inst.q
q1_1[11] <= fifo1_1:fifo1_1_inst.q
q1_1[12] <= fifo1_1:fifo1_1_inst.q
q1_1[13] <= fifo1_1:fifo1_1_inst.q
q1_1[14] <= fifo1_1:fifo1_1_inst.q
q1_1[15] <= fifo1_1:fifo1_1_inst.q
q1_1[16] <= fifo1_1:fifo1_1_inst.q
q1_1[17] <= fifo1_1:fifo1_1_inst.q
q1_1[18] <= fifo1_1:fifo1_1_inst.q
q1_1[19] <= fifo1_1:fifo1_1_inst.q
q1_1[20] <= fifo1_1:fifo1_1_inst.q
q1_1[21] <= fifo1_1:fifo1_1_inst.q
q1_1[22] <= fifo1_1:fifo1_1_inst.q
q1_1[23] <= fifo1_1:fifo1_1_inst.q
q1_2[0] <= fifo1_2:fifo1_2_inst.q
q1_2[1] <= fifo1_2:fifo1_2_inst.q
q1_2[2] <= fifo1_2:fifo1_2_inst.q
q1_2[3] <= fifo1_2:fifo1_2_inst.q
q1_2[4] <= fifo1_2:fifo1_2_inst.q
q1_2[5] <= fifo1_2:fifo1_2_inst.q
q1_2[6] <= fifo1_2:fifo1_2_inst.q
q1_2[7] <= fifo1_2:fifo1_2_inst.q
q1_2[8] <= fifo1_2:fifo1_2_inst.q
q1_2[9] <= fifo1_2:fifo1_2_inst.q
q1_2[10] <= fifo1_2:fifo1_2_inst.q
q1_2[11] <= fifo1_2:fifo1_2_inst.q
q1_2[12] <= fifo1_2:fifo1_2_inst.q
q1_2[13] <= fifo1_2:fifo1_2_inst.q
q1_2[14] <= fifo1_2:fifo1_2_inst.q
q1_2[15] <= fifo1_2:fifo1_2_inst.q
q1_2[16] <= fifo1_2:fifo1_2_inst.q
q1_2[17] <= fifo1_2:fifo1_2_inst.q
q1_2[18] <= fifo1_2:fifo1_2_inst.q
q1_2[19] <= fifo1_2:fifo1_2_inst.q
q1_2[20] <= fifo1_2:fifo1_2_inst.q
q1_2[21] <= fifo1_2:fifo1_2_inst.q
q1_2[22] <= fifo1_2:fifo1_2_inst.q
q1_2[23] <= fifo1_2:fifo1_2_inst.q
q2_1[0] <= fifo2_1:fifo2_1_inst.q
q2_1[1] <= fifo2_1:fifo2_1_inst.q
q2_1[2] <= fifo2_1:fifo2_1_inst.q
q2_1[3] <= fifo2_1:fifo2_1_inst.q
q2_1[4] <= fifo2_1:fifo2_1_inst.q
q2_1[5] <= fifo2_1:fifo2_1_inst.q
q2_1[6] <= fifo2_1:fifo2_1_inst.q
q2_1[7] <= fifo2_1:fifo2_1_inst.q
q2_1[8] <= fifo2_1:fifo2_1_inst.q
q2_1[9] <= fifo2_1:fifo2_1_inst.q
q2_1[10] <= fifo2_1:fifo2_1_inst.q
q2_1[11] <= fifo2_1:fifo2_1_inst.q
q2_1[12] <= fifo2_1:fifo2_1_inst.q
q2_1[13] <= fifo2_1:fifo2_1_inst.q
q2_1[14] <= fifo2_1:fifo2_1_inst.q
q2_1[15] <= fifo2_1:fifo2_1_inst.q
q2_1[16] <= fifo2_1:fifo2_1_inst.q
q2_1[17] <= fifo2_1:fifo2_1_inst.q
q2_1[18] <= fifo2_1:fifo2_1_inst.q
q2_1[19] <= fifo2_1:fifo2_1_inst.q
q2_1[20] <= fifo2_1:fifo2_1_inst.q
q2_1[21] <= fifo2_1:fifo2_1_inst.q
q2_1[22] <= fifo2_1:fifo2_1_inst.q
q2_1[23] <= fifo2_1:fifo2_1_inst.q
q2_2[0] <= fifo2_2:fifo2_2_inst.q
q2_2[1] <= fifo2_2:fifo2_2_inst.q
q2_2[2] <= fifo2_2:fifo2_2_inst.q
q2_2[3] <= fifo2_2:fifo2_2_inst.q
q2_2[4] <= fifo2_2:fifo2_2_inst.q
q2_2[5] <= fifo2_2:fifo2_2_inst.q
q2_2[6] <= fifo2_2:fifo2_2_inst.q
q2_2[7] <= fifo2_2:fifo2_2_inst.q
q2_2[8] <= fifo2_2:fifo2_2_inst.q
q2_2[9] <= fifo2_2:fifo2_2_inst.q
q2_2[10] <= fifo2_2:fifo2_2_inst.q
q2_2[11] <= fifo2_2:fifo2_2_inst.q
q2_2[12] <= fifo2_2:fifo2_2_inst.q
q2_2[13] <= fifo2_2:fifo2_2_inst.q
q2_2[14] <= fifo2_2:fifo2_2_inst.q
q2_2[15] <= fifo2_2:fifo2_2_inst.q
q2_2[16] <= fifo2_2:fifo2_2_inst.q
q2_2[17] <= fifo2_2:fifo2_2_inst.q
q2_2[18] <= fifo2_2:fifo2_2_inst.q
q2_2[19] <= fifo2_2:fifo2_2_inst.q
q2_2[20] <= fifo2_2:fifo2_2_inst.q
q2_2[21] <= fifo2_2:fifo2_2_inst.q
q2_2[22] <= fifo2_2:fifo2_2_inst.q
q2_2[23] <= fifo2_2:fifo2_2_inst.q


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component
data[0] => dcfifo_2gi1:auto_generated.data[0]
data[1] => dcfifo_2gi1:auto_generated.data[1]
data[2] => dcfifo_2gi1:auto_generated.data[2]
data[3] => dcfifo_2gi1:auto_generated.data[3]
data[4] => dcfifo_2gi1:auto_generated.data[4]
data[5] => dcfifo_2gi1:auto_generated.data[5]
data[6] => dcfifo_2gi1:auto_generated.data[6]
data[7] => dcfifo_2gi1:auto_generated.data[7]
data[8] => dcfifo_2gi1:auto_generated.data[8]
data[9] => dcfifo_2gi1:auto_generated.data[9]
data[10] => dcfifo_2gi1:auto_generated.data[10]
data[11] => dcfifo_2gi1:auto_generated.data[11]
data[12] => dcfifo_2gi1:auto_generated.data[12]
data[13] => dcfifo_2gi1:auto_generated.data[13]
data[14] => dcfifo_2gi1:auto_generated.data[14]
data[15] => dcfifo_2gi1:auto_generated.data[15]
data[16] => dcfifo_2gi1:auto_generated.data[16]
data[17] => dcfifo_2gi1:auto_generated.data[17]
data[18] => dcfifo_2gi1:auto_generated.data[18]
data[19] => dcfifo_2gi1:auto_generated.data[19]
data[20] => dcfifo_2gi1:auto_generated.data[20]
data[21] => dcfifo_2gi1:auto_generated.data[21]
data[22] => dcfifo_2gi1:auto_generated.data[22]
data[23] => dcfifo_2gi1:auto_generated.data[23]
q[0] <= dcfifo_2gi1:auto_generated.q[0]
q[1] <= dcfifo_2gi1:auto_generated.q[1]
q[2] <= dcfifo_2gi1:auto_generated.q[2]
q[3] <= dcfifo_2gi1:auto_generated.q[3]
q[4] <= dcfifo_2gi1:auto_generated.q[4]
q[5] <= dcfifo_2gi1:auto_generated.q[5]
q[6] <= dcfifo_2gi1:auto_generated.q[6]
q[7] <= dcfifo_2gi1:auto_generated.q[7]
q[8] <= dcfifo_2gi1:auto_generated.q[8]
q[9] <= dcfifo_2gi1:auto_generated.q[9]
q[10] <= dcfifo_2gi1:auto_generated.q[10]
q[11] <= dcfifo_2gi1:auto_generated.q[11]
q[12] <= dcfifo_2gi1:auto_generated.q[12]
q[13] <= dcfifo_2gi1:auto_generated.q[13]
q[14] <= dcfifo_2gi1:auto_generated.q[14]
q[15] <= dcfifo_2gi1:auto_generated.q[15]
q[16] <= dcfifo_2gi1:auto_generated.q[16]
q[17] <= dcfifo_2gi1:auto_generated.q[17]
q[18] <= dcfifo_2gi1:auto_generated.q[18]
q[19] <= dcfifo_2gi1:auto_generated.q[19]
q[20] <= dcfifo_2gi1:auto_generated.q[20]
q[21] <= dcfifo_2gi1:auto_generated.q[21]
q[22] <= dcfifo_2gi1:auto_generated.q[22]
q[23] <= dcfifo_2gi1:auto_generated.q[23]
rdclk => dcfifo_2gi1:auto_generated.rdclk
rdreq => dcfifo_2gi1:auto_generated.rdreq
wrclk => dcfifo_2gi1:auto_generated.wrclk
wrreq => dcfifo_2gi1:auto_generated.wrreq
aclr => dcfifo_2gi1:auto_generated.aclr
rdempty <= dcfifo_2gi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= dcfifo_2gi1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_2gi1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_2gi1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_2gi1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_2gi1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_2gi1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_2gi1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_2gi1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_2gi1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_2gi1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_2gi1:auto_generated.wrusedw[10]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated
aclr => a_graycounter_u57:rdptr_g1p.aclr
aclr => a_graycounter_qjc:wrptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_gp.aclr
aclr => altsyncram_5l31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_5l31:fifo_ram.data_a[0]
data[1] => altsyncram_5l31:fifo_ram.data_a[1]
data[2] => altsyncram_5l31:fifo_ram.data_a[2]
data[3] => altsyncram_5l31:fifo_ram.data_a[3]
data[4] => altsyncram_5l31:fifo_ram.data_a[4]
data[5] => altsyncram_5l31:fifo_ram.data_a[5]
data[6] => altsyncram_5l31:fifo_ram.data_a[6]
data[7] => altsyncram_5l31:fifo_ram.data_a[7]
data[8] => altsyncram_5l31:fifo_ram.data_a[8]
data[9] => altsyncram_5l31:fifo_ram.data_a[9]
data[10] => altsyncram_5l31:fifo_ram.data_a[10]
data[11] => altsyncram_5l31:fifo_ram.data_a[11]
data[12] => altsyncram_5l31:fifo_ram.data_a[12]
data[13] => altsyncram_5l31:fifo_ram.data_a[13]
data[14] => altsyncram_5l31:fifo_ram.data_a[14]
data[15] => altsyncram_5l31:fifo_ram.data_a[15]
data[16] => altsyncram_5l31:fifo_ram.data_a[16]
data[17] => altsyncram_5l31:fifo_ram.data_a[17]
data[18] => altsyncram_5l31:fifo_ram.data_a[18]
data[19] => altsyncram_5l31:fifo_ram.data_a[19]
data[20] => altsyncram_5l31:fifo_ram.data_a[20]
data[21] => altsyncram_5l31:fifo_ram.data_a[21]
data[22] => altsyncram_5l31:fifo_ram.data_a[22]
data[23] => altsyncram_5l31:fifo_ram.data_a[23]
q[0] <= altsyncram_5l31:fifo_ram.q_b[0]
q[1] <= altsyncram_5l31:fifo_ram.q_b[1]
q[2] <= altsyncram_5l31:fifo_ram.q_b[2]
q[3] <= altsyncram_5l31:fifo_ram.q_b[3]
q[4] <= altsyncram_5l31:fifo_ram.q_b[4]
q[5] <= altsyncram_5l31:fifo_ram.q_b[5]
q[6] <= altsyncram_5l31:fifo_ram.q_b[6]
q[7] <= altsyncram_5l31:fifo_ram.q_b[7]
q[8] <= altsyncram_5l31:fifo_ram.q_b[8]
q[9] <= altsyncram_5l31:fifo_ram.q_b[9]
q[10] <= altsyncram_5l31:fifo_ram.q_b[10]
q[11] <= altsyncram_5l31:fifo_ram.q_b[11]
q[12] <= altsyncram_5l31:fifo_ram.q_b[12]
q[13] <= altsyncram_5l31:fifo_ram.q_b[13]
q[14] <= altsyncram_5l31:fifo_ram.q_b[14]
q[15] <= altsyncram_5l31:fifo_ram.q_b[15]
q[16] <= altsyncram_5l31:fifo_ram.q_b[16]
q[17] <= altsyncram_5l31:fifo_ram.q_b[17]
q[18] <= altsyncram_5l31:fifo_ram.q_b[18]
q[19] <= altsyncram_5l31:fifo_ram.q_b[19]
q[20] <= altsyncram_5l31:fifo_ram.q_b[20]
q[21] <= altsyncram_5l31:fifo_ram.q_b[21]
q[22] <= altsyncram_5l31:fifo_ram.q_b[22]
q[23] <= altsyncram_5l31:fifo_ram.q_b[23]
rdclk => a_graycounter_u57:rdptr_g1p.clock
rdclk => altsyncram_5l31:fifo_ram.clock1
rdclk => alt_synch_pipe_uld:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_u57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_5l31:fifo_ram.clocken1
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_qjc:wrptr_g1p.clock
wrclk => a_graycounter_pjc:wrptr_gp.clock
wrclk => altsyncram_5l31:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_vld:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp
aclr => counter13a[11].IN0
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[11].CLK
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter13a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_a[7] => ram_block14a2.PORTAADDR7
address_a[7] => ram_block14a3.PORTAADDR7
address_a[7] => ram_block14a4.PORTAADDR7
address_a[7] => ram_block14a5.PORTAADDR7
address_a[7] => ram_block14a6.PORTAADDR7
address_a[7] => ram_block14a7.PORTAADDR7
address_a[7] => ram_block14a8.PORTAADDR7
address_a[7] => ram_block14a9.PORTAADDR7
address_a[7] => ram_block14a10.PORTAADDR7
address_a[7] => ram_block14a11.PORTAADDR7
address_a[7] => ram_block14a12.PORTAADDR7
address_a[7] => ram_block14a13.PORTAADDR7
address_a[7] => ram_block14a14.PORTAADDR7
address_a[7] => ram_block14a15.PORTAADDR7
address_a[7] => ram_block14a16.PORTAADDR7
address_a[7] => ram_block14a17.PORTAADDR7
address_a[7] => ram_block14a18.PORTAADDR7
address_a[7] => ram_block14a19.PORTAADDR7
address_a[7] => ram_block14a20.PORTAADDR7
address_a[7] => ram_block14a21.PORTAADDR7
address_a[7] => ram_block14a22.PORTAADDR7
address_a[7] => ram_block14a23.PORTAADDR7
address_a[8] => ram_block14a0.PORTAADDR8
address_a[8] => ram_block14a1.PORTAADDR8
address_a[8] => ram_block14a2.PORTAADDR8
address_a[8] => ram_block14a3.PORTAADDR8
address_a[8] => ram_block14a4.PORTAADDR8
address_a[8] => ram_block14a5.PORTAADDR8
address_a[8] => ram_block14a6.PORTAADDR8
address_a[8] => ram_block14a7.PORTAADDR8
address_a[8] => ram_block14a8.PORTAADDR8
address_a[8] => ram_block14a9.PORTAADDR8
address_a[8] => ram_block14a10.PORTAADDR8
address_a[8] => ram_block14a11.PORTAADDR8
address_a[8] => ram_block14a12.PORTAADDR8
address_a[8] => ram_block14a13.PORTAADDR8
address_a[8] => ram_block14a14.PORTAADDR8
address_a[8] => ram_block14a15.PORTAADDR8
address_a[8] => ram_block14a16.PORTAADDR8
address_a[8] => ram_block14a17.PORTAADDR8
address_a[8] => ram_block14a18.PORTAADDR8
address_a[8] => ram_block14a19.PORTAADDR8
address_a[8] => ram_block14a20.PORTAADDR8
address_a[8] => ram_block14a21.PORTAADDR8
address_a[8] => ram_block14a22.PORTAADDR8
address_a[8] => ram_block14a23.PORTAADDR8
address_a[9] => ram_block14a0.PORTAADDR9
address_a[9] => ram_block14a1.PORTAADDR9
address_a[9] => ram_block14a2.PORTAADDR9
address_a[9] => ram_block14a3.PORTAADDR9
address_a[9] => ram_block14a4.PORTAADDR9
address_a[9] => ram_block14a5.PORTAADDR9
address_a[9] => ram_block14a6.PORTAADDR9
address_a[9] => ram_block14a7.PORTAADDR9
address_a[9] => ram_block14a8.PORTAADDR9
address_a[9] => ram_block14a9.PORTAADDR9
address_a[9] => ram_block14a10.PORTAADDR9
address_a[9] => ram_block14a11.PORTAADDR9
address_a[9] => ram_block14a12.PORTAADDR9
address_a[9] => ram_block14a13.PORTAADDR9
address_a[9] => ram_block14a14.PORTAADDR9
address_a[9] => ram_block14a15.PORTAADDR9
address_a[9] => ram_block14a16.PORTAADDR9
address_a[9] => ram_block14a17.PORTAADDR9
address_a[9] => ram_block14a18.PORTAADDR9
address_a[9] => ram_block14a19.PORTAADDR9
address_a[9] => ram_block14a20.PORTAADDR9
address_a[9] => ram_block14a21.PORTAADDR9
address_a[9] => ram_block14a22.PORTAADDR9
address_a[9] => ram_block14a23.PORTAADDR9
address_a[10] => ram_block14a0.PORTAADDR10
address_a[10] => ram_block14a1.PORTAADDR10
address_a[10] => ram_block14a2.PORTAADDR10
address_a[10] => ram_block14a3.PORTAADDR10
address_a[10] => ram_block14a4.PORTAADDR10
address_a[10] => ram_block14a5.PORTAADDR10
address_a[10] => ram_block14a6.PORTAADDR10
address_a[10] => ram_block14a7.PORTAADDR10
address_a[10] => ram_block14a8.PORTAADDR10
address_a[10] => ram_block14a9.PORTAADDR10
address_a[10] => ram_block14a10.PORTAADDR10
address_a[10] => ram_block14a11.PORTAADDR10
address_a[10] => ram_block14a12.PORTAADDR10
address_a[10] => ram_block14a13.PORTAADDR10
address_a[10] => ram_block14a14.PORTAADDR10
address_a[10] => ram_block14a15.PORTAADDR10
address_a[10] => ram_block14a16.PORTAADDR10
address_a[10] => ram_block14a17.PORTAADDR10
address_a[10] => ram_block14a18.PORTAADDR10
address_a[10] => ram_block14a19.PORTAADDR10
address_a[10] => ram_block14a20.PORTAADDR10
address_a[10] => ram_block14a21.PORTAADDR10
address_a[10] => ram_block14a22.PORTAADDR10
address_a[10] => ram_block14a23.PORTAADDR10
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
address_b[7] => ram_block14a2.PORTBADDR7
address_b[7] => ram_block14a3.PORTBADDR7
address_b[7] => ram_block14a4.PORTBADDR7
address_b[7] => ram_block14a5.PORTBADDR7
address_b[7] => ram_block14a6.PORTBADDR7
address_b[7] => ram_block14a7.PORTBADDR7
address_b[7] => ram_block14a8.PORTBADDR7
address_b[7] => ram_block14a9.PORTBADDR7
address_b[7] => ram_block14a10.PORTBADDR7
address_b[7] => ram_block14a11.PORTBADDR7
address_b[7] => ram_block14a12.PORTBADDR7
address_b[7] => ram_block14a13.PORTBADDR7
address_b[7] => ram_block14a14.PORTBADDR7
address_b[7] => ram_block14a15.PORTBADDR7
address_b[7] => ram_block14a16.PORTBADDR7
address_b[7] => ram_block14a17.PORTBADDR7
address_b[7] => ram_block14a18.PORTBADDR7
address_b[7] => ram_block14a19.PORTBADDR7
address_b[7] => ram_block14a20.PORTBADDR7
address_b[7] => ram_block14a21.PORTBADDR7
address_b[7] => ram_block14a22.PORTBADDR7
address_b[7] => ram_block14a23.PORTBADDR7
address_b[8] => ram_block14a0.PORTBADDR8
address_b[8] => ram_block14a1.PORTBADDR8
address_b[8] => ram_block14a2.PORTBADDR8
address_b[8] => ram_block14a3.PORTBADDR8
address_b[8] => ram_block14a4.PORTBADDR8
address_b[8] => ram_block14a5.PORTBADDR8
address_b[8] => ram_block14a6.PORTBADDR8
address_b[8] => ram_block14a7.PORTBADDR8
address_b[8] => ram_block14a8.PORTBADDR8
address_b[8] => ram_block14a9.PORTBADDR8
address_b[8] => ram_block14a10.PORTBADDR8
address_b[8] => ram_block14a11.PORTBADDR8
address_b[8] => ram_block14a12.PORTBADDR8
address_b[8] => ram_block14a13.PORTBADDR8
address_b[8] => ram_block14a14.PORTBADDR8
address_b[8] => ram_block14a15.PORTBADDR8
address_b[8] => ram_block14a16.PORTBADDR8
address_b[8] => ram_block14a17.PORTBADDR8
address_b[8] => ram_block14a18.PORTBADDR8
address_b[8] => ram_block14a19.PORTBADDR8
address_b[8] => ram_block14a20.PORTBADDR8
address_b[8] => ram_block14a21.PORTBADDR8
address_b[8] => ram_block14a22.PORTBADDR8
address_b[8] => ram_block14a23.PORTBADDR8
address_b[9] => ram_block14a0.PORTBADDR9
address_b[9] => ram_block14a1.PORTBADDR9
address_b[9] => ram_block14a2.PORTBADDR9
address_b[9] => ram_block14a3.PORTBADDR9
address_b[9] => ram_block14a4.PORTBADDR9
address_b[9] => ram_block14a5.PORTBADDR9
address_b[9] => ram_block14a6.PORTBADDR9
address_b[9] => ram_block14a7.PORTBADDR9
address_b[9] => ram_block14a8.PORTBADDR9
address_b[9] => ram_block14a9.PORTBADDR9
address_b[9] => ram_block14a10.PORTBADDR9
address_b[9] => ram_block14a11.PORTBADDR9
address_b[9] => ram_block14a12.PORTBADDR9
address_b[9] => ram_block14a13.PORTBADDR9
address_b[9] => ram_block14a14.PORTBADDR9
address_b[9] => ram_block14a15.PORTBADDR9
address_b[9] => ram_block14a16.PORTBADDR9
address_b[9] => ram_block14a17.PORTBADDR9
address_b[9] => ram_block14a18.PORTBADDR9
address_b[9] => ram_block14a19.PORTBADDR9
address_b[9] => ram_block14a20.PORTBADDR9
address_b[9] => ram_block14a21.PORTBADDR9
address_b[9] => ram_block14a22.PORTBADDR9
address_b[9] => ram_block14a23.PORTBADDR9
address_b[10] => ram_block14a0.PORTBADDR10
address_b[10] => ram_block14a1.PORTBADDR10
address_b[10] => ram_block14a2.PORTBADDR10
address_b[10] => ram_block14a3.PORTBADDR10
address_b[10] => ram_block14a4.PORTBADDR10
address_b[10] => ram_block14a5.PORTBADDR10
address_b[10] => ram_block14a6.PORTBADDR10
address_b[10] => ram_block14a7.PORTBADDR10
address_b[10] => ram_block14a8.PORTBADDR10
address_b[10] => ram_block14a9.PORTBADDR10
address_b[10] => ram_block14a10.PORTBADDR10
address_b[10] => ram_block14a11.PORTBADDR10
address_b[10] => ram_block14a12.PORTBADDR10
address_b[10] => ram_block14a13.PORTBADDR10
address_b[10] => ram_block14a14.PORTBADDR10
address_b[10] => ram_block14a15.PORTBADDR10
address_b[10] => ram_block14a16.PORTBADDR10
address_b[10] => ram_block14a17.PORTBADDR10
address_b[10] => ram_block14a18.PORTBADDR10
address_b[10] => ram_block14a19.PORTBADDR10
address_b[10] => ram_block14a20.PORTBADDR10
address_b[10] => ram_block14a21.PORTBADDR10
address_b[10] => ram_block14a22.PORTBADDR10
address_b[10] => ram_block14a23.PORTBADDR10
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp
clock => dffpipe_te9:dffpipe5.clock
clrn => dffpipe_te9:dffpipe5.clrn
d[0] => dffpipe_te9:dffpipe5.d[0]
d[1] => dffpipe_te9:dffpipe5.d[1]
d[2] => dffpipe_te9:dffpipe5.d[2]
d[3] => dffpipe_te9:dffpipe5.d[3]
d[4] => dffpipe_te9:dffpipe5.d[4]
d[5] => dffpipe_te9:dffpipe5.d[5]
d[6] => dffpipe_te9:dffpipe5.d[6]
d[7] => dffpipe_te9:dffpipe5.d[7]
d[8] => dffpipe_te9:dffpipe5.d[8]
d[9] => dffpipe_te9:dffpipe5.d[9]
d[10] => dffpipe_te9:dffpipe5.d[10]
d[11] => dffpipe_te9:dffpipe5.d[11]
q[0] <= dffpipe_te9:dffpipe5.q[0]
q[1] <= dffpipe_te9:dffpipe5.q[1]
q[2] <= dffpipe_te9:dffpipe5.q[2]
q[3] <= dffpipe_te9:dffpipe5.q[3]
q[4] <= dffpipe_te9:dffpipe5.q[4]
q[5] <= dffpipe_te9:dffpipe5.q[5]
q[6] <= dffpipe_te9:dffpipe5.q[6]
q[7] <= dffpipe_te9:dffpipe5.q[7]
q[8] <= dffpipe_te9:dffpipe5.q[8]
q[9] <= dffpipe_te9:dffpipe5.q[9]
q[10] <= dffpipe_te9:dffpipe5.q[10]
q[11] <= dffpipe_te9:dffpipe5.q[11]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[11].ACLR
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[11].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
d[11] => dffe6a[11].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp
clock => dffpipe_ue9:dffpipe8.clock
clrn => dffpipe_ue9:dffpipe8.clrn
d[0] => dffpipe_ue9:dffpipe8.d[0]
d[1] => dffpipe_ue9:dffpipe8.d[1]
d[2] => dffpipe_ue9:dffpipe8.d[2]
d[3] => dffpipe_ue9:dffpipe8.d[3]
d[4] => dffpipe_ue9:dffpipe8.d[4]
d[5] => dffpipe_ue9:dffpipe8.d[5]
d[6] => dffpipe_ue9:dffpipe8.d[6]
d[7] => dffpipe_ue9:dffpipe8.d[7]
d[8] => dffpipe_ue9:dffpipe8.d[8]
d[9] => dffpipe_ue9:dffpipe8.d[9]
d[10] => dffpipe_ue9:dffpipe8.d[10]
d[11] => dffpipe_ue9:dffpipe8.d[11]
q[0] <= dffpipe_ue9:dffpipe8.q[0]
q[1] <= dffpipe_ue9:dffpipe8.q[1]
q[2] <= dffpipe_ue9:dffpipe8.q[2]
q[3] <= dffpipe_ue9:dffpipe8.q[3]
q[4] <= dffpipe_ue9:dffpipe8.q[4]
q[5] <= dffpipe_ue9:dffpipe8.q[5]
q[6] <= dffpipe_ue9:dffpipe8.q[6]
q[7] <= dffpipe_ue9:dffpipe8.q[7]
q[8] <= dffpipe_ue9:dffpipe8.q[8]
q[9] <= dffpipe_ue9:dffpipe8.q[9]
q[10] <= dffpipe_ue9:dffpipe8.q[10]
q[11] <= dffpipe_ue9:dffpipe8.q[11]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[11].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component
data[0] => dcfifo_2gi1:auto_generated.data[0]
data[1] => dcfifo_2gi1:auto_generated.data[1]
data[2] => dcfifo_2gi1:auto_generated.data[2]
data[3] => dcfifo_2gi1:auto_generated.data[3]
data[4] => dcfifo_2gi1:auto_generated.data[4]
data[5] => dcfifo_2gi1:auto_generated.data[5]
data[6] => dcfifo_2gi1:auto_generated.data[6]
data[7] => dcfifo_2gi1:auto_generated.data[7]
data[8] => dcfifo_2gi1:auto_generated.data[8]
data[9] => dcfifo_2gi1:auto_generated.data[9]
data[10] => dcfifo_2gi1:auto_generated.data[10]
data[11] => dcfifo_2gi1:auto_generated.data[11]
data[12] => dcfifo_2gi1:auto_generated.data[12]
data[13] => dcfifo_2gi1:auto_generated.data[13]
data[14] => dcfifo_2gi1:auto_generated.data[14]
data[15] => dcfifo_2gi1:auto_generated.data[15]
data[16] => dcfifo_2gi1:auto_generated.data[16]
data[17] => dcfifo_2gi1:auto_generated.data[17]
data[18] => dcfifo_2gi1:auto_generated.data[18]
data[19] => dcfifo_2gi1:auto_generated.data[19]
data[20] => dcfifo_2gi1:auto_generated.data[20]
data[21] => dcfifo_2gi1:auto_generated.data[21]
data[22] => dcfifo_2gi1:auto_generated.data[22]
data[23] => dcfifo_2gi1:auto_generated.data[23]
q[0] <= dcfifo_2gi1:auto_generated.q[0]
q[1] <= dcfifo_2gi1:auto_generated.q[1]
q[2] <= dcfifo_2gi1:auto_generated.q[2]
q[3] <= dcfifo_2gi1:auto_generated.q[3]
q[4] <= dcfifo_2gi1:auto_generated.q[4]
q[5] <= dcfifo_2gi1:auto_generated.q[5]
q[6] <= dcfifo_2gi1:auto_generated.q[6]
q[7] <= dcfifo_2gi1:auto_generated.q[7]
q[8] <= dcfifo_2gi1:auto_generated.q[8]
q[9] <= dcfifo_2gi1:auto_generated.q[9]
q[10] <= dcfifo_2gi1:auto_generated.q[10]
q[11] <= dcfifo_2gi1:auto_generated.q[11]
q[12] <= dcfifo_2gi1:auto_generated.q[12]
q[13] <= dcfifo_2gi1:auto_generated.q[13]
q[14] <= dcfifo_2gi1:auto_generated.q[14]
q[15] <= dcfifo_2gi1:auto_generated.q[15]
q[16] <= dcfifo_2gi1:auto_generated.q[16]
q[17] <= dcfifo_2gi1:auto_generated.q[17]
q[18] <= dcfifo_2gi1:auto_generated.q[18]
q[19] <= dcfifo_2gi1:auto_generated.q[19]
q[20] <= dcfifo_2gi1:auto_generated.q[20]
q[21] <= dcfifo_2gi1:auto_generated.q[21]
q[22] <= dcfifo_2gi1:auto_generated.q[22]
q[23] <= dcfifo_2gi1:auto_generated.q[23]
rdclk => dcfifo_2gi1:auto_generated.rdclk
rdreq => dcfifo_2gi1:auto_generated.rdreq
wrclk => dcfifo_2gi1:auto_generated.wrclk
wrreq => dcfifo_2gi1:auto_generated.wrreq
aclr => dcfifo_2gi1:auto_generated.aclr
rdempty <= dcfifo_2gi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= dcfifo_2gi1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_2gi1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_2gi1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_2gi1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_2gi1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_2gi1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_2gi1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_2gi1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_2gi1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_2gi1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_2gi1:auto_generated.wrusedw[10]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated
aclr => a_graycounter_u57:rdptr_g1p.aclr
aclr => a_graycounter_qjc:wrptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_gp.aclr
aclr => altsyncram_5l31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_5l31:fifo_ram.data_a[0]
data[1] => altsyncram_5l31:fifo_ram.data_a[1]
data[2] => altsyncram_5l31:fifo_ram.data_a[2]
data[3] => altsyncram_5l31:fifo_ram.data_a[3]
data[4] => altsyncram_5l31:fifo_ram.data_a[4]
data[5] => altsyncram_5l31:fifo_ram.data_a[5]
data[6] => altsyncram_5l31:fifo_ram.data_a[6]
data[7] => altsyncram_5l31:fifo_ram.data_a[7]
data[8] => altsyncram_5l31:fifo_ram.data_a[8]
data[9] => altsyncram_5l31:fifo_ram.data_a[9]
data[10] => altsyncram_5l31:fifo_ram.data_a[10]
data[11] => altsyncram_5l31:fifo_ram.data_a[11]
data[12] => altsyncram_5l31:fifo_ram.data_a[12]
data[13] => altsyncram_5l31:fifo_ram.data_a[13]
data[14] => altsyncram_5l31:fifo_ram.data_a[14]
data[15] => altsyncram_5l31:fifo_ram.data_a[15]
data[16] => altsyncram_5l31:fifo_ram.data_a[16]
data[17] => altsyncram_5l31:fifo_ram.data_a[17]
data[18] => altsyncram_5l31:fifo_ram.data_a[18]
data[19] => altsyncram_5l31:fifo_ram.data_a[19]
data[20] => altsyncram_5l31:fifo_ram.data_a[20]
data[21] => altsyncram_5l31:fifo_ram.data_a[21]
data[22] => altsyncram_5l31:fifo_ram.data_a[22]
data[23] => altsyncram_5l31:fifo_ram.data_a[23]
q[0] <= altsyncram_5l31:fifo_ram.q_b[0]
q[1] <= altsyncram_5l31:fifo_ram.q_b[1]
q[2] <= altsyncram_5l31:fifo_ram.q_b[2]
q[3] <= altsyncram_5l31:fifo_ram.q_b[3]
q[4] <= altsyncram_5l31:fifo_ram.q_b[4]
q[5] <= altsyncram_5l31:fifo_ram.q_b[5]
q[6] <= altsyncram_5l31:fifo_ram.q_b[6]
q[7] <= altsyncram_5l31:fifo_ram.q_b[7]
q[8] <= altsyncram_5l31:fifo_ram.q_b[8]
q[9] <= altsyncram_5l31:fifo_ram.q_b[9]
q[10] <= altsyncram_5l31:fifo_ram.q_b[10]
q[11] <= altsyncram_5l31:fifo_ram.q_b[11]
q[12] <= altsyncram_5l31:fifo_ram.q_b[12]
q[13] <= altsyncram_5l31:fifo_ram.q_b[13]
q[14] <= altsyncram_5l31:fifo_ram.q_b[14]
q[15] <= altsyncram_5l31:fifo_ram.q_b[15]
q[16] <= altsyncram_5l31:fifo_ram.q_b[16]
q[17] <= altsyncram_5l31:fifo_ram.q_b[17]
q[18] <= altsyncram_5l31:fifo_ram.q_b[18]
q[19] <= altsyncram_5l31:fifo_ram.q_b[19]
q[20] <= altsyncram_5l31:fifo_ram.q_b[20]
q[21] <= altsyncram_5l31:fifo_ram.q_b[21]
q[22] <= altsyncram_5l31:fifo_ram.q_b[22]
q[23] <= altsyncram_5l31:fifo_ram.q_b[23]
rdclk => a_graycounter_u57:rdptr_g1p.clock
rdclk => altsyncram_5l31:fifo_ram.clock1
rdclk => alt_synch_pipe_uld:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_u57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_5l31:fifo_ram.clocken1
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_qjc:wrptr_g1p.clock
wrclk => a_graycounter_pjc:wrptr_gp.clock
wrclk => altsyncram_5l31:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_vld:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp
aclr => counter13a[11].IN0
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[11].CLK
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter13a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_a[7] => ram_block14a2.PORTAADDR7
address_a[7] => ram_block14a3.PORTAADDR7
address_a[7] => ram_block14a4.PORTAADDR7
address_a[7] => ram_block14a5.PORTAADDR7
address_a[7] => ram_block14a6.PORTAADDR7
address_a[7] => ram_block14a7.PORTAADDR7
address_a[7] => ram_block14a8.PORTAADDR7
address_a[7] => ram_block14a9.PORTAADDR7
address_a[7] => ram_block14a10.PORTAADDR7
address_a[7] => ram_block14a11.PORTAADDR7
address_a[7] => ram_block14a12.PORTAADDR7
address_a[7] => ram_block14a13.PORTAADDR7
address_a[7] => ram_block14a14.PORTAADDR7
address_a[7] => ram_block14a15.PORTAADDR7
address_a[7] => ram_block14a16.PORTAADDR7
address_a[7] => ram_block14a17.PORTAADDR7
address_a[7] => ram_block14a18.PORTAADDR7
address_a[7] => ram_block14a19.PORTAADDR7
address_a[7] => ram_block14a20.PORTAADDR7
address_a[7] => ram_block14a21.PORTAADDR7
address_a[7] => ram_block14a22.PORTAADDR7
address_a[7] => ram_block14a23.PORTAADDR7
address_a[8] => ram_block14a0.PORTAADDR8
address_a[8] => ram_block14a1.PORTAADDR8
address_a[8] => ram_block14a2.PORTAADDR8
address_a[8] => ram_block14a3.PORTAADDR8
address_a[8] => ram_block14a4.PORTAADDR8
address_a[8] => ram_block14a5.PORTAADDR8
address_a[8] => ram_block14a6.PORTAADDR8
address_a[8] => ram_block14a7.PORTAADDR8
address_a[8] => ram_block14a8.PORTAADDR8
address_a[8] => ram_block14a9.PORTAADDR8
address_a[8] => ram_block14a10.PORTAADDR8
address_a[8] => ram_block14a11.PORTAADDR8
address_a[8] => ram_block14a12.PORTAADDR8
address_a[8] => ram_block14a13.PORTAADDR8
address_a[8] => ram_block14a14.PORTAADDR8
address_a[8] => ram_block14a15.PORTAADDR8
address_a[8] => ram_block14a16.PORTAADDR8
address_a[8] => ram_block14a17.PORTAADDR8
address_a[8] => ram_block14a18.PORTAADDR8
address_a[8] => ram_block14a19.PORTAADDR8
address_a[8] => ram_block14a20.PORTAADDR8
address_a[8] => ram_block14a21.PORTAADDR8
address_a[8] => ram_block14a22.PORTAADDR8
address_a[8] => ram_block14a23.PORTAADDR8
address_a[9] => ram_block14a0.PORTAADDR9
address_a[9] => ram_block14a1.PORTAADDR9
address_a[9] => ram_block14a2.PORTAADDR9
address_a[9] => ram_block14a3.PORTAADDR9
address_a[9] => ram_block14a4.PORTAADDR9
address_a[9] => ram_block14a5.PORTAADDR9
address_a[9] => ram_block14a6.PORTAADDR9
address_a[9] => ram_block14a7.PORTAADDR9
address_a[9] => ram_block14a8.PORTAADDR9
address_a[9] => ram_block14a9.PORTAADDR9
address_a[9] => ram_block14a10.PORTAADDR9
address_a[9] => ram_block14a11.PORTAADDR9
address_a[9] => ram_block14a12.PORTAADDR9
address_a[9] => ram_block14a13.PORTAADDR9
address_a[9] => ram_block14a14.PORTAADDR9
address_a[9] => ram_block14a15.PORTAADDR9
address_a[9] => ram_block14a16.PORTAADDR9
address_a[9] => ram_block14a17.PORTAADDR9
address_a[9] => ram_block14a18.PORTAADDR9
address_a[9] => ram_block14a19.PORTAADDR9
address_a[9] => ram_block14a20.PORTAADDR9
address_a[9] => ram_block14a21.PORTAADDR9
address_a[9] => ram_block14a22.PORTAADDR9
address_a[9] => ram_block14a23.PORTAADDR9
address_a[10] => ram_block14a0.PORTAADDR10
address_a[10] => ram_block14a1.PORTAADDR10
address_a[10] => ram_block14a2.PORTAADDR10
address_a[10] => ram_block14a3.PORTAADDR10
address_a[10] => ram_block14a4.PORTAADDR10
address_a[10] => ram_block14a5.PORTAADDR10
address_a[10] => ram_block14a6.PORTAADDR10
address_a[10] => ram_block14a7.PORTAADDR10
address_a[10] => ram_block14a8.PORTAADDR10
address_a[10] => ram_block14a9.PORTAADDR10
address_a[10] => ram_block14a10.PORTAADDR10
address_a[10] => ram_block14a11.PORTAADDR10
address_a[10] => ram_block14a12.PORTAADDR10
address_a[10] => ram_block14a13.PORTAADDR10
address_a[10] => ram_block14a14.PORTAADDR10
address_a[10] => ram_block14a15.PORTAADDR10
address_a[10] => ram_block14a16.PORTAADDR10
address_a[10] => ram_block14a17.PORTAADDR10
address_a[10] => ram_block14a18.PORTAADDR10
address_a[10] => ram_block14a19.PORTAADDR10
address_a[10] => ram_block14a20.PORTAADDR10
address_a[10] => ram_block14a21.PORTAADDR10
address_a[10] => ram_block14a22.PORTAADDR10
address_a[10] => ram_block14a23.PORTAADDR10
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
address_b[7] => ram_block14a2.PORTBADDR7
address_b[7] => ram_block14a3.PORTBADDR7
address_b[7] => ram_block14a4.PORTBADDR7
address_b[7] => ram_block14a5.PORTBADDR7
address_b[7] => ram_block14a6.PORTBADDR7
address_b[7] => ram_block14a7.PORTBADDR7
address_b[7] => ram_block14a8.PORTBADDR7
address_b[7] => ram_block14a9.PORTBADDR7
address_b[7] => ram_block14a10.PORTBADDR7
address_b[7] => ram_block14a11.PORTBADDR7
address_b[7] => ram_block14a12.PORTBADDR7
address_b[7] => ram_block14a13.PORTBADDR7
address_b[7] => ram_block14a14.PORTBADDR7
address_b[7] => ram_block14a15.PORTBADDR7
address_b[7] => ram_block14a16.PORTBADDR7
address_b[7] => ram_block14a17.PORTBADDR7
address_b[7] => ram_block14a18.PORTBADDR7
address_b[7] => ram_block14a19.PORTBADDR7
address_b[7] => ram_block14a20.PORTBADDR7
address_b[7] => ram_block14a21.PORTBADDR7
address_b[7] => ram_block14a22.PORTBADDR7
address_b[7] => ram_block14a23.PORTBADDR7
address_b[8] => ram_block14a0.PORTBADDR8
address_b[8] => ram_block14a1.PORTBADDR8
address_b[8] => ram_block14a2.PORTBADDR8
address_b[8] => ram_block14a3.PORTBADDR8
address_b[8] => ram_block14a4.PORTBADDR8
address_b[8] => ram_block14a5.PORTBADDR8
address_b[8] => ram_block14a6.PORTBADDR8
address_b[8] => ram_block14a7.PORTBADDR8
address_b[8] => ram_block14a8.PORTBADDR8
address_b[8] => ram_block14a9.PORTBADDR8
address_b[8] => ram_block14a10.PORTBADDR8
address_b[8] => ram_block14a11.PORTBADDR8
address_b[8] => ram_block14a12.PORTBADDR8
address_b[8] => ram_block14a13.PORTBADDR8
address_b[8] => ram_block14a14.PORTBADDR8
address_b[8] => ram_block14a15.PORTBADDR8
address_b[8] => ram_block14a16.PORTBADDR8
address_b[8] => ram_block14a17.PORTBADDR8
address_b[8] => ram_block14a18.PORTBADDR8
address_b[8] => ram_block14a19.PORTBADDR8
address_b[8] => ram_block14a20.PORTBADDR8
address_b[8] => ram_block14a21.PORTBADDR8
address_b[8] => ram_block14a22.PORTBADDR8
address_b[8] => ram_block14a23.PORTBADDR8
address_b[9] => ram_block14a0.PORTBADDR9
address_b[9] => ram_block14a1.PORTBADDR9
address_b[9] => ram_block14a2.PORTBADDR9
address_b[9] => ram_block14a3.PORTBADDR9
address_b[9] => ram_block14a4.PORTBADDR9
address_b[9] => ram_block14a5.PORTBADDR9
address_b[9] => ram_block14a6.PORTBADDR9
address_b[9] => ram_block14a7.PORTBADDR9
address_b[9] => ram_block14a8.PORTBADDR9
address_b[9] => ram_block14a9.PORTBADDR9
address_b[9] => ram_block14a10.PORTBADDR9
address_b[9] => ram_block14a11.PORTBADDR9
address_b[9] => ram_block14a12.PORTBADDR9
address_b[9] => ram_block14a13.PORTBADDR9
address_b[9] => ram_block14a14.PORTBADDR9
address_b[9] => ram_block14a15.PORTBADDR9
address_b[9] => ram_block14a16.PORTBADDR9
address_b[9] => ram_block14a17.PORTBADDR9
address_b[9] => ram_block14a18.PORTBADDR9
address_b[9] => ram_block14a19.PORTBADDR9
address_b[9] => ram_block14a20.PORTBADDR9
address_b[9] => ram_block14a21.PORTBADDR9
address_b[9] => ram_block14a22.PORTBADDR9
address_b[9] => ram_block14a23.PORTBADDR9
address_b[10] => ram_block14a0.PORTBADDR10
address_b[10] => ram_block14a1.PORTBADDR10
address_b[10] => ram_block14a2.PORTBADDR10
address_b[10] => ram_block14a3.PORTBADDR10
address_b[10] => ram_block14a4.PORTBADDR10
address_b[10] => ram_block14a5.PORTBADDR10
address_b[10] => ram_block14a6.PORTBADDR10
address_b[10] => ram_block14a7.PORTBADDR10
address_b[10] => ram_block14a8.PORTBADDR10
address_b[10] => ram_block14a9.PORTBADDR10
address_b[10] => ram_block14a10.PORTBADDR10
address_b[10] => ram_block14a11.PORTBADDR10
address_b[10] => ram_block14a12.PORTBADDR10
address_b[10] => ram_block14a13.PORTBADDR10
address_b[10] => ram_block14a14.PORTBADDR10
address_b[10] => ram_block14a15.PORTBADDR10
address_b[10] => ram_block14a16.PORTBADDR10
address_b[10] => ram_block14a17.PORTBADDR10
address_b[10] => ram_block14a18.PORTBADDR10
address_b[10] => ram_block14a19.PORTBADDR10
address_b[10] => ram_block14a20.PORTBADDR10
address_b[10] => ram_block14a21.PORTBADDR10
address_b[10] => ram_block14a22.PORTBADDR10
address_b[10] => ram_block14a23.PORTBADDR10
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp
clock => dffpipe_te9:dffpipe5.clock
clrn => dffpipe_te9:dffpipe5.clrn
d[0] => dffpipe_te9:dffpipe5.d[0]
d[1] => dffpipe_te9:dffpipe5.d[1]
d[2] => dffpipe_te9:dffpipe5.d[2]
d[3] => dffpipe_te9:dffpipe5.d[3]
d[4] => dffpipe_te9:dffpipe5.d[4]
d[5] => dffpipe_te9:dffpipe5.d[5]
d[6] => dffpipe_te9:dffpipe5.d[6]
d[7] => dffpipe_te9:dffpipe5.d[7]
d[8] => dffpipe_te9:dffpipe5.d[8]
d[9] => dffpipe_te9:dffpipe5.d[9]
d[10] => dffpipe_te9:dffpipe5.d[10]
d[11] => dffpipe_te9:dffpipe5.d[11]
q[0] <= dffpipe_te9:dffpipe5.q[0]
q[1] <= dffpipe_te9:dffpipe5.q[1]
q[2] <= dffpipe_te9:dffpipe5.q[2]
q[3] <= dffpipe_te9:dffpipe5.q[3]
q[4] <= dffpipe_te9:dffpipe5.q[4]
q[5] <= dffpipe_te9:dffpipe5.q[5]
q[6] <= dffpipe_te9:dffpipe5.q[6]
q[7] <= dffpipe_te9:dffpipe5.q[7]
q[8] <= dffpipe_te9:dffpipe5.q[8]
q[9] <= dffpipe_te9:dffpipe5.q[9]
q[10] <= dffpipe_te9:dffpipe5.q[10]
q[11] <= dffpipe_te9:dffpipe5.q[11]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[11].ACLR
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[11].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
d[11] => dffe6a[11].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp
clock => dffpipe_ue9:dffpipe8.clock
clrn => dffpipe_ue9:dffpipe8.clrn
d[0] => dffpipe_ue9:dffpipe8.d[0]
d[1] => dffpipe_ue9:dffpipe8.d[1]
d[2] => dffpipe_ue9:dffpipe8.d[2]
d[3] => dffpipe_ue9:dffpipe8.d[3]
d[4] => dffpipe_ue9:dffpipe8.d[4]
d[5] => dffpipe_ue9:dffpipe8.d[5]
d[6] => dffpipe_ue9:dffpipe8.d[6]
d[7] => dffpipe_ue9:dffpipe8.d[7]
d[8] => dffpipe_ue9:dffpipe8.d[8]
d[9] => dffpipe_ue9:dffpipe8.d[9]
d[10] => dffpipe_ue9:dffpipe8.d[10]
d[11] => dffpipe_ue9:dffpipe8.d[11]
q[0] <= dffpipe_ue9:dffpipe8.q[0]
q[1] <= dffpipe_ue9:dffpipe8.q[1]
q[2] <= dffpipe_ue9:dffpipe8.q[2]
q[3] <= dffpipe_ue9:dffpipe8.q[3]
q[4] <= dffpipe_ue9:dffpipe8.q[4]
q[5] <= dffpipe_ue9:dffpipe8.q[5]
q[6] <= dffpipe_ue9:dffpipe8.q[6]
q[7] <= dffpipe_ue9:dffpipe8.q[7]
q[8] <= dffpipe_ue9:dffpipe8.q[8]
q[9] <= dffpipe_ue9:dffpipe8.q[9]
q[10] <= dffpipe_ue9:dffpipe8.q[10]
q[11] <= dffpipe_ue9:dffpipe8.q[11]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[11].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component
data[0] => dcfifo_2gi1:auto_generated.data[0]
data[1] => dcfifo_2gi1:auto_generated.data[1]
data[2] => dcfifo_2gi1:auto_generated.data[2]
data[3] => dcfifo_2gi1:auto_generated.data[3]
data[4] => dcfifo_2gi1:auto_generated.data[4]
data[5] => dcfifo_2gi1:auto_generated.data[5]
data[6] => dcfifo_2gi1:auto_generated.data[6]
data[7] => dcfifo_2gi1:auto_generated.data[7]
data[8] => dcfifo_2gi1:auto_generated.data[8]
data[9] => dcfifo_2gi1:auto_generated.data[9]
data[10] => dcfifo_2gi1:auto_generated.data[10]
data[11] => dcfifo_2gi1:auto_generated.data[11]
data[12] => dcfifo_2gi1:auto_generated.data[12]
data[13] => dcfifo_2gi1:auto_generated.data[13]
data[14] => dcfifo_2gi1:auto_generated.data[14]
data[15] => dcfifo_2gi1:auto_generated.data[15]
data[16] => dcfifo_2gi1:auto_generated.data[16]
data[17] => dcfifo_2gi1:auto_generated.data[17]
data[18] => dcfifo_2gi1:auto_generated.data[18]
data[19] => dcfifo_2gi1:auto_generated.data[19]
data[20] => dcfifo_2gi1:auto_generated.data[20]
data[21] => dcfifo_2gi1:auto_generated.data[21]
data[22] => dcfifo_2gi1:auto_generated.data[22]
data[23] => dcfifo_2gi1:auto_generated.data[23]
q[0] <= dcfifo_2gi1:auto_generated.q[0]
q[1] <= dcfifo_2gi1:auto_generated.q[1]
q[2] <= dcfifo_2gi1:auto_generated.q[2]
q[3] <= dcfifo_2gi1:auto_generated.q[3]
q[4] <= dcfifo_2gi1:auto_generated.q[4]
q[5] <= dcfifo_2gi1:auto_generated.q[5]
q[6] <= dcfifo_2gi1:auto_generated.q[6]
q[7] <= dcfifo_2gi1:auto_generated.q[7]
q[8] <= dcfifo_2gi1:auto_generated.q[8]
q[9] <= dcfifo_2gi1:auto_generated.q[9]
q[10] <= dcfifo_2gi1:auto_generated.q[10]
q[11] <= dcfifo_2gi1:auto_generated.q[11]
q[12] <= dcfifo_2gi1:auto_generated.q[12]
q[13] <= dcfifo_2gi1:auto_generated.q[13]
q[14] <= dcfifo_2gi1:auto_generated.q[14]
q[15] <= dcfifo_2gi1:auto_generated.q[15]
q[16] <= dcfifo_2gi1:auto_generated.q[16]
q[17] <= dcfifo_2gi1:auto_generated.q[17]
q[18] <= dcfifo_2gi1:auto_generated.q[18]
q[19] <= dcfifo_2gi1:auto_generated.q[19]
q[20] <= dcfifo_2gi1:auto_generated.q[20]
q[21] <= dcfifo_2gi1:auto_generated.q[21]
q[22] <= dcfifo_2gi1:auto_generated.q[22]
q[23] <= dcfifo_2gi1:auto_generated.q[23]
rdclk => dcfifo_2gi1:auto_generated.rdclk
rdreq => dcfifo_2gi1:auto_generated.rdreq
wrclk => dcfifo_2gi1:auto_generated.wrclk
wrreq => dcfifo_2gi1:auto_generated.wrreq
aclr => dcfifo_2gi1:auto_generated.aclr
rdempty <= dcfifo_2gi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= dcfifo_2gi1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_2gi1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_2gi1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_2gi1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_2gi1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_2gi1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_2gi1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_2gi1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_2gi1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_2gi1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_2gi1:auto_generated.wrusedw[10]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated
aclr => a_graycounter_u57:rdptr_g1p.aclr
aclr => a_graycounter_qjc:wrptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_gp.aclr
aclr => altsyncram_5l31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_5l31:fifo_ram.data_a[0]
data[1] => altsyncram_5l31:fifo_ram.data_a[1]
data[2] => altsyncram_5l31:fifo_ram.data_a[2]
data[3] => altsyncram_5l31:fifo_ram.data_a[3]
data[4] => altsyncram_5l31:fifo_ram.data_a[4]
data[5] => altsyncram_5l31:fifo_ram.data_a[5]
data[6] => altsyncram_5l31:fifo_ram.data_a[6]
data[7] => altsyncram_5l31:fifo_ram.data_a[7]
data[8] => altsyncram_5l31:fifo_ram.data_a[8]
data[9] => altsyncram_5l31:fifo_ram.data_a[9]
data[10] => altsyncram_5l31:fifo_ram.data_a[10]
data[11] => altsyncram_5l31:fifo_ram.data_a[11]
data[12] => altsyncram_5l31:fifo_ram.data_a[12]
data[13] => altsyncram_5l31:fifo_ram.data_a[13]
data[14] => altsyncram_5l31:fifo_ram.data_a[14]
data[15] => altsyncram_5l31:fifo_ram.data_a[15]
data[16] => altsyncram_5l31:fifo_ram.data_a[16]
data[17] => altsyncram_5l31:fifo_ram.data_a[17]
data[18] => altsyncram_5l31:fifo_ram.data_a[18]
data[19] => altsyncram_5l31:fifo_ram.data_a[19]
data[20] => altsyncram_5l31:fifo_ram.data_a[20]
data[21] => altsyncram_5l31:fifo_ram.data_a[21]
data[22] => altsyncram_5l31:fifo_ram.data_a[22]
data[23] => altsyncram_5l31:fifo_ram.data_a[23]
q[0] <= altsyncram_5l31:fifo_ram.q_b[0]
q[1] <= altsyncram_5l31:fifo_ram.q_b[1]
q[2] <= altsyncram_5l31:fifo_ram.q_b[2]
q[3] <= altsyncram_5l31:fifo_ram.q_b[3]
q[4] <= altsyncram_5l31:fifo_ram.q_b[4]
q[5] <= altsyncram_5l31:fifo_ram.q_b[5]
q[6] <= altsyncram_5l31:fifo_ram.q_b[6]
q[7] <= altsyncram_5l31:fifo_ram.q_b[7]
q[8] <= altsyncram_5l31:fifo_ram.q_b[8]
q[9] <= altsyncram_5l31:fifo_ram.q_b[9]
q[10] <= altsyncram_5l31:fifo_ram.q_b[10]
q[11] <= altsyncram_5l31:fifo_ram.q_b[11]
q[12] <= altsyncram_5l31:fifo_ram.q_b[12]
q[13] <= altsyncram_5l31:fifo_ram.q_b[13]
q[14] <= altsyncram_5l31:fifo_ram.q_b[14]
q[15] <= altsyncram_5l31:fifo_ram.q_b[15]
q[16] <= altsyncram_5l31:fifo_ram.q_b[16]
q[17] <= altsyncram_5l31:fifo_ram.q_b[17]
q[18] <= altsyncram_5l31:fifo_ram.q_b[18]
q[19] <= altsyncram_5l31:fifo_ram.q_b[19]
q[20] <= altsyncram_5l31:fifo_ram.q_b[20]
q[21] <= altsyncram_5l31:fifo_ram.q_b[21]
q[22] <= altsyncram_5l31:fifo_ram.q_b[22]
q[23] <= altsyncram_5l31:fifo_ram.q_b[23]
rdclk => a_graycounter_u57:rdptr_g1p.clock
rdclk => altsyncram_5l31:fifo_ram.clock1
rdclk => alt_synch_pipe_uld:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_u57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_5l31:fifo_ram.clocken1
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_qjc:wrptr_g1p.clock
wrclk => a_graycounter_pjc:wrptr_gp.clock
wrclk => altsyncram_5l31:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_vld:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp
aclr => counter13a[11].IN0
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[11].CLK
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter13a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_a[7] => ram_block14a2.PORTAADDR7
address_a[7] => ram_block14a3.PORTAADDR7
address_a[7] => ram_block14a4.PORTAADDR7
address_a[7] => ram_block14a5.PORTAADDR7
address_a[7] => ram_block14a6.PORTAADDR7
address_a[7] => ram_block14a7.PORTAADDR7
address_a[7] => ram_block14a8.PORTAADDR7
address_a[7] => ram_block14a9.PORTAADDR7
address_a[7] => ram_block14a10.PORTAADDR7
address_a[7] => ram_block14a11.PORTAADDR7
address_a[7] => ram_block14a12.PORTAADDR7
address_a[7] => ram_block14a13.PORTAADDR7
address_a[7] => ram_block14a14.PORTAADDR7
address_a[7] => ram_block14a15.PORTAADDR7
address_a[7] => ram_block14a16.PORTAADDR7
address_a[7] => ram_block14a17.PORTAADDR7
address_a[7] => ram_block14a18.PORTAADDR7
address_a[7] => ram_block14a19.PORTAADDR7
address_a[7] => ram_block14a20.PORTAADDR7
address_a[7] => ram_block14a21.PORTAADDR7
address_a[7] => ram_block14a22.PORTAADDR7
address_a[7] => ram_block14a23.PORTAADDR7
address_a[8] => ram_block14a0.PORTAADDR8
address_a[8] => ram_block14a1.PORTAADDR8
address_a[8] => ram_block14a2.PORTAADDR8
address_a[8] => ram_block14a3.PORTAADDR8
address_a[8] => ram_block14a4.PORTAADDR8
address_a[8] => ram_block14a5.PORTAADDR8
address_a[8] => ram_block14a6.PORTAADDR8
address_a[8] => ram_block14a7.PORTAADDR8
address_a[8] => ram_block14a8.PORTAADDR8
address_a[8] => ram_block14a9.PORTAADDR8
address_a[8] => ram_block14a10.PORTAADDR8
address_a[8] => ram_block14a11.PORTAADDR8
address_a[8] => ram_block14a12.PORTAADDR8
address_a[8] => ram_block14a13.PORTAADDR8
address_a[8] => ram_block14a14.PORTAADDR8
address_a[8] => ram_block14a15.PORTAADDR8
address_a[8] => ram_block14a16.PORTAADDR8
address_a[8] => ram_block14a17.PORTAADDR8
address_a[8] => ram_block14a18.PORTAADDR8
address_a[8] => ram_block14a19.PORTAADDR8
address_a[8] => ram_block14a20.PORTAADDR8
address_a[8] => ram_block14a21.PORTAADDR8
address_a[8] => ram_block14a22.PORTAADDR8
address_a[8] => ram_block14a23.PORTAADDR8
address_a[9] => ram_block14a0.PORTAADDR9
address_a[9] => ram_block14a1.PORTAADDR9
address_a[9] => ram_block14a2.PORTAADDR9
address_a[9] => ram_block14a3.PORTAADDR9
address_a[9] => ram_block14a4.PORTAADDR9
address_a[9] => ram_block14a5.PORTAADDR9
address_a[9] => ram_block14a6.PORTAADDR9
address_a[9] => ram_block14a7.PORTAADDR9
address_a[9] => ram_block14a8.PORTAADDR9
address_a[9] => ram_block14a9.PORTAADDR9
address_a[9] => ram_block14a10.PORTAADDR9
address_a[9] => ram_block14a11.PORTAADDR9
address_a[9] => ram_block14a12.PORTAADDR9
address_a[9] => ram_block14a13.PORTAADDR9
address_a[9] => ram_block14a14.PORTAADDR9
address_a[9] => ram_block14a15.PORTAADDR9
address_a[9] => ram_block14a16.PORTAADDR9
address_a[9] => ram_block14a17.PORTAADDR9
address_a[9] => ram_block14a18.PORTAADDR9
address_a[9] => ram_block14a19.PORTAADDR9
address_a[9] => ram_block14a20.PORTAADDR9
address_a[9] => ram_block14a21.PORTAADDR9
address_a[9] => ram_block14a22.PORTAADDR9
address_a[9] => ram_block14a23.PORTAADDR9
address_a[10] => ram_block14a0.PORTAADDR10
address_a[10] => ram_block14a1.PORTAADDR10
address_a[10] => ram_block14a2.PORTAADDR10
address_a[10] => ram_block14a3.PORTAADDR10
address_a[10] => ram_block14a4.PORTAADDR10
address_a[10] => ram_block14a5.PORTAADDR10
address_a[10] => ram_block14a6.PORTAADDR10
address_a[10] => ram_block14a7.PORTAADDR10
address_a[10] => ram_block14a8.PORTAADDR10
address_a[10] => ram_block14a9.PORTAADDR10
address_a[10] => ram_block14a10.PORTAADDR10
address_a[10] => ram_block14a11.PORTAADDR10
address_a[10] => ram_block14a12.PORTAADDR10
address_a[10] => ram_block14a13.PORTAADDR10
address_a[10] => ram_block14a14.PORTAADDR10
address_a[10] => ram_block14a15.PORTAADDR10
address_a[10] => ram_block14a16.PORTAADDR10
address_a[10] => ram_block14a17.PORTAADDR10
address_a[10] => ram_block14a18.PORTAADDR10
address_a[10] => ram_block14a19.PORTAADDR10
address_a[10] => ram_block14a20.PORTAADDR10
address_a[10] => ram_block14a21.PORTAADDR10
address_a[10] => ram_block14a22.PORTAADDR10
address_a[10] => ram_block14a23.PORTAADDR10
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
address_b[7] => ram_block14a2.PORTBADDR7
address_b[7] => ram_block14a3.PORTBADDR7
address_b[7] => ram_block14a4.PORTBADDR7
address_b[7] => ram_block14a5.PORTBADDR7
address_b[7] => ram_block14a6.PORTBADDR7
address_b[7] => ram_block14a7.PORTBADDR7
address_b[7] => ram_block14a8.PORTBADDR7
address_b[7] => ram_block14a9.PORTBADDR7
address_b[7] => ram_block14a10.PORTBADDR7
address_b[7] => ram_block14a11.PORTBADDR7
address_b[7] => ram_block14a12.PORTBADDR7
address_b[7] => ram_block14a13.PORTBADDR7
address_b[7] => ram_block14a14.PORTBADDR7
address_b[7] => ram_block14a15.PORTBADDR7
address_b[7] => ram_block14a16.PORTBADDR7
address_b[7] => ram_block14a17.PORTBADDR7
address_b[7] => ram_block14a18.PORTBADDR7
address_b[7] => ram_block14a19.PORTBADDR7
address_b[7] => ram_block14a20.PORTBADDR7
address_b[7] => ram_block14a21.PORTBADDR7
address_b[7] => ram_block14a22.PORTBADDR7
address_b[7] => ram_block14a23.PORTBADDR7
address_b[8] => ram_block14a0.PORTBADDR8
address_b[8] => ram_block14a1.PORTBADDR8
address_b[8] => ram_block14a2.PORTBADDR8
address_b[8] => ram_block14a3.PORTBADDR8
address_b[8] => ram_block14a4.PORTBADDR8
address_b[8] => ram_block14a5.PORTBADDR8
address_b[8] => ram_block14a6.PORTBADDR8
address_b[8] => ram_block14a7.PORTBADDR8
address_b[8] => ram_block14a8.PORTBADDR8
address_b[8] => ram_block14a9.PORTBADDR8
address_b[8] => ram_block14a10.PORTBADDR8
address_b[8] => ram_block14a11.PORTBADDR8
address_b[8] => ram_block14a12.PORTBADDR8
address_b[8] => ram_block14a13.PORTBADDR8
address_b[8] => ram_block14a14.PORTBADDR8
address_b[8] => ram_block14a15.PORTBADDR8
address_b[8] => ram_block14a16.PORTBADDR8
address_b[8] => ram_block14a17.PORTBADDR8
address_b[8] => ram_block14a18.PORTBADDR8
address_b[8] => ram_block14a19.PORTBADDR8
address_b[8] => ram_block14a20.PORTBADDR8
address_b[8] => ram_block14a21.PORTBADDR8
address_b[8] => ram_block14a22.PORTBADDR8
address_b[8] => ram_block14a23.PORTBADDR8
address_b[9] => ram_block14a0.PORTBADDR9
address_b[9] => ram_block14a1.PORTBADDR9
address_b[9] => ram_block14a2.PORTBADDR9
address_b[9] => ram_block14a3.PORTBADDR9
address_b[9] => ram_block14a4.PORTBADDR9
address_b[9] => ram_block14a5.PORTBADDR9
address_b[9] => ram_block14a6.PORTBADDR9
address_b[9] => ram_block14a7.PORTBADDR9
address_b[9] => ram_block14a8.PORTBADDR9
address_b[9] => ram_block14a9.PORTBADDR9
address_b[9] => ram_block14a10.PORTBADDR9
address_b[9] => ram_block14a11.PORTBADDR9
address_b[9] => ram_block14a12.PORTBADDR9
address_b[9] => ram_block14a13.PORTBADDR9
address_b[9] => ram_block14a14.PORTBADDR9
address_b[9] => ram_block14a15.PORTBADDR9
address_b[9] => ram_block14a16.PORTBADDR9
address_b[9] => ram_block14a17.PORTBADDR9
address_b[9] => ram_block14a18.PORTBADDR9
address_b[9] => ram_block14a19.PORTBADDR9
address_b[9] => ram_block14a20.PORTBADDR9
address_b[9] => ram_block14a21.PORTBADDR9
address_b[9] => ram_block14a22.PORTBADDR9
address_b[9] => ram_block14a23.PORTBADDR9
address_b[10] => ram_block14a0.PORTBADDR10
address_b[10] => ram_block14a1.PORTBADDR10
address_b[10] => ram_block14a2.PORTBADDR10
address_b[10] => ram_block14a3.PORTBADDR10
address_b[10] => ram_block14a4.PORTBADDR10
address_b[10] => ram_block14a5.PORTBADDR10
address_b[10] => ram_block14a6.PORTBADDR10
address_b[10] => ram_block14a7.PORTBADDR10
address_b[10] => ram_block14a8.PORTBADDR10
address_b[10] => ram_block14a9.PORTBADDR10
address_b[10] => ram_block14a10.PORTBADDR10
address_b[10] => ram_block14a11.PORTBADDR10
address_b[10] => ram_block14a12.PORTBADDR10
address_b[10] => ram_block14a13.PORTBADDR10
address_b[10] => ram_block14a14.PORTBADDR10
address_b[10] => ram_block14a15.PORTBADDR10
address_b[10] => ram_block14a16.PORTBADDR10
address_b[10] => ram_block14a17.PORTBADDR10
address_b[10] => ram_block14a18.PORTBADDR10
address_b[10] => ram_block14a19.PORTBADDR10
address_b[10] => ram_block14a20.PORTBADDR10
address_b[10] => ram_block14a21.PORTBADDR10
address_b[10] => ram_block14a22.PORTBADDR10
address_b[10] => ram_block14a23.PORTBADDR10
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp
clock => dffpipe_te9:dffpipe5.clock
clrn => dffpipe_te9:dffpipe5.clrn
d[0] => dffpipe_te9:dffpipe5.d[0]
d[1] => dffpipe_te9:dffpipe5.d[1]
d[2] => dffpipe_te9:dffpipe5.d[2]
d[3] => dffpipe_te9:dffpipe5.d[3]
d[4] => dffpipe_te9:dffpipe5.d[4]
d[5] => dffpipe_te9:dffpipe5.d[5]
d[6] => dffpipe_te9:dffpipe5.d[6]
d[7] => dffpipe_te9:dffpipe5.d[7]
d[8] => dffpipe_te9:dffpipe5.d[8]
d[9] => dffpipe_te9:dffpipe5.d[9]
d[10] => dffpipe_te9:dffpipe5.d[10]
d[11] => dffpipe_te9:dffpipe5.d[11]
q[0] <= dffpipe_te9:dffpipe5.q[0]
q[1] <= dffpipe_te9:dffpipe5.q[1]
q[2] <= dffpipe_te9:dffpipe5.q[2]
q[3] <= dffpipe_te9:dffpipe5.q[3]
q[4] <= dffpipe_te9:dffpipe5.q[4]
q[5] <= dffpipe_te9:dffpipe5.q[5]
q[6] <= dffpipe_te9:dffpipe5.q[6]
q[7] <= dffpipe_te9:dffpipe5.q[7]
q[8] <= dffpipe_te9:dffpipe5.q[8]
q[9] <= dffpipe_te9:dffpipe5.q[9]
q[10] <= dffpipe_te9:dffpipe5.q[10]
q[11] <= dffpipe_te9:dffpipe5.q[11]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[11].ACLR
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[11].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
d[11] => dffe6a[11].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp
clock => dffpipe_ue9:dffpipe8.clock
clrn => dffpipe_ue9:dffpipe8.clrn
d[0] => dffpipe_ue9:dffpipe8.d[0]
d[1] => dffpipe_ue9:dffpipe8.d[1]
d[2] => dffpipe_ue9:dffpipe8.d[2]
d[3] => dffpipe_ue9:dffpipe8.d[3]
d[4] => dffpipe_ue9:dffpipe8.d[4]
d[5] => dffpipe_ue9:dffpipe8.d[5]
d[6] => dffpipe_ue9:dffpipe8.d[6]
d[7] => dffpipe_ue9:dffpipe8.d[7]
d[8] => dffpipe_ue9:dffpipe8.d[8]
d[9] => dffpipe_ue9:dffpipe8.d[9]
d[10] => dffpipe_ue9:dffpipe8.d[10]
d[11] => dffpipe_ue9:dffpipe8.d[11]
q[0] <= dffpipe_ue9:dffpipe8.q[0]
q[1] <= dffpipe_ue9:dffpipe8.q[1]
q[2] <= dffpipe_ue9:dffpipe8.q[2]
q[3] <= dffpipe_ue9:dffpipe8.q[3]
q[4] <= dffpipe_ue9:dffpipe8.q[4]
q[5] <= dffpipe_ue9:dffpipe8.q[5]
q[6] <= dffpipe_ue9:dffpipe8.q[6]
q[7] <= dffpipe_ue9:dffpipe8.q[7]
q[8] <= dffpipe_ue9:dffpipe8.q[8]
q[9] <= dffpipe_ue9:dffpipe8.q[9]
q[10] <= dffpipe_ue9:dffpipe8.q[10]
q[11] <= dffpipe_ue9:dffpipe8.q[11]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[11].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component
data[0] => dcfifo_2gi1:auto_generated.data[0]
data[1] => dcfifo_2gi1:auto_generated.data[1]
data[2] => dcfifo_2gi1:auto_generated.data[2]
data[3] => dcfifo_2gi1:auto_generated.data[3]
data[4] => dcfifo_2gi1:auto_generated.data[4]
data[5] => dcfifo_2gi1:auto_generated.data[5]
data[6] => dcfifo_2gi1:auto_generated.data[6]
data[7] => dcfifo_2gi1:auto_generated.data[7]
data[8] => dcfifo_2gi1:auto_generated.data[8]
data[9] => dcfifo_2gi1:auto_generated.data[9]
data[10] => dcfifo_2gi1:auto_generated.data[10]
data[11] => dcfifo_2gi1:auto_generated.data[11]
data[12] => dcfifo_2gi1:auto_generated.data[12]
data[13] => dcfifo_2gi1:auto_generated.data[13]
data[14] => dcfifo_2gi1:auto_generated.data[14]
data[15] => dcfifo_2gi1:auto_generated.data[15]
data[16] => dcfifo_2gi1:auto_generated.data[16]
data[17] => dcfifo_2gi1:auto_generated.data[17]
data[18] => dcfifo_2gi1:auto_generated.data[18]
data[19] => dcfifo_2gi1:auto_generated.data[19]
data[20] => dcfifo_2gi1:auto_generated.data[20]
data[21] => dcfifo_2gi1:auto_generated.data[21]
data[22] => dcfifo_2gi1:auto_generated.data[22]
data[23] => dcfifo_2gi1:auto_generated.data[23]
q[0] <= dcfifo_2gi1:auto_generated.q[0]
q[1] <= dcfifo_2gi1:auto_generated.q[1]
q[2] <= dcfifo_2gi1:auto_generated.q[2]
q[3] <= dcfifo_2gi1:auto_generated.q[3]
q[4] <= dcfifo_2gi1:auto_generated.q[4]
q[5] <= dcfifo_2gi1:auto_generated.q[5]
q[6] <= dcfifo_2gi1:auto_generated.q[6]
q[7] <= dcfifo_2gi1:auto_generated.q[7]
q[8] <= dcfifo_2gi1:auto_generated.q[8]
q[9] <= dcfifo_2gi1:auto_generated.q[9]
q[10] <= dcfifo_2gi1:auto_generated.q[10]
q[11] <= dcfifo_2gi1:auto_generated.q[11]
q[12] <= dcfifo_2gi1:auto_generated.q[12]
q[13] <= dcfifo_2gi1:auto_generated.q[13]
q[14] <= dcfifo_2gi1:auto_generated.q[14]
q[15] <= dcfifo_2gi1:auto_generated.q[15]
q[16] <= dcfifo_2gi1:auto_generated.q[16]
q[17] <= dcfifo_2gi1:auto_generated.q[17]
q[18] <= dcfifo_2gi1:auto_generated.q[18]
q[19] <= dcfifo_2gi1:auto_generated.q[19]
q[20] <= dcfifo_2gi1:auto_generated.q[20]
q[21] <= dcfifo_2gi1:auto_generated.q[21]
q[22] <= dcfifo_2gi1:auto_generated.q[22]
q[23] <= dcfifo_2gi1:auto_generated.q[23]
rdclk => dcfifo_2gi1:auto_generated.rdclk
rdreq => dcfifo_2gi1:auto_generated.rdreq
wrclk => dcfifo_2gi1:auto_generated.wrclk
wrreq => dcfifo_2gi1:auto_generated.wrreq
aclr => dcfifo_2gi1:auto_generated.aclr
rdempty <= dcfifo_2gi1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= dcfifo_2gi1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_2gi1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_2gi1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_2gi1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_2gi1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_2gi1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_2gi1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_2gi1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_2gi1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_2gi1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_2gi1:auto_generated.wrusedw[10]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated
aclr => a_graycounter_u57:rdptr_g1p.aclr
aclr => a_graycounter_qjc:wrptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_gp.aclr
aclr => altsyncram_5l31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_5l31:fifo_ram.data_a[0]
data[1] => altsyncram_5l31:fifo_ram.data_a[1]
data[2] => altsyncram_5l31:fifo_ram.data_a[2]
data[3] => altsyncram_5l31:fifo_ram.data_a[3]
data[4] => altsyncram_5l31:fifo_ram.data_a[4]
data[5] => altsyncram_5l31:fifo_ram.data_a[5]
data[6] => altsyncram_5l31:fifo_ram.data_a[6]
data[7] => altsyncram_5l31:fifo_ram.data_a[7]
data[8] => altsyncram_5l31:fifo_ram.data_a[8]
data[9] => altsyncram_5l31:fifo_ram.data_a[9]
data[10] => altsyncram_5l31:fifo_ram.data_a[10]
data[11] => altsyncram_5l31:fifo_ram.data_a[11]
data[12] => altsyncram_5l31:fifo_ram.data_a[12]
data[13] => altsyncram_5l31:fifo_ram.data_a[13]
data[14] => altsyncram_5l31:fifo_ram.data_a[14]
data[15] => altsyncram_5l31:fifo_ram.data_a[15]
data[16] => altsyncram_5l31:fifo_ram.data_a[16]
data[17] => altsyncram_5l31:fifo_ram.data_a[17]
data[18] => altsyncram_5l31:fifo_ram.data_a[18]
data[19] => altsyncram_5l31:fifo_ram.data_a[19]
data[20] => altsyncram_5l31:fifo_ram.data_a[20]
data[21] => altsyncram_5l31:fifo_ram.data_a[21]
data[22] => altsyncram_5l31:fifo_ram.data_a[22]
data[23] => altsyncram_5l31:fifo_ram.data_a[23]
q[0] <= altsyncram_5l31:fifo_ram.q_b[0]
q[1] <= altsyncram_5l31:fifo_ram.q_b[1]
q[2] <= altsyncram_5l31:fifo_ram.q_b[2]
q[3] <= altsyncram_5l31:fifo_ram.q_b[3]
q[4] <= altsyncram_5l31:fifo_ram.q_b[4]
q[5] <= altsyncram_5l31:fifo_ram.q_b[5]
q[6] <= altsyncram_5l31:fifo_ram.q_b[6]
q[7] <= altsyncram_5l31:fifo_ram.q_b[7]
q[8] <= altsyncram_5l31:fifo_ram.q_b[8]
q[9] <= altsyncram_5l31:fifo_ram.q_b[9]
q[10] <= altsyncram_5l31:fifo_ram.q_b[10]
q[11] <= altsyncram_5l31:fifo_ram.q_b[11]
q[12] <= altsyncram_5l31:fifo_ram.q_b[12]
q[13] <= altsyncram_5l31:fifo_ram.q_b[13]
q[14] <= altsyncram_5l31:fifo_ram.q_b[14]
q[15] <= altsyncram_5l31:fifo_ram.q_b[15]
q[16] <= altsyncram_5l31:fifo_ram.q_b[16]
q[17] <= altsyncram_5l31:fifo_ram.q_b[17]
q[18] <= altsyncram_5l31:fifo_ram.q_b[18]
q[19] <= altsyncram_5l31:fifo_ram.q_b[19]
q[20] <= altsyncram_5l31:fifo_ram.q_b[20]
q[21] <= altsyncram_5l31:fifo_ram.q_b[21]
q[22] <= altsyncram_5l31:fifo_ram.q_b[22]
q[23] <= altsyncram_5l31:fifo_ram.q_b[23]
rdclk => a_graycounter_u57:rdptr_g1p.clock
rdclk => altsyncram_5l31:fifo_ram.clock1
rdclk => alt_synch_pipe_uld:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_u57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_5l31:fifo_ram.clocken1
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_qjc:wrptr_g1p.clock
wrclk => a_graycounter_pjc:wrptr_gp.clock
wrclk => altsyncram_5l31:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_vld:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp
aclr => counter13a[11].IN0
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[11].CLK
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter13a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_a[7] => ram_block14a2.PORTAADDR7
address_a[7] => ram_block14a3.PORTAADDR7
address_a[7] => ram_block14a4.PORTAADDR7
address_a[7] => ram_block14a5.PORTAADDR7
address_a[7] => ram_block14a6.PORTAADDR7
address_a[7] => ram_block14a7.PORTAADDR7
address_a[7] => ram_block14a8.PORTAADDR7
address_a[7] => ram_block14a9.PORTAADDR7
address_a[7] => ram_block14a10.PORTAADDR7
address_a[7] => ram_block14a11.PORTAADDR7
address_a[7] => ram_block14a12.PORTAADDR7
address_a[7] => ram_block14a13.PORTAADDR7
address_a[7] => ram_block14a14.PORTAADDR7
address_a[7] => ram_block14a15.PORTAADDR7
address_a[7] => ram_block14a16.PORTAADDR7
address_a[7] => ram_block14a17.PORTAADDR7
address_a[7] => ram_block14a18.PORTAADDR7
address_a[7] => ram_block14a19.PORTAADDR7
address_a[7] => ram_block14a20.PORTAADDR7
address_a[7] => ram_block14a21.PORTAADDR7
address_a[7] => ram_block14a22.PORTAADDR7
address_a[7] => ram_block14a23.PORTAADDR7
address_a[8] => ram_block14a0.PORTAADDR8
address_a[8] => ram_block14a1.PORTAADDR8
address_a[8] => ram_block14a2.PORTAADDR8
address_a[8] => ram_block14a3.PORTAADDR8
address_a[8] => ram_block14a4.PORTAADDR8
address_a[8] => ram_block14a5.PORTAADDR8
address_a[8] => ram_block14a6.PORTAADDR8
address_a[8] => ram_block14a7.PORTAADDR8
address_a[8] => ram_block14a8.PORTAADDR8
address_a[8] => ram_block14a9.PORTAADDR8
address_a[8] => ram_block14a10.PORTAADDR8
address_a[8] => ram_block14a11.PORTAADDR8
address_a[8] => ram_block14a12.PORTAADDR8
address_a[8] => ram_block14a13.PORTAADDR8
address_a[8] => ram_block14a14.PORTAADDR8
address_a[8] => ram_block14a15.PORTAADDR8
address_a[8] => ram_block14a16.PORTAADDR8
address_a[8] => ram_block14a17.PORTAADDR8
address_a[8] => ram_block14a18.PORTAADDR8
address_a[8] => ram_block14a19.PORTAADDR8
address_a[8] => ram_block14a20.PORTAADDR8
address_a[8] => ram_block14a21.PORTAADDR8
address_a[8] => ram_block14a22.PORTAADDR8
address_a[8] => ram_block14a23.PORTAADDR8
address_a[9] => ram_block14a0.PORTAADDR9
address_a[9] => ram_block14a1.PORTAADDR9
address_a[9] => ram_block14a2.PORTAADDR9
address_a[9] => ram_block14a3.PORTAADDR9
address_a[9] => ram_block14a4.PORTAADDR9
address_a[9] => ram_block14a5.PORTAADDR9
address_a[9] => ram_block14a6.PORTAADDR9
address_a[9] => ram_block14a7.PORTAADDR9
address_a[9] => ram_block14a8.PORTAADDR9
address_a[9] => ram_block14a9.PORTAADDR9
address_a[9] => ram_block14a10.PORTAADDR9
address_a[9] => ram_block14a11.PORTAADDR9
address_a[9] => ram_block14a12.PORTAADDR9
address_a[9] => ram_block14a13.PORTAADDR9
address_a[9] => ram_block14a14.PORTAADDR9
address_a[9] => ram_block14a15.PORTAADDR9
address_a[9] => ram_block14a16.PORTAADDR9
address_a[9] => ram_block14a17.PORTAADDR9
address_a[9] => ram_block14a18.PORTAADDR9
address_a[9] => ram_block14a19.PORTAADDR9
address_a[9] => ram_block14a20.PORTAADDR9
address_a[9] => ram_block14a21.PORTAADDR9
address_a[9] => ram_block14a22.PORTAADDR9
address_a[9] => ram_block14a23.PORTAADDR9
address_a[10] => ram_block14a0.PORTAADDR10
address_a[10] => ram_block14a1.PORTAADDR10
address_a[10] => ram_block14a2.PORTAADDR10
address_a[10] => ram_block14a3.PORTAADDR10
address_a[10] => ram_block14a4.PORTAADDR10
address_a[10] => ram_block14a5.PORTAADDR10
address_a[10] => ram_block14a6.PORTAADDR10
address_a[10] => ram_block14a7.PORTAADDR10
address_a[10] => ram_block14a8.PORTAADDR10
address_a[10] => ram_block14a9.PORTAADDR10
address_a[10] => ram_block14a10.PORTAADDR10
address_a[10] => ram_block14a11.PORTAADDR10
address_a[10] => ram_block14a12.PORTAADDR10
address_a[10] => ram_block14a13.PORTAADDR10
address_a[10] => ram_block14a14.PORTAADDR10
address_a[10] => ram_block14a15.PORTAADDR10
address_a[10] => ram_block14a16.PORTAADDR10
address_a[10] => ram_block14a17.PORTAADDR10
address_a[10] => ram_block14a18.PORTAADDR10
address_a[10] => ram_block14a19.PORTAADDR10
address_a[10] => ram_block14a20.PORTAADDR10
address_a[10] => ram_block14a21.PORTAADDR10
address_a[10] => ram_block14a22.PORTAADDR10
address_a[10] => ram_block14a23.PORTAADDR10
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
address_b[7] => ram_block14a2.PORTBADDR7
address_b[7] => ram_block14a3.PORTBADDR7
address_b[7] => ram_block14a4.PORTBADDR7
address_b[7] => ram_block14a5.PORTBADDR7
address_b[7] => ram_block14a6.PORTBADDR7
address_b[7] => ram_block14a7.PORTBADDR7
address_b[7] => ram_block14a8.PORTBADDR7
address_b[7] => ram_block14a9.PORTBADDR7
address_b[7] => ram_block14a10.PORTBADDR7
address_b[7] => ram_block14a11.PORTBADDR7
address_b[7] => ram_block14a12.PORTBADDR7
address_b[7] => ram_block14a13.PORTBADDR7
address_b[7] => ram_block14a14.PORTBADDR7
address_b[7] => ram_block14a15.PORTBADDR7
address_b[7] => ram_block14a16.PORTBADDR7
address_b[7] => ram_block14a17.PORTBADDR7
address_b[7] => ram_block14a18.PORTBADDR7
address_b[7] => ram_block14a19.PORTBADDR7
address_b[7] => ram_block14a20.PORTBADDR7
address_b[7] => ram_block14a21.PORTBADDR7
address_b[7] => ram_block14a22.PORTBADDR7
address_b[7] => ram_block14a23.PORTBADDR7
address_b[8] => ram_block14a0.PORTBADDR8
address_b[8] => ram_block14a1.PORTBADDR8
address_b[8] => ram_block14a2.PORTBADDR8
address_b[8] => ram_block14a3.PORTBADDR8
address_b[8] => ram_block14a4.PORTBADDR8
address_b[8] => ram_block14a5.PORTBADDR8
address_b[8] => ram_block14a6.PORTBADDR8
address_b[8] => ram_block14a7.PORTBADDR8
address_b[8] => ram_block14a8.PORTBADDR8
address_b[8] => ram_block14a9.PORTBADDR8
address_b[8] => ram_block14a10.PORTBADDR8
address_b[8] => ram_block14a11.PORTBADDR8
address_b[8] => ram_block14a12.PORTBADDR8
address_b[8] => ram_block14a13.PORTBADDR8
address_b[8] => ram_block14a14.PORTBADDR8
address_b[8] => ram_block14a15.PORTBADDR8
address_b[8] => ram_block14a16.PORTBADDR8
address_b[8] => ram_block14a17.PORTBADDR8
address_b[8] => ram_block14a18.PORTBADDR8
address_b[8] => ram_block14a19.PORTBADDR8
address_b[8] => ram_block14a20.PORTBADDR8
address_b[8] => ram_block14a21.PORTBADDR8
address_b[8] => ram_block14a22.PORTBADDR8
address_b[8] => ram_block14a23.PORTBADDR8
address_b[9] => ram_block14a0.PORTBADDR9
address_b[9] => ram_block14a1.PORTBADDR9
address_b[9] => ram_block14a2.PORTBADDR9
address_b[9] => ram_block14a3.PORTBADDR9
address_b[9] => ram_block14a4.PORTBADDR9
address_b[9] => ram_block14a5.PORTBADDR9
address_b[9] => ram_block14a6.PORTBADDR9
address_b[9] => ram_block14a7.PORTBADDR9
address_b[9] => ram_block14a8.PORTBADDR9
address_b[9] => ram_block14a9.PORTBADDR9
address_b[9] => ram_block14a10.PORTBADDR9
address_b[9] => ram_block14a11.PORTBADDR9
address_b[9] => ram_block14a12.PORTBADDR9
address_b[9] => ram_block14a13.PORTBADDR9
address_b[9] => ram_block14a14.PORTBADDR9
address_b[9] => ram_block14a15.PORTBADDR9
address_b[9] => ram_block14a16.PORTBADDR9
address_b[9] => ram_block14a17.PORTBADDR9
address_b[9] => ram_block14a18.PORTBADDR9
address_b[9] => ram_block14a19.PORTBADDR9
address_b[9] => ram_block14a20.PORTBADDR9
address_b[9] => ram_block14a21.PORTBADDR9
address_b[9] => ram_block14a22.PORTBADDR9
address_b[9] => ram_block14a23.PORTBADDR9
address_b[10] => ram_block14a0.PORTBADDR10
address_b[10] => ram_block14a1.PORTBADDR10
address_b[10] => ram_block14a2.PORTBADDR10
address_b[10] => ram_block14a3.PORTBADDR10
address_b[10] => ram_block14a4.PORTBADDR10
address_b[10] => ram_block14a5.PORTBADDR10
address_b[10] => ram_block14a6.PORTBADDR10
address_b[10] => ram_block14a7.PORTBADDR10
address_b[10] => ram_block14a8.PORTBADDR10
address_b[10] => ram_block14a9.PORTBADDR10
address_b[10] => ram_block14a10.PORTBADDR10
address_b[10] => ram_block14a11.PORTBADDR10
address_b[10] => ram_block14a12.PORTBADDR10
address_b[10] => ram_block14a13.PORTBADDR10
address_b[10] => ram_block14a14.PORTBADDR10
address_b[10] => ram_block14a15.PORTBADDR10
address_b[10] => ram_block14a16.PORTBADDR10
address_b[10] => ram_block14a17.PORTBADDR10
address_b[10] => ram_block14a18.PORTBADDR10
address_b[10] => ram_block14a19.PORTBADDR10
address_b[10] => ram_block14a20.PORTBADDR10
address_b[10] => ram_block14a21.PORTBADDR10
address_b[10] => ram_block14a22.PORTBADDR10
address_b[10] => ram_block14a23.PORTBADDR10
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp
clock => dffpipe_te9:dffpipe5.clock
clrn => dffpipe_te9:dffpipe5.clrn
d[0] => dffpipe_te9:dffpipe5.d[0]
d[1] => dffpipe_te9:dffpipe5.d[1]
d[2] => dffpipe_te9:dffpipe5.d[2]
d[3] => dffpipe_te9:dffpipe5.d[3]
d[4] => dffpipe_te9:dffpipe5.d[4]
d[5] => dffpipe_te9:dffpipe5.d[5]
d[6] => dffpipe_te9:dffpipe5.d[6]
d[7] => dffpipe_te9:dffpipe5.d[7]
d[8] => dffpipe_te9:dffpipe5.d[8]
d[9] => dffpipe_te9:dffpipe5.d[9]
d[10] => dffpipe_te9:dffpipe5.d[10]
d[11] => dffpipe_te9:dffpipe5.d[11]
q[0] <= dffpipe_te9:dffpipe5.q[0]
q[1] <= dffpipe_te9:dffpipe5.q[1]
q[2] <= dffpipe_te9:dffpipe5.q[2]
q[3] <= dffpipe_te9:dffpipe5.q[3]
q[4] <= dffpipe_te9:dffpipe5.q[4]
q[5] <= dffpipe_te9:dffpipe5.q[5]
q[6] <= dffpipe_te9:dffpipe5.q[6]
q[7] <= dffpipe_te9:dffpipe5.q[7]
q[8] <= dffpipe_te9:dffpipe5.q[8]
q[9] <= dffpipe_te9:dffpipe5.q[9]
q[10] <= dffpipe_te9:dffpipe5.q[10]
q[11] <= dffpipe_te9:dffpipe5.q[11]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[11].ACLR
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[11].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
d[11] => dffe6a[11].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp
clock => dffpipe_ue9:dffpipe8.clock
clrn => dffpipe_ue9:dffpipe8.clrn
d[0] => dffpipe_ue9:dffpipe8.d[0]
d[1] => dffpipe_ue9:dffpipe8.d[1]
d[2] => dffpipe_ue9:dffpipe8.d[2]
d[3] => dffpipe_ue9:dffpipe8.d[3]
d[4] => dffpipe_ue9:dffpipe8.d[4]
d[5] => dffpipe_ue9:dffpipe8.d[5]
d[6] => dffpipe_ue9:dffpipe8.d[6]
d[7] => dffpipe_ue9:dffpipe8.d[7]
d[8] => dffpipe_ue9:dffpipe8.d[8]
d[9] => dffpipe_ue9:dffpipe8.d[9]
d[10] => dffpipe_ue9:dffpipe8.d[10]
d[11] => dffpipe_ue9:dffpipe8.d[11]
q[0] <= dffpipe_ue9:dffpipe8.q[0]
q[1] <= dffpipe_ue9:dffpipe8.q[1]
q[2] <= dffpipe_ue9:dffpipe8.q[2]
q[3] <= dffpipe_ue9:dffpipe8.q[3]
q[4] <= dffpipe_ue9:dffpipe8.q[4]
q[5] <= dffpipe_ue9:dffpipe8.q[5]
q[6] <= dffpipe_ue9:dffpipe8.q[6]
q[7] <= dffpipe_ue9:dffpipe8.q[7]
q[8] <= dffpipe_ue9:dffpipe8.q[8]
q[9] <= dffpipe_ue9:dffpipe8.q[9]
q[10] <= dffpipe_ue9:dffpipe8.q[10]
q[11] <= dffpipe_ue9:dffpipe8.q[11]


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[11].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|mma_top|vga_controler:vga_controler_inst
clkc0_24m => vga_clk.DATAIN
clkc0_24m => vga_l[0]~reg0.CLK
clkc0_24m => vga_l[1]~reg0.CLK
clkc0_24m => vga_l[2]~reg0.CLK
clkc0_24m => vga_l[3]~reg0.CLK
clkc0_24m => vga_l[4]~reg0.CLK
clkc0_24m => vga_l[5]~reg0.CLK
clkc0_24m => vga_l[6]~reg0.CLK
clkc0_24m => vga_l[7]~reg0.CLK
clkc0_24m => vga_l[8]~reg0.CLK
clkc0_24m => vga_l[9]~reg0.CLK
clkc0_24m => vga_l[10]~reg0.CLK
clkc0_24m => vga_l[11]~reg0.CLK
clkc0_24m => vga_l[12]~reg0.CLK
clkc0_24m => vga_l[13]~reg0.CLK
clkc0_24m => vga_l[14]~reg0.CLK
clkc0_24m => vga_l[15]~reg0.CLK
clkc0_24m => vga_l[16]~reg0.CLK
clkc0_24m => vga_l[17]~reg0.CLK
clkc0_24m => vga_l[18]~reg0.CLK
clkc0_24m => vga_l[19]~reg0.CLK
clkc0_24m => vga_l[20]~reg0.CLK
clkc0_24m => vga_l[21]~reg0.CLK
clkc0_24m => vga_l[22]~reg0.CLK
clkc0_24m => vga_l[23]~reg0.CLK
clkc0_24m => hsync_l~reg0.CLK
clkc0_24m => vsync_l~reg0.CLK
clkc0_24m => blank_n_l~reg0.CLK
clkc0_24m => vga_r[0]~reg0.CLK
clkc0_24m => vga_r[1]~reg0.CLK
clkc0_24m => vga_r[2]~reg0.CLK
clkc0_24m => vga_r[3]~reg0.CLK
clkc0_24m => vga_r[4]~reg0.CLK
clkc0_24m => vga_r[5]~reg0.CLK
clkc0_24m => vga_r[6]~reg0.CLK
clkc0_24m => vga_r[7]~reg0.CLK
clkc0_24m => vga_r[8]~reg0.CLK
clkc0_24m => vga_r[9]~reg0.CLK
clkc0_24m => vga_r[10]~reg0.CLK
clkc0_24m => vga_r[11]~reg0.CLK
clkc0_24m => vga_r[12]~reg0.CLK
clkc0_24m => vga_r[13]~reg0.CLK
clkc0_24m => vga_r[14]~reg0.CLK
clkc0_24m => vga_r[15]~reg0.CLK
clkc0_24m => vga_r[16]~reg0.CLK
clkc0_24m => vga_r[17]~reg0.CLK
clkc0_24m => vga_r[18]~reg0.CLK
clkc0_24m => vga_r[19]~reg0.CLK
clkc0_24m => vga_r[20]~reg0.CLK
clkc0_24m => vga_r[21]~reg0.CLK
clkc0_24m => vga_r[22]~reg0.CLK
clkc0_24m => vga_r[23]~reg0.CLK
clkc0_24m => hsync_in_ff2.CLK
clkc0_24m => hsync_in_ff1.CLK
clkc0_24m => hsync_flag1.CLK
clkc0_24m => hsync_flag2.CLK
clkc0_24m => x_cnt[0].CLK
clkc0_24m => x_cnt[1].CLK
clkc0_24m => x_cnt[2].CLK
clkc0_24m => x_cnt[3].CLK
clkc0_24m => x_cnt[4].CLK
clkc0_24m => x_cnt[5].CLK
clkc0_24m => x_cnt[6].CLK
clkc0_24m => x_cnt[7].CLK
clkc0_24m => x_cnt[8].CLK
clkc0_24m => x_cnt[9].CLK
clkc0_24m => x_cnt[10].CLK
clkc0_24m => y_cnt[0].CLK
clkc0_24m => y_cnt[1].CLK
clkc0_24m => y_cnt[2].CLK
clkc0_24m => y_cnt[3].CLK
clkc0_24m => y_cnt[4].CLK
clkc0_24m => y_cnt[5].CLK
clkc0_24m => y_cnt[6].CLK
clkc0_24m => y_cnt[7].CLK
clkc0_24m => y_cnt[8].CLK
clkc0_24m => y_cnt[9].CLK
clkc0_24m => cstate~1.DATAIN
sysrst_n => vga_l[0]~reg0.ACLR
sysrst_n => vga_l[1]~reg0.ACLR
sysrst_n => vga_l[2]~reg0.ACLR
sysrst_n => vga_l[3]~reg0.ACLR
sysrst_n => vga_l[4]~reg0.ACLR
sysrst_n => vga_l[5]~reg0.ACLR
sysrst_n => vga_l[6]~reg0.ACLR
sysrst_n => vga_l[7]~reg0.ACLR
sysrst_n => vga_l[8]~reg0.ACLR
sysrst_n => vga_l[9]~reg0.ACLR
sysrst_n => vga_l[10]~reg0.ACLR
sysrst_n => vga_l[11]~reg0.ACLR
sysrst_n => vga_l[12]~reg0.ACLR
sysrst_n => vga_l[13]~reg0.ACLR
sysrst_n => vga_l[14]~reg0.ACLR
sysrst_n => vga_l[15]~reg0.ACLR
sysrst_n => vga_l[16]~reg0.ACLR
sysrst_n => vga_l[17]~reg0.ACLR
sysrst_n => vga_l[18]~reg0.ACLR
sysrst_n => vga_l[19]~reg0.ACLR
sysrst_n => vga_l[20]~reg0.ACLR
sysrst_n => vga_l[21]~reg0.ACLR
sysrst_n => vga_l[22]~reg0.ACLR
sysrst_n => vga_l[23]~reg0.ACLR
sysrst_n => rdreq1.OUTPUTSELECT
sysrst_n => rdreq2.OUTPUTSELECT
sysrst_n => hsync_l~reg0.PRESET
sysrst_n => vsync_l~reg0.ACLR
sysrst_n => blank_n_l~reg0.ACLR
sysrst_n => vga_r[0]~reg0.ACLR
sysrst_n => vga_r[1]~reg0.ACLR
sysrst_n => vga_r[2]~reg0.ACLR
sysrst_n => vga_r[3]~reg0.ACLR
sysrst_n => vga_r[4]~reg0.ACLR
sysrst_n => vga_r[5]~reg0.ACLR
sysrst_n => vga_r[6]~reg0.ACLR
sysrst_n => vga_r[7]~reg0.ACLR
sysrst_n => vga_r[8]~reg0.ACLR
sysrst_n => vga_r[9]~reg0.ACLR
sysrst_n => vga_r[10]~reg0.ACLR
sysrst_n => vga_r[11]~reg0.ACLR
sysrst_n => vga_r[12]~reg0.ACLR
sysrst_n => vga_r[13]~reg0.ACLR
sysrst_n => vga_r[14]~reg0.ACLR
sysrst_n => vga_r[15]~reg0.ACLR
sysrst_n => vga_r[16]~reg0.ACLR
sysrst_n => vga_r[17]~reg0.ACLR
sysrst_n => vga_r[18]~reg0.ACLR
sysrst_n => vga_r[19]~reg0.ACLR
sysrst_n => vga_r[20]~reg0.ACLR
sysrst_n => vga_r[21]~reg0.ACLR
sysrst_n => vga_r[22]~reg0.ACLR
sysrst_n => vga_r[23]~reg0.ACLR
sysrst_n => hsync_in_ff2.PRESET
sysrst_n => hsync_in_ff1.PRESET
sysrst_n => hsync_flag1.ACLR
sysrst_n => hsync_flag2.ACLR
sysrst_n => x_cnt[0].ACLR
sysrst_n => x_cnt[1].ACLR
sysrst_n => x_cnt[2].ACLR
sysrst_n => x_cnt[3].ACLR
sysrst_n => x_cnt[4].ACLR
sysrst_n => x_cnt[5].ACLR
sysrst_n => x_cnt[6].ACLR
sysrst_n => x_cnt[7].ACLR
sysrst_n => x_cnt[8].ACLR
sysrst_n => x_cnt[9].ACLR
sysrst_n => x_cnt[10].ACLR
sysrst_n => y_cnt[0].ACLR
sysrst_n => y_cnt[1].ACLR
sysrst_n => y_cnt[2].ACLR
sysrst_n => y_cnt[3].ACLR
sysrst_n => y_cnt[4].ACLR
sysrst_n => y_cnt[5].ACLR
sysrst_n => y_cnt[6].ACLR
sysrst_n => y_cnt[7].ACLR
sysrst_n => y_cnt[8].ACLR
sysrst_n => y_cnt[9].ACLR
sysrst_n => cstate~3.DATAIN
hsync_in => hsync_in_ff1.DATAIN
vsync_in => always1.IN1
q1_1[0] => vga_l.DATAB
q1_1[1] => vga_l.DATAB
q1_1[2] => vga_l.DATAB
q1_1[3] => vga_l.DATAB
q1_1[4] => vga_l.DATAB
q1_1[5] => vga_l.DATAB
q1_1[6] => vga_l.DATAB
q1_1[7] => vga_l.DATAB
q1_1[8] => vga_l.DATAB
q1_1[9] => vga_l.DATAB
q1_1[10] => vga_l.DATAB
q1_1[11] => vga_l.DATAB
q1_1[12] => vga_l.DATAB
q1_1[13] => vga_l.DATAB
q1_1[14] => vga_l.DATAB
q1_1[15] => vga_l.DATAB
q1_1[16] => vga_l.DATAB
q1_1[17] => vga_l.DATAB
q1_1[18] => vga_l.DATAB
q1_1[19] => vga_l.DATAB
q1_1[20] => vga_l.DATAB
q1_1[21] => vga_l.DATAB
q1_1[22] => vga_l.DATAB
q1_1[23] => vga_l.DATAB
q1_2[0] => vga_r.DATAB
q1_2[1] => vga_r.DATAB
q1_2[2] => vga_r.DATAB
q1_2[3] => vga_r.DATAB
q1_2[4] => vga_r.DATAB
q1_2[5] => vga_r.DATAB
q1_2[6] => vga_r.DATAB
q1_2[7] => vga_r.DATAB
q1_2[8] => vga_r.DATAB
q1_2[9] => vga_r.DATAB
q1_2[10] => vga_r.DATAB
q1_2[11] => vga_r.DATAB
q1_2[12] => vga_r.DATAB
q1_2[13] => vga_r.DATAB
q1_2[14] => vga_r.DATAB
q1_2[15] => vga_r.DATAB
q1_2[16] => vga_r.DATAB
q1_2[17] => vga_r.DATAB
q1_2[18] => vga_r.DATAB
q1_2[19] => vga_r.DATAB
q1_2[20] => vga_r.DATAB
q1_2[21] => vga_r.DATAB
q1_2[22] => vga_r.DATAB
q1_2[23] => vga_r.DATAB
q2_1[0] => vga_l.DATAB
q2_1[1] => vga_l.DATAB
q2_1[2] => vga_l.DATAB
q2_1[3] => vga_l.DATAB
q2_1[4] => vga_l.DATAB
q2_1[5] => vga_l.DATAB
q2_1[6] => vga_l.DATAB
q2_1[7] => vga_l.DATAB
q2_1[8] => vga_l.DATAB
q2_1[9] => vga_l.DATAB
q2_1[10] => vga_l.DATAB
q2_1[11] => vga_l.DATAB
q2_1[12] => vga_l.DATAB
q2_1[13] => vga_l.DATAB
q2_1[14] => vga_l.DATAB
q2_1[15] => vga_l.DATAB
q2_1[16] => vga_l.DATAB
q2_1[17] => vga_l.DATAB
q2_1[18] => vga_l.DATAB
q2_1[19] => vga_l.DATAB
q2_1[20] => vga_l.DATAB
q2_1[21] => vga_l.DATAB
q2_1[22] => vga_l.DATAB
q2_1[23] => vga_l.DATAB
q2_2[0] => vga_r.DATAB
q2_2[1] => vga_r.DATAB
q2_2[2] => vga_r.DATAB
q2_2[3] => vga_r.DATAB
q2_2[4] => vga_r.DATAB
q2_2[5] => vga_r.DATAB
q2_2[6] => vga_r.DATAB
q2_2[7] => vga_r.DATAB
q2_2[8] => vga_r.DATAB
q2_2[9] => vga_r.DATAB
q2_2[10] => vga_r.DATAB
q2_2[11] => vga_r.DATAB
q2_2[12] => vga_r.DATAB
q2_2[13] => vga_r.DATAB
q2_2[14] => vga_r.DATAB
q2_2[15] => vga_r.DATAB
q2_2[16] => vga_r.DATAB
q2_2[17] => vga_r.DATAB
q2_2[18] => vga_r.DATAB
q2_2[19] => vga_r.DATAB
q2_2[20] => vga_r.DATAB
q2_2[21] => vga_r.DATAB
q2_2[22] => vga_r.DATAB
q2_2[23] => vga_r.DATAB
fifo1_full => cstate.OUTPUTSELECT
fifo1_full => cstate.OUTPUTSELECT
fifo1_full => Selector1.IN2
fifo1_empty => Selector0.IN1
fifo1_empty => Selector1.IN1
fifo2_full => cstate.DATAA
fifo2_full => cstate.DATAA
fifo2_empty => Selector0.IN2
fifo2_empty => Selector2.IN2
rdreq1 <= rdreq1.DB_MAX_OUTPUT_PORT_TYPE
rdreq2 <= rdreq2.DB_MAX_OUTPUT_PORT_TYPE
vga_clk <= clkc0_24m.DB_MAX_OUTPUT_PORT_TYPE
hsync_l <= hsync_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_l <= vsync_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_n_l <= blank_n_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_n_l <= <GND>
vga_l[0] <= vga_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[1] <= vga_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[2] <= vga_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[3] <= vga_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[4] <= vga_l[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[5] <= vga_l[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[6] <= vga_l[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[7] <= vga_l[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[8] <= vga_l[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[9] <= vga_l[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[10] <= vga_l[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[11] <= vga_l[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[12] <= vga_l[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[13] <= vga_l[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[14] <= vga_l[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[15] <= vga_l[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[16] <= vga_l[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[17] <= vga_l[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[18] <= vga_l[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[19] <= vga_l[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[20] <= vga_l[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[21] <= vga_l[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[22] <= vga_l[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_l[23] <= vga_l[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_r <= hsync_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_r <= vsync_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_n_r <= blank_n_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_n_r <= <GND>
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[8] <= vga_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[9] <= vga_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[10] <= vga_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[11] <= vga_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[12] <= vga_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[13] <= vga_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[14] <= vga_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[15] <= vga_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[16] <= vga_r[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[17] <= vga_r[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[18] <= vga_r[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[19] <= vga_r[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[20] <= vga_r[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[21] <= vga_r[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[22] <= vga_r[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[23] <= vga_r[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


