--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml tesla_osc.twx tesla_osc.ncd -o tesla_osc.twr tesla_osc.pcf
-ucf tesla_osc.ucf

Design file:              tesla_osc.ncd
Physical constraint file: tesla_osc.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
midi_rxd    |    3.999(R)|      SLOW  |   -2.183(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
leds<0>     |         7.805(R)|      SLOW  |         4.138(R)|      FAST  |clock_BUFGP       |   0.000|
leds<1>     |         8.103(R)|      SLOW  |         4.316(R)|      FAST  |clock_BUFGP       |   0.000|
leds<2>     |         8.114(R)|      SLOW  |         4.309(R)|      FAST  |clock_BUFGP       |   0.000|
leds<3>     |         8.245(R)|      SLOW  |         4.400(R)|      FAST  |clock_BUFGP       |   0.000|
leds<4>     |         9.142(R)|      SLOW  |         4.912(R)|      FAST  |clock_BUFGP       |   0.000|
leds<5>     |        12.933(R)|      SLOW  |         7.384(R)|      FAST  |clock_BUFGP       |   0.000|
leds<6>     |        10.858(R)|      SLOW  |         6.029(R)|      FAST  |clock_BUFGP       |   0.000|
leds<7>     |        10.145(R)|      SLOW  |         5.507(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.166|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 22 23:25:47 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



