// Seed: 4259387376
module module_0;
  always @(id_1 or posedge id_1);
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7
);
  wire id_9;
  wor  id_10;
  assign id_1 = id_10;
  module_0 modCall_1 ();
  assign id_1 = id_7;
endmodule
module module_2 (
    input supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    output tri id_3,
    output wand id_4,
    input supply1 id_5,
    input tri id_6,
    output tri id_7,
    output tri0 id_8,
    input wor id_9,
    output tri id_10,
    input wand id_11,
    output wor id_12
);
  assign id_4 = 1;
  xnor primCall (id_1, id_11, id_2, id_5, id_6, id_9);
  assign id_7 = !id_2;
  module_0 modCall_1 ();
endmodule
