#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Jun  7 15:38:35 2018
# Process ID: 32206
# Current directory: /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary/vivado-outputs'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary/vivado-outputs' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0' generated file not found '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_clk_wiz_100M_0' generated file not found '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/stats.txt'. Please regenerate to continue.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1199.637 ; gain = 70.000 ; free physical = 713 ; free virtual = 10188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_HLS_SPFA_0_0' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_HLS_SPFA_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_HLS_SPFA_0_0' (1#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_HLS_SPFA_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_HTA_theta_0_0' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_HTA_theta_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_HTA_theta_0_0' (2#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_HTA_theta_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (3#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_1_0' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_1_0' (4#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0' (5#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_100M_0' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_100M_0' (6#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_100M' of module 'design_1_rst_clk_wiz_100M_0' requires 10 connections, but only 6 given [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/hdl/design_1.v:167]
INFO: [Synth 8-256] done synthesizing module 'design_1' (7#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (8#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1240.137 ; gain = 110.500 ; free physical = 725 ; free virtual = 10200
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1240.137 ; gain = 110.500 ; free physical = 725 ; free virtual = 10200
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp13/design_1_HLS_SPFA_0_0_in_context.xdc] for cell 'design_1_i/HLS_SPFA_0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp13/design_1_HLS_SPFA_0_0_in_context.xdc] for cell 'design_1_i/HLS_SPFA_0'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp15/design_1_HTA_theta_0_0_in_context.xdc] for cell 'design_1_i/HTA_theta_0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp15/design_1_HTA_theta_0_0_in_context.xdc] for cell 'design_1_i/HTA_theta_0'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp17/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp17/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp19/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp19/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp21/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp21/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp23/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp23/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1556.004 ; gain = 0.000 ; free physical = 466 ; free virtual = 9941
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1556.004 ; gain = 426.367 ; free physical = 544 ; free virtual = 10020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1556.004 ; gain = 426.367 ; free physical = 544 ; free virtual = 10020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1. (constraint file  /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp17/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1. (constraint file  /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/.Xil/Vivado-32206-eelty/dcp17/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/HLS_SPFA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/HTA_theta_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1556.004 ; gain = 426.367 ; free physical = 545 ; free virtual = 10021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1556.004 ; gain = 426.367 ; free physical = 545 ; free virtual = 10021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1556.004 ; gain = 426.367 ; free physical = 536 ; free virtual = 10011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz/clk_out1' to pin 'design_1_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1576.004 ; gain = 446.367 ; free physical = 405 ; free virtual = 9880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1576.004 ; gain = 446.367 ; free physical = 405 ; free virtual = 9880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.020 ; gain = 456.383 ; free physical = 404 ; free virtual = 9879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.020 ; gain = 456.383 ; free physical = 404 ; free virtual = 9879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.020 ; gain = 456.383 ; free physical = 404 ; free virtual = 9879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.020 ; gain = 456.383 ; free physical = 404 ; free virtual = 9879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.020 ; gain = 456.383 ; free physical = 404 ; free virtual = 9879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.020 ; gain = 456.383 ; free physical = 404 ; free virtual = 9879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.020 ; gain = 456.383 ; free physical = 404 ; free virtual = 9879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_HLS_SPFA_0_0       |         1|
|2     |design_1_HTA_theta_0_0      |         1|
|3     |design_1_blk_mem_gen_0_0    |         1|
|4     |design_1_blk_mem_gen_1_0    |         1|
|5     |design_1_clk_wiz_0          |         1|
|6     |design_1_rst_clk_wiz_100M_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_HLS_SPFA_0_0       |     1|
|2     |design_1_HTA_theta_0_0      |     1|
|3     |design_1_blk_mem_gen_0_0    |     1|
|4     |design_1_blk_mem_gen_1_0    |     1|
|5     |design_1_clk_wiz_0          |     1|
|6     |design_1_rst_clk_wiz_100M_0 |     1|
|7     |IBUF                        |    37|
|8     |OBUF                        |    38|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   339|
|2     |  design_1_i |design_1 |   264|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.020 ; gain = 456.383 ; free physical = 404 ; free virtual = 9879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1586.020 ; gain = 140.516 ; free physical = 462 ; free virtual = 9938
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.027 ; gain = 456.383 ; free physical = 462 ; free virtual = 9938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1590.020 ; gain = 476.965 ; free physical = 416 ; free virtual = 9898
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1590.020 ; gain = 0.000 ; free physical = 416 ; free virtual = 9898
INFO: [Common 17-206] Exiting Vivado at Thu Jun  7 15:39:06 2018...
