// Seed: 2127569048
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri0 id_2,
    output wand id_3,
    input wand id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri0 id_10
);
  wire id_12;
  assign id_12 = 1;
  tri id_13;
  supply0 id_14 = id_2, id_15;
  wire id_16 = module_0;
  assign id_12 = 1;
  assign id_13 = 1;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output wor id_5
);
  wire id_7;
  wire id_8;
  `define pp_9 0
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_2,
      id_5,
      id_2,
      id_2,
      id_3,
      id_1
  );
  wire id_11;
endmodule
