Partition Merge report for experiments
Tue Dec 19 19:13:12 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Partition Merge Summary                                                             ;
+------------------------------------+------------------------------------------------+
; Partition Merge Status             ; Successful - Tue Dec 19 19:13:12 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; experiments                                    ;
; Top-level Entity Name              ; experiments                                    ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 532                                            ;
;     Total combinational functions  ; 406                                            ;
;     Dedicated logic registers      ; 369                                            ;
; Total registers                    ; 369                                            ;
; Total pins                         ; 15                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 128                                            ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                       ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; i_switch_1           ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_switch_1                          ; N/A     ;
; i_switch_2           ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_switch_2                          ; N/A     ;
; i_switch_2           ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_switch_2                          ; N/A     ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                   ;
+---------------------------------------------+-----+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 0   ; 150              ; 382                            ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Total combinational functions               ; 0   ; 124              ; 282                            ; 0                              ;
; Logic element usage by number of LUT inputs ;     ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 0   ; 54               ; 111                            ; 0                              ;
;     -- 3 input functions                    ; 0   ; 34               ; 83                             ; 0                              ;
;     -- <=2 input functions                  ; 0   ; 36               ; 88                             ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Logic elements by mode                      ;     ;                  ;                                ;                                ;
;     -- normal mode                          ; 0   ; 116              ; 221                            ; 0                              ;
;     -- arithmetic mode                      ; 0   ; 8                ; 61                             ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Total registers                             ; 0   ; 90               ; 279                            ; 0                              ;
;     -- Dedicated logic registers            ; 0   ; 90               ; 279                            ; 0                              ;
;     -- I/O registers                        ; 0   ; 0                ; 0                              ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Virtual pins                                ; 0   ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 15  ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0   ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 0   ; 0                ; 128                            ; 0                              ;
; Total RAM block bits                        ; 0   ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1   ; 0                ; 0                              ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Connections                                 ;     ;                  ;                                ;                                ;
;     -- Input Connections                    ; 1   ; 133              ; 452                            ; 0                              ;
;     -- Registered Input Connections         ; 0   ; 101              ; 305                            ; 0                              ;
;     -- Output Connections                   ; 410 ; 142              ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 0   ; 142              ; 0                              ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Internal Connections                        ;     ;                  ;                                ;                                ;
;     -- Total Connections                    ; 438 ; 820              ; 1859                           ; 0                              ;
;     -- Registered Connections               ; 0   ; 595              ; 943                            ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; External Connections                        ;     ;                  ;                                ;                                ;
;     -- Top                                  ; 0   ; 122              ; 289                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 122 ; 20               ; 133                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 289 ; 133              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0   ; 0                ; 0                              ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Partition Interface                         ;     ;                  ;                                ;                                ;
;     -- Input Ports                          ; 6   ; 45               ; 72                             ; 0                              ;
;     -- Output Ports                         ; 13  ; 62               ; 17                             ; 0                              ;
;     -- Bidir Ports                          ; 0   ; 0                ; 0                              ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Registered Ports                            ;     ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0   ; 4                ; 8                              ; 0                              ;
;     -- Registered Output Ports              ; 0   ; 29               ; 3                              ; 0                              ;
;                                             ;     ;                  ;                                ;                                ;
; Port Connectivity                           ;     ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0   ; 0                ; 15                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0   ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0   ; 0                ; 17                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0   ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0   ; 25               ; 5                              ; 0                              ;
;     -- Output Ports with no Source          ; 0   ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0   ; 30               ; 19                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0   ; 29               ; 5                              ; 0                              ;
+---------------------------------------------+-----+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                               ;
+-----------------------------------+-----------+---------------+----------+-------------+
; Name                              ; Partition ; Type          ; Location ; Status      ;
+-----------------------------------+-----------+---------------+----------+-------------+
; altera_reserved_tck               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tdi               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tdo               ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tms               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; i_clock                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_clock                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_clock~input              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; i_switch_1                        ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_switch_1                 ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_switch_1~input           ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; i_switch_2                        ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_switch_2                 ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_switch_2~input           ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_digit1_en                       ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_digit1_en                ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_digit1_en~output         ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_digit2_en                       ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_digit2_en                ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_digit2_en~output         ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_digit3_en                       ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_digit3_en                ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_digit3_en~output         ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_digit4_en                       ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_digit4_en                ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_digit4_en~output         ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_segments[0]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_segments[0]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_segments[0]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_segments[1]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_segments[1]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_segments[1]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_segments[2]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_segments[2]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_segments[2]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_segments[3]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_segments[3]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_segments[3]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_segments[4]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_segments[4]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_segments[4]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_segments[5]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_segments[5]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_segments[5]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_segments[6]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_segments[6]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_segments[6]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; o_segments[7]                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_segments[7]              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_segments[7]~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
+-----------------------------------+-----------+---------------+----------+-------------+


+------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                 ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 532                      ;
;                                             ;                          ;
; Total combinational functions               ; 406                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 165                      ;
;     -- 3 input functions                    ; 117                      ;
;     -- <=2 input functions                  ; 124                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 337                      ;
;     -- arithmetic mode                      ; 69                       ;
;                                             ;                          ;
; Total registers                             ; 369                      ;
;     -- Dedicated logic registers            ; 369                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 15                       ;
; Total memory bits                           ; 128                      ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 286                      ;
; Total fan-out                               ; 2549                     ;
; Average fan-out                             ; 3.13                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Dec 19 19:13:12 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off experiments -c experiments --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_clock" File: /home/atom/Projects/FPGA/dev_board/experiments.vhd Line: 7
Info (21057): Implemented 566 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 545 logic cells
    Info (21064): Implemented 1 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 612 megabytes
    Info: Processing ended: Tue Dec 19 19:13:12 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


