Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sun Feb 23 15:02:48 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -file ./report/top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  792         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (314)
6. checking no_output_delay (458)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (314)
--------------------------------
 There are 314 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (458)
---------------------------------
 There are 458 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.510        0.000                      0                14424        0.024        0.000                      0                14424        1.958        0.000                       0                  5809  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.510        0.000                      0                14424        0.024        0.000                      0                14424        1.958        0.000                       0                  5809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.702ns (49.013%)  route 1.771ns (50.987%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.028     0.028    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X51Y122        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/Q
                         net (fo=15, routed)          0.515     0.624    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/Q[0]
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.814 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47/CO[7]
                         net (fo=1, routed)           0.026     0.840    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47_n_3
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     0.956 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78/O[7]
                         net (fo=2, routed)           0.236     1.192    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78_n_11
    SLICE_X49Y113        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     1.339 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82/O
                         net (fo=1, routed)           0.007     1.346    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82_n_3
    SLICE_X49Y113        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.499 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45/CO[7]
                         net (fo=1, routed)           0.026     1.525    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45_n_3
    SLICE_X49Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.581 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49/O[0]
                         net (fo=3, routed)           0.196     1.777    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49_n_18
    SLICE_X51Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.901 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59/O
                         net (fo=2, routed)           0.189     2.090    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59_n_3
    SLICE_X51Y112        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     2.226 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31/O
                         net (fo=2, routed)           0.128     2.354    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31_n_3
    SLICE_X51Y114        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.444 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39/O
                         net (fo=1, routed)           0.007     2.451    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39_n_3
    SLICE_X51Y114        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.604 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9/CO[7]
                         net (fo=1, routed)           0.026     2.630    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9_n_3
    SLICE_X51Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.697 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3/O[2]
                         net (fo=1, routed)           0.341     3.038    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/mul_ln29_6_fu_544_p2[26]
    SLICE_X54Y115        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.186 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5/O
                         net (fo=1, routed)           0.022     3.208    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5_n_3
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.367 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.393    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1_n_3
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.475 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.501    bd_0_i/hls_inst/inst/fir_U0/add_ln29_6_fu_554_p2[32]
    SLICE_X54Y116        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.021     5.021    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X54Y116        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X54Y116        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  1.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/ap_clk
    SLICE_X52Y86         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[100]/Q
                         net (fo=2, routed)           0.038     0.090    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/din[97]
    SLICE_X52Y86         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/ap_clk
    SLICE_X52Y86         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[68]/C
                         clock pessimism              0.000     0.019    
    SLICE_X52Y86         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK



