{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "A python script to generate CHIP.v for IN/OUT physical cells for U18 </br>\n",
    "Verilog port must follow the rules below:</br>\n",
    "bit number of port can only be parameter    ex: [BIT-1:0] port_A;  \n",
    "parameter name must be capital              ex:  parameter DATA_WIDTH  \n",
    "last line in port list must be \");\"  \n",
    "ex:  \n",
    "``` verilog\n",
    "\n",
    "    module axis_top_ver1126  (  \n",
    "        parameter DATA_WIDTH = 32,  \n",
    "        parameter NUMBER_OF_INPUT_WORDS = 32  \n",
    "        )  \n",
    "    (  \n",
    "        input    axi_clk,  \n",
    "        input    axi_reset_n,    \n",
    "        input    s_axis_valid,                    //AXI4-S slave i/f  \n",
    "        input [DATA_WIDTH-1:0] s_axis_data,  \n",
    "        output   s_axis_ready,   \n",
    "        output  m_axis_valid,                   //AXI4-S master i/f  \n",
    "        output reg [DATA_WIDTH-1:0] m_axis_data,  \n",
    "        input    m_axis_ready,   \n",
    "  \n",
    "        input s_axis_last,  \n",
    "        output m_axis_last  \n",
    "        );  \n",
    "```\n",
    "It will read the part above in verilog file, seprate file with \";\"  \n",
    "                                                                "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "#\"Choose core or pad limit ,default is core limit ?\n",
    "core_pad_limit = \"c\"\n",
    "#Choose file name or default name CHIP\n",
    "file_name = \"CHIP\"\n",
    "#\"Choose TOP module name or default name TOP\n",
    "TOP_module_name = \"axis_top_ver1126_tcb\"\n",
    "\n",
    "verilog_file_location = \"../verilog/axis_top_ver1126_tcb.v\"\n",
    "Continue_flag =1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Core limit \n",
      "\n",
      "Output File name is CHIP.v\n",
      "TOP module name is TOP\n",
      "verilog file location is at../verilog/axis_top_ver1126_tcb.v\n",
      "Generate Successfully...\n",
      "\n"
     ]
    }
   ],
   "source": [
    "\n",
    "Continue_flag =0\n",
    "if(core_pad_limit == \"c\"):\n",
    "    print(\"Core limit \\n\")\n",
    "    Continue_flag=1\n",
    "elif(core_pad_limit == \"p\"):\n",
    "    print(\"pad limit\")\n",
    "    Continue_flag=1\n",
    "else:\n",
    "    print(\"Error input value, only c or l as input value\\n\")\n",
    "    Continue_flag =0\n",
    "    print(\"Generate Failed...\\n\")\n",
    "\n",
    "physical_cell_list=[]\n",
    "\n",
    "if(Continue_flag):\n",
    "    verilog_file_location = \"../verilog/axis_top_ver1126_tcb.v\"\n",
    "    print(\"Output File name is \"+file_name+\".v\")\n",
    "    print(\"TOP module name is \"+TOP_module_name)\n",
    "    print(\"verilog file location is at\"+verilog_file_location)    \n",
    "\n",
    "\n",
    "    Verilog_file = open(verilog_file_location,\"r\")              #Get port infomation\n",
    "    Verilog_txt = Verilog_file.read()\n",
    "    sep=Verilog_txt.find(\";\")                               \n",
    "    input_output_txt = Verilog_txt[0:sep]\n",
    "    list_input_output_txt = list(input_output_txt.split(\"\\n\"))  #split port infomation\n",
    "\n",
    "    parameter_dictionary={}\n",
    "\n",
    "    for line in list_input_output_txt:      #Get parameter number\n",
    "        parameter_index_in_line = line.find(\"parameter\")\n",
    "        if(parameter_index_in_line == -1):\n",
    "            pass\n",
    "        else:\n",
    "            # print(line)\n",
    "            for capital_index,letter in enumerate(line):\n",
    "                if(letter.isupper()):\n",
    "                    find_close_space = line[capital_index:].find(\" \")\n",
    "                    dictionary_key = line[capital_index:find_close_space+capital_index]\n",
    "                    # print(line[capital_index:find_close_space+capital_index])\n",
    "                    # dictionary_value=\n",
    "                    break\n",
    "            dictionary_value = \"\".join(x for x in line if x.isdigit()) \n",
    "            # print(dictionary_value)\n",
    "            parameter_dictionary [dictionary_key] = dictionary_value\n",
    "            # parameter_dictionary\n",
    "\n",
    "    # print(parameter_dictionary)\n",
    "\n",
    "    port_name_dictionary={}\n",
    "    for line_index,list_ele in enumerate(list_input_output_txt):  # each line \n",
    "        in_out_port_type=\"\"\n",
    "        port_name=\"\"\n",
    "        number_of_bit=1\n",
    "        list_ele = list_ele.split(\" \")      # each word in line\n",
    "        # print(list_ele,line_index)\n",
    "        if((\"input\" in list_ele) or \"output\" in list_ele):\n",
    "            for word in list_ele:\n",
    "                if(word == \"input\"):            #port type\n",
    "                    # print(word)\n",
    "                    in_out_port_type = \"input\"\n",
    "                if(word == \"output\"):\n",
    "                    # print(word)\n",
    "                    in_out_port_type = \"output\"\n",
    "                if(\",\" in word):                #port name\n",
    "                    # print(word[:-1])\n",
    "                    port_name = word[:-1]        \n",
    "                for parameter_txt in parameter_dictionary:\n",
    "                    if(parameter_txt in word):\n",
    "                        number_of_bit= int(parameter_dictionary[parameter_txt]) -1\n",
    "                        # print(number_of_bit)\n",
    "                if(port_name==\"\"):\n",
    "                    pass\n",
    "                else:\n",
    "                    port_name_dictionary[port_name] = [in_out_port_type,number_of_bit]\n",
    "\n",
    "    last_one = list_input_output_txt[-2].split(\" \") # list_input_output_txt[-1] is \")\" ,deal with last one port in port list\n",
    "    port_name = last_one[-1]\n",
    "    in_out_port_type = last_one[-2]\n",
    "    for parameter_txt in parameter_dictionary:\n",
    "        if(parameter_txt in last_one):\n",
    "            number_of_bit= int(parameter_dictionary[parameter_txt]) -1\n",
    "    port_name_dictionary[port_name] = [in_out_port_type,number_of_bit]\n",
    "\n",
    "\n",
    "\n",
    "    with open (file_name+\".v\",\"w\") as f: \n",
    "        f.write(\"module \"+file_name+\"(\\n\")\n",
    "        for index,(info) in enumerate(port_name_dictionary.items()):# port declaration\n",
    "            # print(index,info)\n",
    "            # print(info[0],info[1])\n",
    "            port_name = info[0]\n",
    "            port_type = info[1][0]\n",
    "            port_bit_number = info[1][1]\n",
    "\n",
    "            f.write(port_type+\" \")\n",
    "            if(port_bit_number == 1):\n",
    "                pass\n",
    "            else:\n",
    "                f.write(\"[\"+str(port_bit_number)+\":0] \")\n",
    "            f.write(port_name+\" \")\n",
    "\n",
    "            if(index == len(port_name_dictionary)-1):\n",
    "                pass\n",
    "            else:\n",
    "                f.write(\",\")\n",
    "\n",
    "            f.write(\"\\n\")\n",
    "        f.write(\");\\n\")\n",
    "\n",
    "        for index,(info) in enumerate(port_name_dictionary.items()):# wire declaration\n",
    "            port_name = info[0]\n",
    "            port_type = info[1][0]\n",
    "            port_bit_number = info[1][1]\n",
    "            f.write(\"wire \")\n",
    "            if(port_bit_number==1):\n",
    "                pass\n",
    "            else:\n",
    "                f.write(\"[\"+str(port_bit_number)+\":0] \")\n",
    "            f.write(\"i_\"+port_name+\";\\n\")\n",
    "        f.write(TOP_module_name+\" DUT (\")\n",
    "        for index,(info) in enumerate(port_name_dictionary.items()):# TOP unit port\n",
    "            port_name = info[0]\n",
    "            f.write(\".\"+port_name+\"(i_\"+port_name+\")\")\n",
    "            if(index ==len(port_name_dictionary)-1):\n",
    "                pass\n",
    "            else:\n",
    "                f.write(\",\")\n",
    "        f.write(\");\\n\")\n",
    "\n",
    "        if(core_pad_limit==\"c\"):        #pad name\n",
    "            input_pad_name = \"XMC\"\n",
    "            output_pad_name = 'YA2GSC'\n",
    "        else:\n",
    "            input_pad_name = \"XMD\"\n",
    "            output_pad_name = 'YA2GSD'\n",
    "\n",
    "        physical_naming_index = 0\n",
    "        for index,(info) in enumerate(port_name_dictionary.items()): #input pad\n",
    "            port_name = info[0]\n",
    "            port_type = info[1][0]\n",
    "            port_bit_number = info[1][1]\n",
    "            # print(port_type)\n",
    "            f.write(\"\\n\")\n",
    "            if(port_type==\"input\"):\n",
    "                if(port_bit_number==1):\n",
    "                    f.write(input_pad_name+\" ipad_in\"+str(physical_naming_index))\n",
    "                    f.write(\"(.O(i_\"+port_name+\"), .I(\"+port_name+\"),\")\n",
    "                    f.write(\".PU(n_Logic0_), .PD(n_Logic0_), .SMT(n_Logic0_));\")\n",
    "                    physical_cell_list.append(\"ipad_in\"+str(physical_naming_index))\n",
    "                    physical_naming_index=physical_naming_index+1\n",
    "                else:\n",
    "                    sub_naimg_idx=0\n",
    "                    for bit in range(port_bit_number+1):\n",
    "                        f.write(input_pad_name+\" ipad_in\"+str(physical_naming_index))\n",
    "                        f.write(\"(.O(i_\"+port_name+\"[\"+str(sub_naimg_idx)+\"]), .I(\"+port_name+\"[\"+str(sub_naimg_idx)+\"]),\")\n",
    "                        f.write(\".PU(n_Logic0_), .PD(n_Logic0_), .SMT(n_Logic0_));\\n\")\n",
    "                        physical_cell_list.append(\"ipad_in\"+str(physical_naming_index))\n",
    "                        physical_naming_index=physical_naming_index+1\n",
    "                        sub_naimg_idx=sub_naimg_idx+1\n",
    "        \n",
    "\n",
    "        for index,(info) in enumerate(port_name_dictionary.items()): #input pad\n",
    "            port_name = info[0]\n",
    "            port_type = info[1][0]\n",
    "            port_bit_number = info[1][1]\n",
    "            # print(port_type)\n",
    "            f.write(\"\\n\")\n",
    "            if(port_type==\"output\"):\n",
    "                if(port_bit_number==1):\n",
    "                    # print(port_bit_number)\n",
    "                    f.write(output_pad_name+\" opad_out\"+str(physical_naming_index))\n",
    "                    f.write(\"(.SR(n_Logic0_),\")\n",
    "                    f.write(\".O(\"+port_name+\"), .I(i_\"+port_name+\"),\")\n",
    "                    f.write(\".E(n_Logic1_), .E2(n_Logic1_), .E4(n_Logic1_), .E8(n_Logic1_));\")\n",
    "                    physical_cell_list.append(\"opad_out\"+str(physical_naming_index))\n",
    "                    physical_naming_index=physical_naming_index+1\n",
    "                else:\n",
    "                    # print(port_bit_number)\n",
    "                    sub_naimg_idx=0\n",
    "                    for bit in range(port_bit_number+1):\n",
    "                        f.write(output_pad_name+\" opad_out\"+str(physical_naming_index))\n",
    "                        f.write(\"(.SR(n_Logic0_),\")\n",
    "                        f.write(\".O(\"+port_name+\"[\"+str(sub_naimg_idx)+\"]), .I(i_\"+port_name+\"[\"+str(sub_naimg_idx)+\"]),\")\n",
    "                        f.write(\".E(n_Logic1_), .E2(n_Logic1_), .E4(n_Logic1_), .E8(n_Logic1_));\\n\")\n",
    "                        physical_cell_list.append(\"opad_out\"+str(physical_naming_index))\n",
    "                        physical_naming_index=physical_naming_index+1\n",
    "                        sub_naimg_idx=sub_naimg_idx+1\n",
    "        f.write(\"\\n\")\n",
    "        f.write(\"TIE0 U1(.O(n_Logic0_));\\n\")\n",
    "        f.write(\"TIE1 U2(.O(n_Logic1_));\\n\")\n",
    "        f.write(\"endmodule\\n\")\n",
    "\n",
    "    print(\"Generate Successfully...\\n\")\n",
    "\n",
    "with open(\"phy_list.txt\",\"w\") as f:\n",
    "    for ele in physical_cell_list:\n",
    "        f.write(ele)\n",
    "        f.write(\",\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.6.8 64-bit",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "916dbcbb3f70747c44a77c7bcd40155683ae19c65e1c03b4aa3499c5328201f1"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
