/**
 *
 * @file SSI_RegisterDefines_CellID.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 17 feb. 2021 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 17 feb. 2021     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_SSI_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_SSI_REGISTERDEFINES_CELLID_H_
#define XDRIVER_MCU_SSI_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_SSI_REGISTERDEFINES_CELLID_H_

#include <xUtils/Standard/Standard.h>

/**************************************************************************************
************************************* 27 PCellID0 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PCellID0_R_CID0_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PCellID0_R_CID0_BIT    ((uint32_t) 0UL)
#define SSI_PCellID0_R_CID0_RESET    ((uint32_t) 0x0000000DUL)

#define SSI_PCellID0_CID0_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PCellID0_CID0_RESET    ((uint32_t) 0x0000000DUL)
/*--------*/

/**************************************************************************************
************************************* 28 PCellID1 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PCellID1_R_CID1_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PCellID1_R_CID1_BIT    ((uint32_t) 0UL)
#define SSI_PCellID1_R_CID1_RESET    ((uint32_t) 0x000000F0UL)

#define SSI_PCellID1_CID1_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PCellID1_CID1_RESET    ((uint32_t) 0x000000F0UL)
/*--------*/

/**************************************************************************************
************************************* 29 PCellID2 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PCellID2_R_CID2_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PCellID2_R_CID2_BIT    ((uint32_t) 0UL)
#define SSI_PCellID2_R_CID2_RESET    ((uint32_t) 0x00000005UL)

#define SSI_PCellID2_CID2_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PCellID2_CID2_RESET    ((uint32_t) 0x00000005UL)
/*--------*/

/**************************************************************************************
************************************* 30 PCellID3 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PCellID3_R_CID3_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PCellID3_R_CID3_BIT    ((uint32_t) 0UL)
#define SSI_PCellID3_R_CID3_RESET    ((uint32_t) 0x000000B1UL)

#define SSI_PCellID3_CID3_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PCellID3_CID3_RESET    ((uint32_t) 0x000000B1UL)
/*--------*/

#endif /* XDRIVER_MCU_SSI_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_SSI_REGISTERDEFINES_CELLID_H_ */
