---
title: "verilog-separator-keywords"
layout: doc
---
<strong>verilog-separator-keywords</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>("else" "then" "begin")</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Keywords to complete when NOT standing at the first word of a statement.</br>
(else, then, begin...)</br>
Variables and function names defined within the Verilog program</br>
will be completed at runtime and should not be added to this list.
