# CS683 â€“ Advanced Computer Architecture

## Programming Assignment 1 - Chak De Microarchitecture!

**Pasham Pranay**  
**S Naresh**  

23M1123  
23M1200  

23m1123@iitb.ac.in  
23m1200@iitb.ac.in  

Indian Institute of Technology Bombay  
02-09-2024  

## Table of Contents

1. [Introduction](#introduction)  
2. [TASK1](#task1)  
   2.1. [Task 1A: Tile it to see it](#task_1a_tile_it_to_see_it)  
   2.2. [Task 1B: Software prefetching](#task_1b_software_prefetching)  
   2.3. [Task 1C: Tiling + Prefetching](#task_1c_tiling_prefetching)  
3. [TASK2](#task2)  
   3.1. [Task 2A: Shhh SIMD in action](#task_2a_shhh_simd_in_action)  
   3.2. [Task 2B: Tile it again](#task_2b_tile_it_again)  
   3.3. [Task 2C: Software prefetching](#task_2c_software_prefetching)  
   3.4. [Task 2D: Hum saath saath hain](#task_2d_hum_saath_saath_hain)  
4. [Tiling + SIMD](#tiling_simd)  
5. [Tiling + Prefetching](#tiling_prefetching)  
6. [SIMD + Prefetching](#simd_prefetching)  
7. [Tiling + SIMD + Prefetching](#tiling_simd_prefetching)

## Introduction

In this programming assignment, we implemented various types of matrix transpose and 2D convolution computations with a focus on memory architecture optimization. We utilized techniques such as tiling, software prefetching, and SIMD (Single Instruction Multiple Data) instructions. All results were analyzed using the `perf` tool and appropriately plotted.

## TASK1

### Task_1A_Tile_it_to_see_it

### Task_1B_Software_prefetching

### Task_1C_Tiling_Prefetching

## TASK2

### Task_2A_Shhh_SIMD_in_action

### Task_2B_Tile_it_again

### Task_2C_Software_prefetching

### Task_2D_Hum_saath_saath_hain

## Tiling_SIMD

## Tiling_Prefetching

## SIMD_Prefetching

## Tiling_SIMD_Prefetching

