Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue May 09 00:29:13 2017
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopModule_timing_summary_routed.rpt -rpx TopModule_timing_summary_routed.rpx
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: JBI[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: JBI[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: JBI[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: JBI[3] (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: selected[0] (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: selected[1] (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: U1/q_reg[0]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: U1/q_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[11]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[12]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[21]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[22]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[24]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[25]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[26]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[27]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[28]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[29]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[30]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[31]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/counting_reg[9]/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: U3/dut/q_reg[14]/C (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: U3/dut/q_reg[15]/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: U3/dut/q_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/dut/q_reg[22]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/lives_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/lives_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/vc_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/vc_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/vc_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/vc_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/vc_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/vc_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/vc_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/vc_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/vc_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/vc_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.708        0.000                      0                   38        0.252        0.000                      0                   38        3.000        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
wiz/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.708        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  
wiz/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1       17.773        0.000                      0                   17        0.252        0.000                      0                   17        9.500        0.000                       0                    19  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.807     5.328    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U4/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.265    U4/count_reg_n_0_[1]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  U4/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    U4/count_reg[0]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U4/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    U4/count_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U4/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U4/count_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U4/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U4/count_reg[12]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  U4/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    U4/count_reg[16]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.618 r  U4/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.618    U4/count_reg[20]_i_1_n_7
    SLICE_X1Y115         FDRE                                         r  U4/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.677    15.018    U4/clk
    SLICE_X1Y115         FDRE                                         r  U4/count_reg[20]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y115         FDRE (Setup_fdre_C_D)        0.062    15.326    U4/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.807     5.328    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U4/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.265    U4/count_reg_n_0_[1]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  U4/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    U4/count_reg[0]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U4/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    U4/count_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U4/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U4/count_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U4/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U4/count_reg[12]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.615 r  U4/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.615    U4/count_reg[16]_i_1_n_6
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.678    15.019    U4/clk
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[17]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y114         FDRE (Setup_fdre_C_D)        0.062    15.327    U4/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.807     5.328    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U4/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.265    U4/count_reg_n_0_[1]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  U4/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    U4/count_reg[0]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U4/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    U4/count_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U4/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U4/count_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U4/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U4/count_reg[12]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.594 r  U4/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.594    U4/count_reg[16]_i_1_n_4
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.678    15.019    U4/clk
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[19]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y114         FDRE (Setup_fdre_C_D)        0.062    15.327    U4/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.807     5.328    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U4/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.265    U4/count_reg_n_0_[1]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  U4/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    U4/count_reg[0]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U4/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    U4/count_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U4/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U4/count_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U4/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U4/count_reg[12]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.520 r  U4/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.520    U4/count_reg[16]_i_1_n_5
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.678    15.019    U4/clk
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[18]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y114         FDRE (Setup_fdre_C_D)        0.062    15.327    U4/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.807     5.328    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U4/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.265    U4/count_reg_n_0_[1]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  U4/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    U4/count_reg[0]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U4/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    U4/count_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U4/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U4/count_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U4/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U4/count_reg[12]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.504 r  U4/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.504    U4/count_reg[16]_i_1_n_7
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.678    15.019    U4/clk
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[16]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y114         FDRE (Setup_fdre_C_D)        0.062    15.327    U4/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.807     5.328    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U4/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.265    U4/count_reg_n_0_[1]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  U4/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    U4/count_reg[0]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U4/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    U4/count_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U4/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U4/count_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.501 r  U4/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.501    U4/count_reg[12]_i_1_n_6
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.678    15.019    U4/clk
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[13]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.062    15.327    U4/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.807     5.328    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U4/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.265    U4/count_reg_n_0_[1]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  U4/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    U4/count_reg[0]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U4/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    U4/count_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U4/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U4/count_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.480 r  U4/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.480    U4/count_reg[12]_i_1_n_4
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.678    15.019    U4/clk
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[15]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.062    15.327    U4/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.807     5.328    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U4/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.265    U4/count_reg_n_0_[1]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  U4/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    U4/count_reg[0]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U4/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    U4/count_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U4/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U4/count_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.406 r  U4/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.406    U4/count_reg[12]_i_1_n_5
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.678    15.019    U4/clk
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[14]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.062    15.327    U4/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  7.921    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.807     5.328    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U4/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.265    U4/count_reg_n_0_[1]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  U4/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    U4/count_reg[0]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U4/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    U4/count_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U4/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    U4/count_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.390 r  U4/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.390    U4/count_reg[12]_i_1_n_7
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.678    15.019    U4/clk
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[12]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.062    15.327    U4/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.807     5.328    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U4/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.265    U4/count_reg_n_0_[1]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  U4/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    U4/count_reg[0]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  U4/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    U4/count_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 r  U4/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.387    U4/count_reg[8]_i_1_n_6
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.679    15.020    U4/clk
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[9]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y112         FDRE (Setup_fdre_C_D)        0.062    15.328    U4/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U4/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.672     1.556    U4/clk
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U4/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.805    U4/count_reg_n_0_[11]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.913 r  U4/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    U4/count_reg[8]_i_1_n_4
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.946     2.074    U4/clk
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[11]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.105     1.661    U4/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U4/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.671     1.555    U4/clk
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  U4/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.804    U4/count_reg_n_0_[15]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.912 r  U4/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    U4/count_reg[12]_i_1_n_4
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.945     2.073    U4/clk
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[15]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.105     1.660    U4/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.673     1.557    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  U4/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.806    U4/count_reg_n_0_[3]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  U4/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.914    U4/count_reg[0]_i_2_n_4
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.948     2.076    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[3]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.105     1.662    U4/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U4/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.673     1.557    U4/clk
    SLICE_X1Y111         FDRE                                         r  U4/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  U4/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.806    U4/count_reg_n_0_[7]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  U4/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    U4/count_reg[4]_i_1_n_4
    SLICE_X1Y111         FDRE                                         r  U4/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.948     2.076    U4/clk
    SLICE_X1Y111         FDRE                                         r  U4/count_reg[7]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.105     1.662    U4/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U4/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.673     1.557    U4/clk
    SLICE_X1Y111         FDRE                                         r  U4/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  U4/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.803    U4/count_reg_n_0_[4]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  U4/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    U4/count_reg[4]_i_1_n_7
    SLICE_X1Y111         FDRE                                         r  U4/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.948     2.076    U4/clk
    SLICE_X1Y111         FDRE                                         r  U4/count_reg[4]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.105     1.662    U4/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U4/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.672     1.556    U4/clk
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U4/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.802    U4/count_reg_n_0_[8]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.917 r  U4/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    U4/count_reg[8]_i_1_n_7
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.946     2.074    U4/clk
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[8]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.105     1.661    U4/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U4/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.671     1.555    U4/clk
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  U4/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.801    U4/count_reg_n_0_[12]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  U4/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    U4/count_reg[12]_i_1_n_7
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.945     2.073    U4/clk
    SLICE_X1Y113         FDRE                                         r  U4/count_reg[12]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.105     1.660    U4/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U4/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.671     1.555    U4/clk
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  U4/count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.801    U4/count_reg_n_0_[16]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  U4/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    U4/count_reg[16]_i_1_n_7
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.945     2.073    U4/clk
    SLICE_X1Y114         FDRE                                         r  U4/count_reg[16]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.105     1.660    U4/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U4/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.672     1.556    U4/clk
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U4/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.806    U4/count_reg_n_0_[10]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.917 r  U4/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    U4/count_reg[8]_i_1_n_5
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.946     2.074    U4/clk
    SLICE_X1Y112         FDRE                                         r  U4/count_reg[10]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.105     1.661    U4/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U4/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.673     1.557    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  U4/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.807    U4/count_reg_n_0_[2]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.918 r  U4/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.918    U4/count_reg[0]_i_2_n_5
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.948     2.076    U4/clk
    SLICE_X1Y110         FDRE                                         r  U4/count_reg[2]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.105     1.662    U4/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110   U4/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y112   U4/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y112   U4/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113   U4/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113   U4/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113   U4/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113   U4/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114   U4/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114   U4/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   U4/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   U4/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   U4/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   U4/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   U4/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   U4/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   U4/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   U4/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   U4/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   U4/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   U4/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   U4/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   U4/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   U4/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   U4/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   U4/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   U4/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   U4/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   U4/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113   U4/count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  wiz/inst/clk_in1
  To Clock:  wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       17.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.773ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.677ns (76.769%)  route 0.507ns (23.231%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.557     1.557    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.456     2.013 f  U1/q_reg[0]/Q
                         net (fo=2, routed)           0.507     2.521    U1/out[0]
    SLICE_X35Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  U1/q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     2.645    U1/q[0]_i_5__0_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.177 r  U1/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.177    U1/q_reg[0]_i_1__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  U1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.291    U1/q_reg[4]_i_1__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  U1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.405    U1/q_reg[8]_i_1__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.519 r  U1/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.519    U1/q_reg[12]_i_1__0_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.742 r  U1/q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.742    U1/q_reg[16]_i_1__0_n_7
    SLICE_X35Y38         FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.457    21.457    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.441    21.441    U1/clk2
    SLICE_X35Y38         FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.095    21.536    
                         clock uncertainty           -0.084    21.453    
    SLICE_X35Y38         FDCE (Setup_fdce_C_D)        0.062    21.515    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         21.515    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                 17.773    

Slack (MET) :             17.775ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 1.674ns (76.737%)  route 0.507ns (23.263%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 21.440 - 20.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.557     1.557    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.456     2.013 f  U1/q_reg[0]/Q
                         net (fo=2, routed)           0.507     2.521    U1/out[0]
    SLICE_X35Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  U1/q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     2.645    U1/q[0]_i_5__0_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.177 r  U1/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.177    U1/q_reg[0]_i_1__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  U1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.291    U1/q_reg[4]_i_1__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  U1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.405    U1/q_reg[8]_i_1__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.739 r  U1/q_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.739    U1/q_reg[12]_i_1__0_n_6
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.457    21.457    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.440    21.440    U1/clk2
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism              0.095    21.535    
                         clock uncertainty           -0.084    21.452    
    SLICE_X35Y37         FDCE (Setup_fdce_C_D)        0.062    21.514    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         21.514    
                         arrival time                          -3.739    
  -------------------------------------------------------------------
                         slack                                 17.775    

Slack (MET) :             17.796ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 1.653ns (76.511%)  route 0.507ns (23.489%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 21.440 - 20.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.557     1.557    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.456     2.013 f  U1/q_reg[0]/Q
                         net (fo=2, routed)           0.507     2.521    U1/out[0]
    SLICE_X35Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  U1/q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     2.645    U1/q[0]_i_5__0_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.177 r  U1/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.177    U1/q_reg[0]_i_1__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  U1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.291    U1/q_reg[4]_i_1__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  U1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.405    U1/q_reg[8]_i_1__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.718 r  U1/q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.718    U1/q_reg[12]_i_1__0_n_4
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.457    21.457    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.440    21.440    U1/clk2
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.095    21.535    
                         clock uncertainty           -0.084    21.452    
    SLICE_X35Y37         FDCE (Setup_fdce_C_D)        0.062    21.514    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         21.514    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                 17.796    

Slack (MET) :             17.870ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.579ns (75.678%)  route 0.507ns (24.322%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 21.440 - 20.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.557     1.557    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.456     2.013 f  U1/q_reg[0]/Q
                         net (fo=2, routed)           0.507     2.521    U1/out[0]
    SLICE_X35Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  U1/q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     2.645    U1/q[0]_i_5__0_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.177 r  U1/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.177    U1/q_reg[0]_i_1__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  U1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.291    U1/q_reg[4]_i_1__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  U1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.405    U1/q_reg[8]_i_1__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.644 r  U1/q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.644    U1/q_reg[12]_i_1__0_n_5
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.457    21.457    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.440    21.440    U1/clk2
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism              0.095    21.535    
                         clock uncertainty           -0.084    21.452    
    SLICE_X35Y37         FDCE (Setup_fdce_C_D)        0.062    21.514    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         21.514    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                 17.870    

Slack (MET) :             17.886ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.563ns (75.490%)  route 0.507ns (24.510%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 21.440 - 20.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.557     1.557    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.456     2.013 f  U1/q_reg[0]/Q
                         net (fo=2, routed)           0.507     2.521    U1/out[0]
    SLICE_X35Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  U1/q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     2.645    U1/q[0]_i_5__0_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.177 r  U1/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.177    U1/q_reg[0]_i_1__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  U1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.291    U1/q_reg[4]_i_1__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  U1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.405    U1/q_reg[8]_i_1__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.628 r  U1/q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.628    U1/q_reg[12]_i_1__0_n_7
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.457    21.457    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.440    21.440    U1/clk2
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism              0.095    21.535    
                         clock uncertainty           -0.084    21.452    
    SLICE_X35Y37         FDCE (Setup_fdce_C_D)        0.062    21.514    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         21.514    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 17.886    

Slack (MET) :             17.888ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.560ns (75.455%)  route 0.507ns (24.545%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 21.439 - 20.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.557     1.557    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.456     2.013 f  U1/q_reg[0]/Q
                         net (fo=2, routed)           0.507     2.521    U1/out[0]
    SLICE_X35Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  U1/q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     2.645    U1/q[0]_i_5__0_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.177 r  U1/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.177    U1/q_reg[0]_i_1__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  U1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.291    U1/q_reg[4]_i_1__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.625 r  U1/q_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.625    U1/q_reg[8]_i_1__0_n_6
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.457    21.457    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.439    21.439    U1/clk2
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism              0.095    21.534    
                         clock uncertainty           -0.084    21.451    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)        0.062    21.513    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 17.888    

Slack (MET) :             17.909ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 1.539ns (75.203%)  route 0.507ns (24.797%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 21.439 - 20.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.557     1.557    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.456     2.013 f  U1/q_reg[0]/Q
                         net (fo=2, routed)           0.507     2.521    U1/out[0]
    SLICE_X35Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  U1/q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     2.645    U1/q[0]_i_5__0_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.177 r  U1/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.177    U1/q_reg[0]_i_1__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  U1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.291    U1/q_reg[4]_i_1__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.604 r  U1/q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.604    U1/q_reg[8]_i_1__0_n_4
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.457    21.457    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.439    21.439    U1/clk2
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism              0.095    21.534    
                         clock uncertainty           -0.084    21.451    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)        0.062    21.513    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                 17.909    

Slack (MET) :             17.983ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 1.465ns (74.272%)  route 0.507ns (25.728%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 21.439 - 20.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.557     1.557    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.456     2.013 f  U1/q_reg[0]/Q
                         net (fo=2, routed)           0.507     2.521    U1/out[0]
    SLICE_X35Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  U1/q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     2.645    U1/q[0]_i_5__0_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.177 r  U1/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.177    U1/q_reg[0]_i_1__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  U1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.291    U1/q_reg[4]_i_1__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.530 r  U1/q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.530    U1/q_reg[8]_i_1__0_n_5
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.457    21.457    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.439    21.439    U1/clk2
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism              0.095    21.534    
                         clock uncertainty           -0.084    21.451    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)        0.062    21.513    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -3.530    
  -------------------------------------------------------------------
                         slack                                 17.983    

Slack (MET) :             17.999ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 1.449ns (74.062%)  route 0.507ns (25.938%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 21.439 - 20.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.557     1.557    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.456     2.013 f  U1/q_reg[0]/Q
                         net (fo=2, routed)           0.507     2.521    U1/out[0]
    SLICE_X35Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  U1/q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     2.645    U1/q[0]_i_5__0_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.177 r  U1/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.177    U1/q_reg[0]_i_1__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  U1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.291    U1/q_reg[4]_i_1__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.514 r  U1/q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.514    U1/q_reg[8]_i_1__0_n_7
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.457    21.457    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.439    21.439    U1/clk2
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[8]/C
                         clock pessimism              0.095    21.534    
                         clock uncertainty           -0.084    21.451    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)        0.062    21.513    U1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                 17.999    

Slack (MET) :             18.002ns  (required time - arrival time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 1.446ns (74.022%)  route 0.507ns (25.978%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 21.439 - 20.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.557     1.557    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.456     2.013 f  U1/q_reg[0]/Q
                         net (fo=2, routed)           0.507     2.521    U1/out[0]
    SLICE_X35Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.645 r  U1/q[0]_i_5__0/O
                         net (fo=1, routed)           0.000     2.645    U1/q[0]_i_5__0_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.177 r  U1/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.177    U1/q_reg[0]_i_1__0_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.511 r  U1/q_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.511    U1/q_reg[4]_i_1__0_n_6
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          1.457    21.457    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.439    21.439    U1/clk2
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[5]/C
                         clock pessimism              0.095    21.534    
                         clock uncertainty           -0.084    21.451    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.062    21.513    U1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                 18.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.558     0.558    U1/clk2
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  U1/q_reg[11]/Q
                         net (fo=1, routed)           0.108     0.807    U1/q_reg_n_0_[11]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  U1/q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.915    U1/q_reg[8]_i_1__0_n_4
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.826     0.826    U1/clk2
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.105     0.663    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.558     0.558    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  U1/q_reg[3]/Q
                         net (fo=1, routed)           0.108     0.807    U1/q_reg_n_0_[3]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  U1/q_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.915    U1/q_reg[0]_i_1__0_n_4
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.825     0.825    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[3]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X35Y34         FDCE (Hold_fdce_C_D)         0.105     0.663    U1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.558     0.558    U1/clk2
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.108     0.807    U1/q_reg_n_0_[7]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  U1/q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.915    U1/q_reg[4]_i_1__0_n_4
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.826     0.826    U1/clk2
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[7]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.105     0.663    U1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.559     0.559    U1/clk2
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  U1/q_reg[15]/Q
                         net (fo=1, routed)           0.108     0.808    U1/q_reg_n_0_[15]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.916 r  U1/q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.916    U1/q_reg[12]_i_1__0_n_4
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.827     0.827    U1/clk2
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X35Y37         FDCE (Hold_fdce_C_D)         0.105     0.664    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.558     0.558    U1/clk2
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  U1/q_reg[4]/Q
                         net (fo=1, routed)           0.105     0.804    U1/q_reg_n_0_[4]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.919 r  U1/q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.919    U1/q_reg[4]_i_1__0_n_7
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.826     0.826    U1/clk2
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[4]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.105     0.663    U1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.558     0.558    U1/clk2
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  U1/q_reg[8]/Q
                         net (fo=1, routed)           0.105     0.804    U1/q_reg_n_0_[8]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.919 r  U1/q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.919    U1/q_reg[8]_i_1__0_n_7
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.826     0.826    U1/clk2
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[8]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.105     0.663    U1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.559     0.559    U1/clk2
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  U1/q_reg[12]/Q
                         net (fo=1, routed)           0.105     0.805    U1/q_reg_n_0_[12]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.920 r  U1/q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.920    U1/q_reg[12]_i_1__0_n_7
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.827     0.827    U1/clk2
    SLICE_X35Y37         FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X35Y37         FDCE (Hold_fdce_C_D)         0.105     0.664    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.558     0.558    U1/clk2
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.109     0.808    U1/q_reg_n_0_[10]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.919 r  U1/q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.919    U1/q_reg[8]_i_1__0_n_5
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.826     0.826    U1/clk2
    SLICE_X35Y36         FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.105     0.663    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.558     0.558    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  U1/q_reg[2]/Q
                         net (fo=1, routed)           0.109     0.808    U1/q_reg_n_0_[2]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.919 r  U1/q_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.919    U1/q_reg[0]_i_1__0_n_5
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.825     0.825    U1/clk2
    SLICE_X35Y34         FDCE                                         r  U1/q_reg[2]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X35Y34         FDCE (Hold_fdce_C_D)         0.105     0.663    U1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.558     0.558    U1/clk2
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.109     0.808    U1/q_reg_n_0_[6]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.919 r  U1/q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.919    U1/q_reg[4]_i_1__0_n_5
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.826     0.826    U1/clk2
    SLICE_X35Y35         FDCE                                         r  U1/q_reg[6]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.105     0.663    U1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y34     U1/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y36     U1/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y36     U1/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y37     U1/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y37     U1/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y37     U1/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y37     U1/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y38     U1/q_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y34     U1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y36     U1/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y36     U1/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y37     U1/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y37     U1/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y37     U1/q_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y37     U1/q_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y38     U1/q_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y34     U1/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y34     U1/q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y34     U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y34     U1/q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y34     U1/q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y34     U1/q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y36     U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y36     U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y37     U1/q_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y37     U1/q_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y37     U1/q_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y37     U1/q_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



