//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	medianKernel

.visible .entry medianKernel(
	.param .u32 medianKernel_param_0,
	.param .u64 medianKernel_param_1,
	.param .u32 medianKernel_param_2,
	.param .u32 medianKernel_param_3,
	.param .u64 medianKernel_param_4,
	.param .u32 medianKernel_param_5,
	.param .u64 medianKernel_param_6,
	.param .u32 medianKernel_param_7,
	.param .u32 medianKernel_param_8,
	.param .u64 medianKernel_param_9,
	.param .u32 medianKernel_param_10
)
{
	.reg .pred 	%p<99>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<140>;
	.reg .b32 	%r<437>;
	.reg .f64 	%fd<86>;
	.reg .b64 	%rd<218>;


	ld.param.u32 	%r148, [medianKernel_param_0];
	ld.param.u64 	%rd74, [medianKernel_param_1];
	ld.param.u32 	%r149, [medianKernel_param_3];
	ld.param.u64 	%rd71, [medianKernel_param_4];
	ld.param.u32 	%r152, [medianKernel_param_5];
	ld.param.u64 	%rd72, [medianKernel_param_6];
	ld.param.u32 	%r150, [medianKernel_param_8];
	ld.param.u64 	%rd73, [medianKernel_param_9];
	ld.param.u32 	%r151, [medianKernel_param_10];
	cvta.to.global.u64 	%rd1, %rd74;
	cvta.to.global.u64 	%rd2, %rd71;
	mov.u32 	%r1, %nctaid.x;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %ctaid.x;
	mad.lo.s32 	%r402, %r1, %r2, %r3;
	div.s32 	%r5, %r152, %r149;
	setp.ge.s32	%p2, %r402, %r5;
	@%p2 bra 	BB0_93;

	mul.lo.s32 	%r6, %r402, %r149;
	shl.b32 	%r153, %r148, 1;
	add.s32 	%r154, %r153, 1;
	mul.lo.s32 	%r7, %r402, %r154;
	add.s32 	%r155, %r402, 1;
	mul.lo.s32 	%r8, %r155, %r149;
	setp.ge.s32	%p3, %r6, %r8;
	@%p3 bra 	BB0_4;

	cvta.to.global.u64 	%rd196, %rd72;
	mad.lo.s32 	%r156, %r1, %r2, %r3;
	mul.lo.s32 	%r157, %r149, %r156;
	mul.wide.s32 	%rd75, %r157, 4;
	add.s64 	%rd195, %rd2, %rd75;
	mov.u32 	%r332, %r6;

BB0_3:
	mov.u32 	%r9, %r332;
	ld.global.f32 	%f53, [%rd196];
	ld.global.f32 	%f54, [%rd195];
	div.rn.f32 	%f55, %f54, %f53;
	st.global.f32 	[%rd195], %f55;
	add.s64 	%rd196, %rd196, 4;
	add.s64 	%rd195, %rd195, 4;
	add.s32 	%r10, %r9, 1;
	setp.lt.s32	%p4, %r10, %r8;
	mov.u32 	%r332, %r10;
	@%p4 bra 	BB0_3;

BB0_4:
	add.s32 	%r158, %r148, 1;
	mul.lo.s32 	%r159, %r158, %r150;
	add.s32 	%r11, %r6, %r159;
	setp.lt.s32	%p5, %r159, 1;
	mov.u32 	%r382, %r7;
	@%p5 bra 	BB0_7;

	mov.u32 	%r331, %r6;
	mov.u32 	%r383, %r7;

BB0_6:
	mul.wide.s32 	%rd76, %r331, 4;
	add.s64 	%rd77, %rd2, %rd76;
	ld.global.f32 	%f56, [%rd77];
	mul.wide.s32 	%rd78, %r383, 4;
	add.s64 	%rd79, %rd1, %rd78;
	st.global.f32 	[%rd79], %f56;
	add.s32 	%r383, %r383, 1;
	add.s32 	%r331, %r331, %r150;
	setp.lt.s32	%p6, %r331, %r11;
	mov.u32 	%r382, %r383;
	@%p6 bra 	BB0_6;

BB0_7:
	mov.u32 	%r379, %r382;
	setp.lt.s32	%p7, %r148, 1;
	@%p7 bra 	BB0_15;

	mov.u32 	%r381, %r7;

BB0_9:
	add.s32 	%r160, %r7, %r148;
	add.s32 	%r381, %r381, 1;
	sub.s32 	%r19, %r160, %r381;
	setp.ge.s32	%p8, %r7, %r19;
	@%p8 bra 	BB0_14;

	mul.wide.s32 	%rd80, %r7, 4;
	add.s64 	%rd81, %rd1, %rd80;
	ld.global.f32 	%f123, [%rd81];
	mad.lo.s32 	%r164, %r1, %r2, %r3;
	mad.lo.s32 	%r165, %r148, 2, 1;
	mul.lo.s32 	%r166, %r164, %r165;
	mul.wide.s32 	%rd82, %r166, 4;
	add.s64 	%rd197, %rd1, %rd82;
	mov.u32 	%r380, %r7;

BB0_11:
	mov.f32 	%f2, %f123;
	add.s32 	%r380, %r380, 1;
	ld.global.f32 	%f3, [%rd197+4];
	setp.leu.f32	%p9, %f2, %f3;
	mov.f32 	%f124, %f3;
	@%p9 bra 	BB0_13;

	ld.global.f32 	%f4, [%rd197];
	st.global.f32 	[%rd197], %f3;
	st.global.f32 	[%rd197+4], %f4;
	mov.f32 	%f124, %f4;

BB0_13:
	mov.f32 	%f123, %f124;
	add.s64 	%rd197, %rd197, 4;
	setp.lt.s32	%p10, %r380, %r19;
	@%p10 bra 	BB0_11;

BB0_14:
	setp.gt.s32	%p11, %r160, %r381;
	@%p11 bra 	BB0_9;

BB0_15:
	and.b32  	%r168, %r148, 1;
	setp.eq.b32	%p12, %r168, 1;
	cvta.to.global.u64 	%rd83, %rd72;
	ld.global.f32 	%f6, [%rd83];
	mul.lo.s32 	%r432, %r402, %r149;
	mul.wide.s32 	%rd84, %r432, 4;
	add.s64 	%rd12, %rd2, %rd84;
	cvta.to.global.u64 	%rd85, %rd73;
	mul.wide.s32 	%rd86, %r402, 4;
	add.s64 	%rd13, %rd85, %rd86;
	@!%p12 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_16:
	cvt.f64.f32	%fd24, %f6;
	ld.global.f32 	%f57, [%rd12];
	cvt.f64.f32	%fd25, %f57;
	add.s32 	%r174, %r148, -1;
	shr.u32 	%r175, %r174, 31;
	add.s32 	%r176, %r174, %r175;
	shr.s32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r7;
	mul.wide.s32 	%rd87, %r178, 4;
	add.s64 	%rd88, %rd1, %rd87;
	ld.global.f32 	%f58, [%rd88+4];
	ld.global.f32 	%f59, [%rd88];
	add.f32 	%f60, %f59, %f58;
	cvt.f64.f32	%fd26, %f60;
	mul.f64 	%fd27, %fd26, 0d3FE0000000000000;
	sub.f64 	%fd28, %fd25, %fd27;
	mul.f64 	%fd29, %fd24, %fd28;
	cvt.rzi.s32.f64	%r179, %fd29;
	mov.u32 	%r180, 0;
	max.s32 	%r181, %r180, %r179;
	st.global.u32 	[%rd13], %r181;
	ld.global.f32 	%f61, [%rd88+4];
	ld.global.f32 	%f62, [%rd88];
	add.f32 	%f63, %f62, %f61;
	cvt.f64.f32	%fd30, %f63;
	mul.f64 	%fd85, %fd30, 0d3FE0000000000000;
	mov.u16 	%rs17, 1;
	bra.uni 	BB0_18;

BB0_17:
	ld.global.f32 	%f64, [%rd12];
	shr.u32 	%r182, %r148, 31;
	add.s32 	%r183, %r148, %r182;
	shr.s32 	%r184, %r183, 1;
	add.s32 	%r185, %r184, %r7;
	mul.wide.s32 	%rd89, %r185, 4;
	add.s64 	%rd90, %rd1, %rd89;
	ld.global.f32 	%f65, [%rd90];
	sub.f32 	%f66, %f64, %f65;
	mul.f32 	%f67, %f6, %f66;
	cvt.rzi.s32.f32	%r186, %f67;
	mov.u32 	%r187, 0;
	max.s32 	%r188, %r187, %r186;
	st.global.u32 	[%rd13], %r188;
	ld.global.f32 	%f68, [%rd90];
	cvt.f64.f32	%fd85, %f68;
	mov.u16 	%rs17, 0;

BB0_18:
	add.s32 	%r194, %r148, %r432;
	add.s32 	%r333, %r194, 1;
	mad.lo.s32 	%r401, %r5, %r150, %r402;
	add.s32 	%r431, %r432, %r150;
	mad.lo.s32 	%r197, %r154, %r150, %r432;
	setp.ge.s32	%p13, %r333, %r197;
	mov.u32 	%r416, %r150;
	@%p13 bra 	BB0_39;

	shl.b16 	%rs8, %rs17, 15;
	shr.s16 	%rs9, %rs8, 15;
	cvt.u32.u16	%r198, %rs9;
	cvt.s32.s8 	%r199, %r198;
	add.s32 	%r200, %r199, %r148;
	shr.u32 	%r201, %r200, 31;
	add.s32 	%r202, %r200, %r201;
	shr.s32 	%r203, %r202, 1;
	add.s32 	%r204, %r7, %r203;
	add.s32 	%r334, %r204, 1;
	cvt.rn.f64.s32	%fd4, %r150;
	mov.u32 	%r403, %r401;
	mov.u32 	%r417, %r150;
	mov.u32 	%r433, %r431;

BB0_20:
	mov.u32 	%r420, %r433;
	mov.u32 	%r34, %r432;
	mov.u32 	%r432, %r420;
	mov.u32 	%r390, %r403;
	mov.u32 	%r32, %r402;
	mov.u32 	%r402, %r390;
	mul.wide.s32 	%rd92, %r333, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.f32 	%f69, [%rd93];
	mul.wide.s32 	%rd94, %r379, 4;
	add.s64 	%rd95, %rd1, %rd94;
	st.global.f32 	[%rd95], %f69;
	setp.le.s32	%p14, %r379, %r7;
	mov.u32 	%r378, %r7;
	@%p14 bra 	BB0_27;

BB0_21:
	sub.s32 	%r37, %r379, %r378;
	setp.ge.s32	%p15, %r7, %r37;
	@%p15 bra 	BB0_26;

	mul.wide.s32 	%rd96, %r7, 4;
	add.s64 	%rd97, %rd1, %rd96;
	ld.global.f32 	%f126, [%rd97];
	mad.lo.s32 	%r211, %r1, %r2, %r3;
	mad.lo.s32 	%r212, %r148, 2, 1;
	mul.lo.s32 	%r213, %r211, %r212;
	mul.wide.s32 	%rd98, %r213, 4;
	add.s64 	%rd198, %rd1, %rd98;
	mov.u32 	%r377, %r7;

BB0_23:
	mov.f32 	%f8, %f126;
	add.s32 	%r377, %r377, 1;
	ld.global.f32 	%f9, [%rd198+4];
	setp.leu.f32	%p16, %f8, %f9;
	mov.f32 	%f127, %f9;
	@%p16 bra 	BB0_25;

	ld.global.f32 	%f10, [%rd198];
	st.global.f32 	[%rd198], %f9;
	st.global.f32 	[%rd198+4], %f10;
	mov.f32 	%f127, %f10;

BB0_25:
	mov.f32 	%f126, %f127;
	sub.s32 	%r329, %r379, %r378;
	add.s64 	%rd198, %rd198, 4;
	setp.lt.s32	%p17, %r377, %r329;
	@%p17 bra 	BB0_23;

BB0_26:
	add.s32 	%r378, %r378, 1;
	setp.gt.s32	%p18, %r379, %r378;
	@%p18 bra 	BB0_21;

BB0_27:
	and.b16  	%rs10, %rs17, 255;
	setp.eq.s16	%p19, %rs10, 0;
	mul.wide.s32 	%rd99, %r417, 4;
	add.s64 	%rd100, %rd83, %rd99;
	ld.global.f32 	%f12, [%rd100];
	mul.wide.s32 	%rd102, %r432, 4;
	add.s64 	%rd18, %rd2, %rd102;
	mul.wide.s32 	%rd103, %r334, 4;
	add.s64 	%rd19, %rd1, %rd103;
	mul.wide.s32 	%rd104, %r402, 4;
	add.s64 	%rd21, %rd85, %rd104;
	@%p19 bra 	BB0_33;
	bra.uni 	BB0_28;

BB0_33:
	ld.global.f32 	%f76, [%rd18];
	cvt.f64.f32	%fd39, %f76;
	ld.global.f32 	%f77, [%rd19+-4];
	ld.global.f32 	%f78, [%rd19];
	add.f32 	%f79, %f78, %f77;
	cvt.f64.f32	%fd40, %f79;
	fma.rn.f64 	%fd41, %fd40, 0dBFE0000000000000, %fd39;
	cvt.f64.f32	%fd42, %f12;
	mul.f64 	%fd43, %fd42, %fd41;
	cvt.rzi.s32.f64	%r224, %fd43;
	mov.u32 	%r225, 0;
	max.s32 	%r226, %r225, %r224;
	st.global.u32 	[%rd21], %r226;
	ld.global.f32 	%f129, [%rd19];
	setp.lt.s32	%p22, %r150, 2;
	@%p22 bra 	BB0_37;

	ld.global.f32 	%f80, [%rd19+-4];
	add.f32 	%f81, %f129, %f80;
	cvt.f64.f32	%fd44, %f81;
	mul.f64 	%fd45, %fd44, 0d3FE0000000000000;
	sub.f64 	%fd46, %fd45, %fd85;
	div.rn.f64 	%fd8, %fd46, %fd4;
	mov.u32 	%r336, 1;

BB0_35:
	mov.u32 	%r328, 0;
	sub.s32 	%r327, %r417, %r150;
	add.s32 	%r228, %r327, %r336;
	mul.wide.s32 	%rd111, %r228, 4;
	add.s64 	%rd112, %rd83, %rd111;
	ld.global.f32 	%f82, [%rd112];
	cvt.f64.f32	%fd47, %f82;
	add.s32 	%r229, %r336, %r34;
	mul.wide.s32 	%rd113, %r229, 4;
	add.s64 	%rd114, %rd2, %rd113;
	ld.global.f32 	%f83, [%rd114];
	cvt.f64.f32	%fd48, %f83;
	cvt.rn.f64.s32	%fd49, %r336;
	fma.rn.f64 	%fd50, %fd8, %fd49, %fd85;
	sub.f64 	%fd51, %fd48, %fd50;
	mul.f64 	%fd52, %fd47, %fd51;
	cvt.rzi.s32.f64	%r230, %fd52;
	mad.lo.s32 	%r231, %r336, %r5, %r32;
	mul.wide.s32 	%rd115, %r231, 4;
	add.s64 	%rd116, %rd85, %rd115;
	max.s32 	%r233, %r328, %r230;
	st.global.u32 	[%rd116], %r233;
	add.s32 	%r336, %r336, 1;
	setp.lt.s32	%p23, %r336, %r150;
	@%p23 bra 	BB0_35;

	ld.global.f32 	%f129, [%rd19];

BB0_37:
	ld.global.f32 	%f84, [%rd19+4];
	add.f32 	%f85, %f129, %f84;
	cvt.f64.f32	%fd53, %f85;
	mul.f64 	%fd85, %fd53, 0d3FE0000000000000;
	mov.u16 	%rs17, 1;
	bra.uni 	BB0_38;

BB0_28:
	ld.global.f32 	%f70, [%rd19];
	ld.global.f32 	%f71, [%rd18];
	sub.f32 	%f72, %f71, %f70;
	mul.f32 	%f73, %f12, %f72;
	cvt.rzi.s32.f32	%r214, %f73;
	mov.u32 	%r215, 0;
	max.s32 	%r216, %r215, %r214;
	st.global.u32 	[%rd21], %r216;
	ld.global.f32 	%f128, [%rd19];
	setp.lt.s32	%p20, %r150, 2;
	@%p20 bra 	BB0_32;

	cvt.f64.f32	%fd31, %f128;
	sub.f64 	%fd32, %fd31, %fd85;
	div.rn.f64 	%fd6, %fd32, %fd4;
	mov.u32 	%r335, 1;

BB0_30:
	mov.u32 	%r326, 0;
	sub.s32 	%r325, %r417, %r150;
	add.s32 	%r218, %r325, %r335;
	mul.wide.s32 	%rd105, %r218, 4;
	add.s64 	%rd106, %rd83, %rd105;
	ld.global.f32 	%f74, [%rd106];
	cvt.f64.f32	%fd33, %f74;
	add.s32 	%r219, %r335, %r34;
	mul.wide.s32 	%rd107, %r219, 4;
	add.s64 	%rd108, %rd2, %rd107;
	ld.global.f32 	%f75, [%rd108];
	cvt.f64.f32	%fd34, %f75;
	cvt.rn.f64.s32	%fd35, %r335;
	fma.rn.f64 	%fd36, %fd6, %fd35, %fd85;
	sub.f64 	%fd37, %fd34, %fd36;
	mul.f64 	%fd38, %fd33, %fd37;
	cvt.rzi.s32.f64	%r220, %fd38;
	mad.lo.s32 	%r221, %r335, %r5, %r32;
	mul.wide.s32 	%rd109, %r221, 4;
	add.s64 	%rd110, %rd85, %rd109;
	max.s32 	%r223, %r326, %r220;
	st.global.u32 	[%rd110], %r223;
	add.s32 	%r335, %r335, 1;
	setp.lt.s32	%p21, %r335, %r150;
	@%p21 bra 	BB0_30;

	ld.global.f32 	%f128, [%rd19];

BB0_32:
	cvt.f64.f32	%fd85, %f128;
	add.s32 	%r334, %r334, 1;
	mov.u16 	%rs17, 0;

BB0_38:
	add.s32 	%r417, %r417, %r150;
	add.s32 	%r379, %r379, 1;
	mad.lo.s32 	%r403, %r5, %r150, %r402;
	add.s32 	%r433, %r432, %r150;
	mad.lo.s32 	%r237, %r1, %r2, %r3;
	mul.lo.s32 	%r240, %r154, %r150;
	mad.lo.s32 	%r241, %r237, %r149, %r240;
	add.s32 	%r333, %r333, %r150;
	setp.lt.s32	%p24, %r333, %r241;
	mov.u32 	%r401, %r403;
	mov.u32 	%r405, %r417;
	mov.u32 	%r416, %r405;
	mov.u32 	%r431, %r433;
	@%p24 bra 	BB0_20;

BB0_39:
	mov.u32 	%r429, %r431;
	mov.u32 	%r406, %r416;
	mov.u32 	%r414, %r406;
	mov.u32 	%r399, %r401;
	sub.s32 	%r247, %r8, %r148;
	setp.ge.s32	%p25, %r429, %r247;
	@%p25 bra 	BB0_64;

	cvt.rn.f64.s32	%fd12, %r150;
	mov.u32 	%r400, %r399;
	mov.u32 	%r415, %r414;
	mov.u32 	%r430, %r429;

BB0_41:
	mad.lo.s32 	%r248, %r148, 2, %r7;
	add.s32 	%r249, %r248, 1;
	setp.ge.s32	%p26, %r7, %r249;
	@%p26 bra 	BB0_59;

	not.b32 	%r61, %r148;
	mov.u32 	%r376, %r7;

BB0_43:
	mov.u32 	%r355, %r376;
	mov.u32 	%r62, %r355;
	mul.wide.s32 	%rd117, %r62, 4;
	add.s64 	%rd201, %rd1, %rd117;
	add.s32 	%r250, %r430, %r61;
	mul.wide.s32 	%rd120, %r250, 4;
	add.s64 	%rd121, %rd2, %rd120;
	ld.global.f32 	%f86, [%rd121];
	ld.global.f32 	%f87, [%rd201];
	mov.pred 	%p98, -1;
	setp.neu.f32	%p28, %f87, %f86;
	mov.u32 	%r372, %r62;
	@%p28 bra 	BB0_58;

	add.s32 	%r251, %r430, %r148;
	mul.wide.s32 	%rd123, %r251, 4;
	add.s64 	%rd124, %rd2, %rd123;
	ld.global.f32 	%f131, [%rd124];
	st.global.f32 	[%rd201], %f131;
	setp.ne.s32	%p29, %r62, %r7;
	@%p29 bra 	BB0_46;

	mul.wide.s32 	%rd127, %r7, 4;
	add.s64 	%rd128, %rd1, %rd127;
	ld.global.f32 	%f88, [%rd128+4];
	ld.global.f32 	%f89, [%rd128];
	setp.ltu.f32	%p31, %f89, %f88;
	mov.pred 	%p98, 0;
	mov.u32 	%r349, %r7;
	mov.u32 	%r372, %r349;
	@%p31 bra 	BB0_58;

BB0_46:
	setp.ne.s32	%p32, %r62, %r248;
	@%p32 bra 	BB0_48;

	mad.lo.s32 	%r63, %r148, 2, %r7;
	mul.wide.s32 	%rd129, %r63, 4;
	add.s64 	%rd130, %rd1, %rd129;
	ld.global.f32 	%f90, [%rd130+-4];
	ld.global.f32 	%f91, [%rd130];
	setp.gtu.f32	%p34, %f91, %f90;
	mov.pred 	%p98, 0;
	mov.u32 	%r372, %r63;
	@%p34 bra 	BB0_58;

BB0_48:
	@%p29 bra 	BB0_50;

	mul.wide.s32 	%rd131, %r7, 4;
	add.s64 	%rd214, %rd1, %rd131;
	ld.global.f32 	%f136, [%rd214+4];
	ld.global.f32 	%f135, [%rd214];
	setp.gt.f32	%p36, %f135, %f136;
	@%p36 bra 	BB0_74;
	bra.uni 	BB0_50;

BB0_74:
	shl.b32 	%r324, %r148, 1;
	add.s32 	%r82, %r324, %r7;
	setp.ge.s32	%p69, %r7, %r82;
	setp.leu.f32	%p70, %f135, %f136;
	or.pred  	%p71, %p70, %p69;
	add.s32 	%r340, %r7, 1;
	mul.wide.s32 	%rd148, %r340, 4;
	add.s64 	%rd216, %rd1, %rd148;
	mov.pred 	%p98, 0;
	mov.u64 	%rd215, %rd216;
	mov.u32 	%r350, %r7;
	mov.u32 	%r372, %r350;
	mov.u32 	%r373, %r7;
	@%p71 bra 	BB0_58;

BB0_75:
	mov.u32 	%r85, %r373;
	mov.u64 	%rd51, %rd214;
	mov.u64 	%rd214, %rd216;
	mov.u32 	%r86, %r340;
	st.global.f32 	[%rd215], %f135;
	st.global.f32 	[%rd51], %f136;
	add.s32 	%r340, %r86, 1;
	mul.wide.s32 	%rd149, %r340, 4;
	add.s64 	%rd215, %rd1, %rd149;
	ld.global.f32 	%f136, [%rd51+8];
	ld.global.f32 	%f135, [%rd51+4];
	setp.leu.f32	%p73, %f135, %f136;
	add.s32 	%r264, %r85, 1;
	setp.ge.s32	%p74, %r264, %r82;
	or.pred  	%p75, %p73, %p74;
	add.s64 	%rd216, %rd214, 4;
	mov.u32 	%r88, %r86;
	mov.u32 	%r365, %r88;
	mov.u32 	%r372, %r365;
	mov.u32 	%r373, %r88;
	@!%p75 bra 	BB0_75;
	bra.uni 	BB0_58;

BB0_50:
	@%p32 bra 	BB0_52;

	mul.wide.s32 	%rd133, %r248, 4;
	add.s64 	%rd209, %rd1, %rd133;
	ld.global.f32 	%f134, [%rd209+-4];
	ld.global.f32 	%f133, [%rd209];
	setp.lt.f32	%p38, %f133, %f134;
	@%p38 bra 	BB0_72;
	bra.uni 	BB0_52;

BB0_72:
	setp.ge.s32	%p61, %r7, %r248;
	setp.geu.f32	%p62, %f133, %f134;
	or.pred  	%p63, %p62, %p61;
	add.s32 	%r339, %r248, -1;
	add.s64 	%rd211, %rd209, -4;
	mov.pred 	%p98, 0;
	mov.u32 	%r384, %r248;
	mov.u64 	%rd210, %rd211;
	mov.u32 	%r372, %r248;
	@%p63 bra 	BB0_58;

BB0_73:
	mov.u64 	%rd44, %rd209;
	mov.u64 	%rd209, %rd211;
	mov.u32 	%r79, %r339;
	st.global.f32 	[%rd210], %f133;
	st.global.f32 	[%rd44], %f134;
	add.s32 	%r339, %r79, -1;
	mul.wide.s32 	%rd146, %r339, 4;
	add.s64 	%rd210, %rd1, %rd146;
	ld.global.f32 	%f134, [%rd44+-8];
	ld.global.f32 	%f133, [%rd44+-4];
	setp.geu.f32	%p65, %f133, %f134;
	add.s32 	%r257, %r384, -1;
	setp.le.s32	%p66, %r257, %r7;
	or.pred  	%p67, %p65, %p66;
	add.s64 	%rd211, %rd209, -4;
	mov.u32 	%r384, %r79;
	mov.u32 	%r364, %r384;
	mov.u32 	%r372, %r364;
	@%p67 bra 	BB0_58;
	bra.uni 	BB0_73;

BB0_52:
	ld.global.f32 	%f132, [%rd201+4];
	mov.pred 	%p98, 0;
	setp.eq.f32	%p40, %f131, %f132;
	mov.u32 	%r356, %r62;
	mov.u32 	%r372, %r356;
	@%p40 bra 	BB0_58;

	ld.global.f32 	%f130, [%rd201+-4];
	setp.eq.f32	%p42, %f131, %f130;
	mov.u32 	%r357, %r62;
	mov.u32 	%r372, %r357;
	@%p42 bra 	BB0_58;

	setp.gt.f32	%p43, %f131, %f132;
	@%p43 bra 	BB0_69;
	bra.uni 	BB0_55;

BB0_69:
	setp.leu.f32	%p53, %f131, %f132;
	setp.ge.s32	%p54, %r62, %r248;
	or.pred  	%p55, %p53, %p54;
	mov.u32 	%r360, %r62;
	mov.u32 	%r372, %r360;
	@%p55 bra 	BB0_58;

	add.s64 	%rd205, %rd1, %rd117;
	add.s64 	%rd206, %rd205, 4;
	add.s32 	%r338, %r62, 1;
	mul.wide.s32 	%rd143, %r338, 4;
	add.s64 	%rd203, %rd1, %rd143;
	mov.u32 	%r374, %r62;

BB0_71:
	mov.u64 	%rd37, %rd205;
	mov.u64 	%rd205, %rd206;
	mov.u32 	%r72, %r338;
	st.global.f32 	[%rd203], %f131;
	st.global.f32 	[%rd37], %f132;
	add.s32 	%r338, %r72, 1;
	mul.wide.s32 	%rd144, %r338, 4;
	add.s64 	%rd203, %rd1, %rd144;
	ld.global.f32 	%f132, [%rd37+8];
	ld.global.f32 	%f131, [%rd37+4];
	setp.leu.f32	%p57, %f131, %f132;
	add.s32 	%r256, %r374, 1;
	setp.ge.s32	%p58, %r256, %r248;
	or.pred  	%p59, %p57, %p58;
	add.s64 	%rd206, %rd205, 4;
	mov.u32 	%r374, %r72;
	mov.u32 	%r363, %r374;
	mov.u32 	%r372, %r363;
	@%p59 bra 	BB0_58;
	bra.uni 	BB0_71;

BB0_55:
	setp.lt.f32	%p45, %f131, %f130;
	setp.gt.s32	%p46, %r62, %r7;
	and.pred  	%p47, %p45, %p46;
	mov.u32 	%r358, %r62;
	mov.u32 	%r372, %r358;
	@!%p47 bra 	BB0_58;
	bra.uni 	BB0_56;

BB0_56:
	add.s64 	%rd202, %rd201, -4;
	add.s32 	%r337, %r62, -1;
	mul.wide.s32 	%rd140, %r337, 4;
	add.s64 	%rd199, %rd1, %rd140;
	mov.u32 	%r375, %r62;

BB0_57:
	mov.u64 	%rd29, %rd201;
	mov.u64 	%rd201, %rd202;
	mov.u32 	%r66, %r337;
	st.global.f32 	[%rd199], %f131;
	st.global.f32 	[%rd29], %f130;
	add.s32 	%r337, %r66, -1;
	mul.wide.s32 	%rd141, %r337, 4;
	add.s64 	%rd199, %rd1, %rd141;
	ld.global.f32 	%f130, [%rd29+-8];
	ld.global.f32 	%f131, [%rd29+-4];
	setp.lt.f32	%p49, %f131, %f130;
	add.s32 	%r255, %r375, -1;
	setp.gt.s32	%p50, %r255, %r7;
	and.pred  	%p51, %p49, %p50;
	add.s64 	%rd202, %rd201, -4;
	mov.u32 	%r375, %r66;
	mov.u32 	%r362, %r375;
	mov.u32 	%r372, %r362;
	@%p51 bra 	BB0_57;

BB0_58:
	mov.u32 	%r89, %r372;
	add.s32 	%r376, %r89, 1;
	setp.lt.s32	%p76, %r376, %r249;
	and.pred  	%p77, %p98, %p76;
	@%p77 bra 	BB0_43;

BB0_59:
	mul.wide.s32 	%rd150, %r415, 4;
	add.s64 	%rd151, %rd83, %rd150;
	mul.wide.s32 	%rd152, %r430, 4;
	add.s64 	%rd153, %rd2, %rd152;
	add.s32 	%r267, %r7, %r148;
	mul.wide.s32 	%rd154, %r267, 4;
	add.s64 	%rd155, %rd1, %rd154;
	ld.global.f32 	%f92, [%rd155];
	ld.global.f32 	%f93, [%rd153];
	sub.f32 	%f94, %f93, %f92;
	ld.global.f32 	%f95, [%rd151];
	mul.f32 	%f96, %f95, %f94;
	cvt.rzi.s32.f32	%r268, %f96;
	mul.wide.s32 	%rd156, %r400, 4;
	add.s64 	%rd157, %rd85, %rd156;
	mov.u32 	%r269, 0;
	max.s32 	%r270, %r269, %r268;
	st.global.u32 	[%rd157], %r270;
	ld.global.f32 	%f137, [%rd155];
	setp.lt.s32	%p78, %r150, 2;
	@%p78 bra 	BB0_63;

	cvt.f64.f32	%fd54, %f137;
	sub.f64 	%fd55, %fd54, %fd85;
	div.rn.f64 	%fd14, %fd55, %fd12;
	sub.s32 	%r91, %r415, %r150;
	sub.s32 	%r92, %r430, %r150;
	mul.lo.s32 	%r272, %r5, %r150;
	sub.s32 	%r93, %r400, %r272;
	mov.u32 	%r341, 1;

BB0_61:
	add.s32 	%r273, %r91, %r341;
	mul.wide.s32 	%rd158, %r273, 4;
	add.s64 	%rd159, %rd83, %rd158;
	ld.global.f32 	%f97, [%rd159];
	cvt.f64.f32	%fd56, %f97;
	add.s32 	%r274, %r92, %r341;
	mul.wide.s32 	%rd160, %r274, 4;
	add.s64 	%rd161, %rd2, %rd160;
	ld.global.f32 	%f98, [%rd161];
	cvt.f64.f32	%fd57, %f98;
	cvt.rn.f64.s32	%fd58, %r341;
	fma.rn.f64 	%fd59, %fd14, %fd58, %fd85;
	sub.f64 	%fd60, %fd57, %fd59;
	mul.f64 	%fd61, %fd56, %fd60;
	cvt.rzi.s32.f64	%r275, %fd61;
	mad.lo.s32 	%r276, %r341, %r5, %r93;
	mul.wide.s32 	%rd162, %r276, 4;
	add.s64 	%rd163, %rd85, %rd162;
	max.s32 	%r278, %r269, %r275;
	st.global.u32 	[%rd163], %r278;
	add.s32 	%r341, %r341, 1;
	setp.lt.s32	%p79, %r341, %r150;
	@%p79 bra 	BB0_61;

	ld.global.f32 	%f137, [%rd155];

BB0_63:
	cvt.f64.f32	%fd85, %f137;
	add.s32 	%r415, %r415, %r150;
	mad.lo.s32 	%r400, %r5, %r150, %r400;
	add.s32 	%r430, %r430, %r150;
	setp.lt.s32	%p80, %r430, %r247;
	mov.u32 	%r399, %r400;
	mov.u32 	%r414, %r415;
	mov.u32 	%r429, %r430;
	@%p80 bra 	BB0_41;

BB0_64:
	mov.u32 	%r427, %r429;
	mov.u32 	%r412, %r414;
	mov.u32 	%r397, %r399;
	add.s32 	%r387, %r7, %r148;
	setp.ge.s32	%p81, %r427, %r8;
	@%p81 bra 	BB0_91;

	cvt.rn.f64.s32	%fd17, %r150;
	not.b32 	%r103, %r148;
	add.s32 	%r387, %r7, %r148;
	mul.lo.s32 	%r105, %r5, %r150;
	mad.lo.s32 	%r342, %r148, 2, %r7;
	mov.u16 	%rs18, 0;
	mov.u32 	%r398, %r397;
	mov.u32 	%r413, %r412;
	mov.u32 	%r428, %r427;

BB0_66:
	add.s32 	%r293, %r342, 1;
	setp.ge.s32	%p82, %r7, %r293;
	@%p82 bra 	BB0_79;

	add.s32 	%r294, %r428, %r103;
	mul.wide.s32 	%rd167, %r294, 4;
	add.s64 	%rd60, %rd2, %rd167;
	mov.u32 	%r371, %r7;

BB0_68:
	mov.u32 	%r366, %r371;
	mov.u32 	%r369, %r366;
	mul.wide.s32 	%rd168, %r369, 4;
	add.s64 	%rd217, %rd1, %rd168;
	ld.global.f32 	%f99, [%rd60];
	ld.global.f32 	%f45, [%rd217];
	setp.eq.f32	%p83, %f45, %f99;
	setp.lt.s32	%p84, %r369, %r342;
	and.pred  	%p85, %p83, %p84;
	setp.lt.s32	%p86, %r369, %r293;
	and.pred  	%p87, %p85, %p86;
	@!%p87 bra 	BB0_78;
	bra.uni 	BB0_76;

BB0_76:
	mov.u32 	%r370, %r369;

BB0_77:
	mov.u64 	%rd62, %rd217;
	add.s64 	%rd217, %rd62, 4;
	ld.global.f32 	%f100, [%rd62+4];
	st.global.f32 	[%rd62], %f100;
	st.global.f32 	[%rd62+4], %f45;
	add.s32 	%r370, %r370, 1;
	setp.lt.s32	%p88, %r370, %r293;
	mov.u32 	%r369, %r370;
	@%p88 bra 	BB0_77;

BB0_78:
	add.s32 	%r371, %r369, 1;
	setp.lt.s32	%p89, %r371, %r293;
	@%p89 bra 	BB0_68;

BB0_79:
	mul.wide.s32 	%rd171, %r413, 4;
	add.s64 	%rd172, %rd83, %rd171;
	ld.global.f32 	%f46, [%rd172];
	mul.wide.s32 	%rd173, %r428, 4;
	add.s64 	%rd64, %rd2, %rd173;
	mul.wide.s32 	%rd174, %r387, 4;
	add.s64 	%rd65, %rd1, %rd174;
	mul.wide.s32 	%rd175, %r398, 4;
	add.s64 	%rd66, %rd85, %rd175;
	and.b16  	%rs14, %rs18, 255;
	setp.eq.s16	%p90, %rs14, 0;
	@%p90 bra 	BB0_85;
	bra.uni 	BB0_80;

BB0_85:
	ld.global.f32 	%f107, [%rd64];
	cvt.f64.f32	%fd70, %f107;
	ld.global.f32 	%f108, [%rd65+-4];
	ld.global.f32 	%f109, [%rd65];
	add.f32 	%f110, %f109, %f108;
	cvt.f64.f32	%fd71, %f110;
	fma.rn.f64 	%fd72, %fd71, 0dBFE0000000000000, %fd70;
	cvt.f64.f32	%fd73, %f46;
	mul.f64 	%fd74, %fd73, %fd72;
	cvt.rzi.s32.f64	%r309, %fd74;
	mov.u32 	%r310, 0;
	max.s32 	%r311, %r310, %r309;
	st.global.u32 	[%rd66], %r311;
	ld.global.f32 	%f139, [%rd65];
	setp.lt.s32	%p93, %r150, 2;
	@%p93 bra 	BB0_89;

	ld.global.f32 	%f111, [%rd65+-4];
	add.f32 	%f112, %f139, %f111;
	cvt.f64.f32	%fd75, %f112;
	mul.f64 	%fd76, %fd75, 0d3FE0000000000000;
	sub.f64 	%fd77, %fd76, %fd85;
	div.rn.f64 	%fd21, %fd77, %fd17;
	sub.s32 	%r124, %r413, %r150;
	sub.s32 	%r125, %r428, %r150;
	sub.s32 	%r126, %r398, %r105;
	mov.u32 	%r386, 1;

BB0_87:
	add.s32 	%r314, %r124, %r386;
	mul.wide.s32 	%rd182, %r314, 4;
	add.s64 	%rd183, %rd83, %rd182;
	ld.global.f32 	%f113, [%rd183];
	cvt.f64.f32	%fd78, %f113;
	add.s32 	%r315, %r125, %r386;
	mul.wide.s32 	%rd184, %r315, 4;
	add.s64 	%rd185, %rd2, %rd184;
	ld.global.f32 	%f114, [%rd185];
	cvt.f64.f32	%fd79, %f114;
	cvt.rn.f64.s32	%fd80, %r386;
	fma.rn.f64 	%fd81, %fd21, %fd80, %fd85;
	sub.f64 	%fd82, %fd79, %fd81;
	mul.f64 	%fd83, %fd78, %fd82;
	cvt.rzi.s32.f64	%r316, %fd83;
	mad.lo.s32 	%r317, %r386, %r5, %r126;
	mul.wide.s32 	%rd186, %r317, 4;
	add.s64 	%rd187, %rd85, %rd186;
	max.s32 	%r319, %r310, %r316;
	st.global.u32 	[%rd187], %r319;
	add.s32 	%r386, %r386, 1;
	setp.lt.s32	%p94, %r386, %r150;
	@%p94 bra 	BB0_87;

	ld.global.f32 	%f139, [%rd65];

BB0_89:
	add.s32 	%r387, %r387, -1;
	ld.global.f32 	%f115, [%rd65+4];
	add.f32 	%f116, %f139, %f115;
	cvt.f64.f32	%fd84, %f116;
	mul.f64 	%fd85, %fd84, 0d3FE0000000000000;
	mov.u16 	%rs18, 1;
	bra.uni 	BB0_90;

BB0_80:
	ld.global.f32 	%f101, [%rd65];
	ld.global.f32 	%f102, [%rd64];
	sub.f32 	%f103, %f102, %f101;
	mul.f32 	%f104, %f46, %f103;
	cvt.rzi.s32.f32	%r298, %f104;
	mov.u32 	%r299, 0;
	max.s32 	%r300, %r299, %r298;
	st.global.u32 	[%rd66], %r300;
	ld.global.f32 	%f138, [%rd65];
	setp.lt.s32	%p91, %r150, 2;
	@%p91 bra 	BB0_84;

	cvt.f64.f32	%fd62, %f138;
	sub.f64 	%fd63, %fd62, %fd85;
	div.rn.f64 	%fd19, %fd63, %fd17;
	sub.s32 	%r118, %r413, %r150;
	sub.s32 	%r119, %r428, %r150;
	sub.s32 	%r120, %r398, %r105;
	mov.u32 	%r385, 1;

BB0_82:
	add.s32 	%r303, %r118, %r385;
	mul.wide.s32 	%rd176, %r303, 4;
	add.s64 	%rd177, %rd83, %rd176;
	ld.global.f32 	%f105, [%rd177];
	cvt.f64.f32	%fd64, %f105;
	add.s32 	%r304, %r119, %r385;
	mul.wide.s32 	%rd178, %r304, 4;
	add.s64 	%rd179, %rd2, %rd178;
	ld.global.f32 	%f106, [%rd179];
	cvt.f64.f32	%fd65, %f106;
	cvt.rn.f64.s32	%fd66, %r385;
	fma.rn.f64 	%fd67, %fd19, %fd66, %fd85;
	sub.f64 	%fd68, %fd65, %fd67;
	mul.f64 	%fd69, %fd64, %fd68;
	cvt.rzi.s32.f64	%r305, %fd69;
	mad.lo.s32 	%r306, %r385, %r5, %r120;
	mul.wide.s32 	%rd180, %r306, 4;
	add.s64 	%rd181, %rd85, %rd180;
	max.s32 	%r308, %r299, %r305;
	st.global.u32 	[%rd181], %r308;
	add.s32 	%r385, %r385, 1;
	setp.lt.s32	%p92, %r385, %r150;
	@%p92 bra 	BB0_82;

	ld.global.f32 	%f138, [%rd65];

BB0_84:
	cvt.f64.f32	%fd85, %f138;
	add.s32 	%r387, %r387, 1;
	mov.u16 	%rs18, 0;

BB0_90:
	add.s32 	%r342, %r342, -1;
	add.s32 	%r413, %r413, %r150;
	add.s32 	%r398, %r398, %r105;
	add.s32 	%r428, %r428, %r150;
	setp.lt.s32	%p95, %r428, %r8;
	mov.u32 	%r397, %r398;
	mov.u32 	%r412, %r413;
	mov.u32 	%r427, %r428;
	@%p95 bra 	BB0_66;

BB0_91:
	sub.s32 	%r435, %r412, %r150;
	sub.s32 	%r436, %r427, %r150;
	mul.lo.s32 	%r320, %r5, %r150;
	sub.s32 	%r434, %r397, %r320;
	mul.wide.s32 	%rd188, %r387, 4;
	add.s64 	%rd67, %rd1, %rd188;
	setp.ge.s32	%p96, %r434, %r151;
	@%p96 bra 	BB0_93;

BB0_92:
	mul.wide.s32 	%rd189, %r435, 4;
	add.s64 	%rd190, %rd83, %rd189;
	mul.wide.s32 	%rd191, %r436, 4;
	add.s64 	%rd192, %rd2, %rd191;
	ld.global.f32 	%f117, [%rd67];
	ld.global.f32 	%f118, [%rd192];
	sub.f32 	%f119, %f118, %f117;
	ld.global.f32 	%f120, [%rd190];
	mul.f32 	%f121, %f120, %f119;
	cvt.rzi.s32.f32	%r321, %f121;
	mul.wide.s32 	%rd193, %r434, 4;
	add.s64 	%rd194, %rd85, %rd193;
	mov.u32 	%r322, 0;
	max.s32 	%r323, %r322, %r321;
	st.global.u32 	[%rd194], %r323;
	add.s32 	%r435, %r435, 1;
	add.s32 	%r436, %r436, 1;
	add.s32 	%r434, %r434, %r5;
	setp.lt.s32	%p97, %r434, %r151;
	@%p97 bra 	BB0_92;

BB0_93:
	ret;
}


