------- FILE main.s LEVEL 1 PASS 2
      1  fffe					      processor	6502
      2  10000 ????
      3  10000 ????						; Stella assertions for "make debug"
      4  10000 ????				       mac	assert_runtime
      5  10000 ????			    .COND      SET	{1}
      6  10000 ????				       echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      7  10000 ????				       endm
      8  10000 ????
      9  10000 ????						; Global headers
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE main.s
------- FILE macro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"macro.h"
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  0000 ????
      4  0000 ????	       00 6a	   VERSION_MACRO =	106
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  0000 ????						; contents, or would like to add something, please write to me
     17  0000 ????						; (atari2600@taswegian.com) with your contribution.
     18  0000 ????						;
     19  0000 ????						; Latest Revisions...
     20  0000 ????						;
     21  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  0000 ????						;			   used for code assembly.
     25  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  0000 ????						;
     27  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  0000 ????						;
     29  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  0000 ????						;			   (standardised macro for vertical synch code)
     31  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     32  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  0000 ????						; 1.0	22/MAR/2003		Initial release
     34  0000 ????
     35  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     36  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  0000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     38  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  0000 ????						;   registers and require them to be defined first).
     40  0000 ????
     41  0000 ????						; Available macros...
     42  0000 ????						;   SLEEP n		 - sleep for n cycles
     43  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  0000 ????
     47  0000 ????						;-------------------------------------------------------------------------------
     48  0000 ????						; SLEEP duration
     49  0000 ????						; Original author: Thomas Jentzsch
     50  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  0000 ????						; useful for code where precise timing is required.
     52  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  0000 ????
     56  0000 ????				      MAC	sleep
     57  0000 ????			   .CYCLES    SET	{1}
     58  0000 ????
     59  0000 ????				      IF	.CYCLES < 2
     60  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  0000 ????				      ERR
     62  0000 ????				      ENDIF
     63  0000 ????
     64  0000 ????				      IF	.CYCLES & 1
     65  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     66  0000 ????				      nop	0
     67  0000 ????				      ELSE
     68  0000 ????				      bit	VSYNC
     69  0000 ????				      ENDIF
     70  0000 ????			   .CYCLES    SET	.CYCLES - 3
     71  0000 ????				      ENDIF
     72  0000 ????
     73  0000 ????				      REPEAT	.CYCLES / 2
     74  0000 ????				      nop
     75  0000 ????				      REPEND
     76  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     77  0000 ????
     78  0000 ????						;-------------------------------------------------------------------------------
     79  0000 ????						; VERTICAL_SYNC
     80  0000 ????						; revised version by Edwin Blink -- saves bytes!
     81  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  0000 ????						; Note: Alters the accumulator
     83  0000 ????
     84  0000 ????						; OUT: A = 0
     85  0000 ????
     86  0000 ????				      MAC	vertical_sync
     87  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  0000 ????				      sta	VSYNC
     90  0000 ????				      lsr
     91  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     92  0000 ????				      ENDM
     93  0000 ????
     94  0000 ????						;-------------------------------------------------------------------------------
     95  0000 ????						; CLEAN_START
     96  0000 ????						; Original author: Andrew Davie
     97  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  0000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  0000 ????						; Use as very first section of code on boot (ie: at reset)
    101  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  0000 ????
    103  0000 ????				      MAC	clean_start
    104  0000 ????				      sei
    105  0000 ????				      cld
    106  0000 ????
    107  0000 ????				      ldx	#0
    108  0000 ????				      txa
    109  0000 ????				      tay
    110  0000 ????			   .CLEAR_STACK dex
    111  0000 ????				      txs
    112  0000 ????				      pha
    113  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  0000 ????
    115  0000 ????				      ENDM
    116  0000 ????
    117  0000 ????						;-------------------------------------------------------
    118  0000 ????						; SET_POINTER
    119  0000 ????						; Original author: Manuel Rotschkar
    120  0000 ????						;
    121  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  0000 ????						;
    123  0000 ????						; Usage: SET_POINTER pointer, address
    124  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  0000 ????						;
    126  0000 ????						; Note: Alters the accumulator, NZ flags
    127  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  0000 ????						; IN 2: absolute address
    129  0000 ????
    130  0000 ????				      MAC	set_pointer
    131  0000 ????			   .POINTER   SET	{1}
    132  0000 ????			   .ADDRESS   SET	{2}
    133  0000 ????
    134  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  0000 ????				      STA	.POINTER	; Store in pointer
    136  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    137  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    138  0000 ????
    139  0000 ????				      ENDM
    140  0000 ????
    141  0000 ????						;-------------------------------------------------------
    142  0000 ????						; BOUNDARY byte#
    143  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  0000 ????						;
    145  0000 ????						; Push data to a certain position inside a page and keep count of how
    146  0000 ????						; many free bytes the programmer will have.
    147  0000 ????						;
    148  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  0000 ????
    150  0000 ????			   .FREE_BYTES SET	0
    151  0000 ????				      MAC	boundary
    152  0000 ????				      REPEAT	256
    153  0000 ????				      IF	<. % {1} = 0
    154  0000 ????				      MEXIT
    155  0000 ????				      ELSE
    156  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    157  0000 ????				      .byte	$00
    158  0000 ????				      ENDIF
    159  0000 ????				      REPEND
    160  0000 ????				      ENDM
    161  0000 ????
    162  0000 ????
    163  0000 ????						; EOF
------- FILE main.s
------- FILE xmacro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"xmacro.h"
      1  0000 ????
      2  0000 ????						;-------------------------------------------------------
      3  0000 ????						; Usage: TIMER_SETUP lines
      4  0000 ????						; where lines is the number of scanlines to skip (> 2).
      5  0000 ????						; The timer will be set so that it expires before this number
      6  0000 ????						; of scanlines. A WSYNC will be done first.
      7  0000 ????
      8  0000 ????				      MAC	timer_setup
      9  0000 ????			   .lines     SET	{1}
     10  0000 ????				      lda	#(((.lines)*76-14)/64)
     11  0000 ????				      sta	WSYNC
     12  0000 ????				      sta	TIM64T
     13  0000 ????				      ENDM
     14  0000 ????
     15  0000 ????						;-------------------------------------------------------
     16  0000 ????						; Use with TIMER_SETUP to wait for timer to complete.
     17  0000 ????						; You may want to do a WSYNC afterwards, since the timer
     18  0000 ????						; is not accurate to the beginning/end of a scanline.
     19  0000 ????
     20  0000 ????				      MAC	timer_wait
     21  0000 ????			   .waittimer
     22  0000 ????				      lda	INTIM
     23  0000 ????				      bne	.waittimer
     24  0000 ????				      sta	WSYNC
     25  0000 ????				      ENDM
     26  0000 ????
------- FILE main.s
     13  0000 ????
     14  0000 ????						; RAM and constants
------- FILE vars.s LEVEL 2 PASS 2
      0  0000 ????				      include	"vars.s"
      1 U008f ????				      seg.u	Variables
      2 U0080					      org	$80
      3 U0080
      4 U0080		       00	   Temp       byte.b
      5 U0081
      6 U0081							; Counters
      7 U0081		       00	   RowCount   byte.b
      8 U0082		       00	   LoopCount  byte.b
      9 U0083		       00	   FrameCount byte.b
     10 U0084
     11 U0084		       00	   YP1	      byte.b
     12 U0085		       00	   SpriteEnd  byte.b
     13 U0086		       00	   XPos       byte.b		; X position of player sprite
     14 U0087
     15 U0087
     16 U0087		       00	   Speed1     byte.b
     17 U0088		       00	   Speed2     byte.b
     18 U0089
     19 U0089		       00	   YPos       byte.b		; Y position of player sprite
     20 U008a		       00	   YPos2      byte.b
     21 U008b
     22 U008b		       00	   GEM_02_TARGET byte.b
     23 U008c
     24 U008c		       00	   JMP_ADDR   byte.b
     25 U008d		       00	   JMP_ADDR_2 byte.b
     26 U008e
     27 U008e		       00	   ROW_DEMO_INDEX byte.b
     28 U008f
     29 U008f							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     30 U008f
     31 U008f		       00 10	   ROW_COUNT  equ	16
     32 U008f
     33 U008f		       00 02	   SIGNAL_LINE equ	$02
     34 U008f
     35 U008f		       f1 00	   KERNEL_START equ	$f100
     36 U008f
     37 U008f		       f0 40	   KERNEL_STORAGE_W equ	$f040	; could be max(frame_1_end, frame_2_end)
     38 U008f		       f1 40	   KERNEL_STORAGE_R equ	$f140
     39 U008f
     40 U008f							; Sprites
     41 U008f
     42 U008f							; Nusiz
     43 U008f		       00 13	   THREE_COPIES equ	%00010011
     44 U008f
     45 U008f							; Frame 1 sprites
     46 U008f		       00 60	   EMR1       equ	%01100000
     47 U008f		       00 06	   EMR2       equ	%00000110
     48 U008f		       00 66	   EMR3       equ	%01100110
     49 U008f
     50 U008f							; Frame 2 sprites
     51 U008f		       00 c0	   T1	      equ	%11000000
     52 U008f		       00 0c	   T2	      equ	%00001100
     53 U008f		       00 cc	   T3	      equ	%11001100
     54 U008f
     55 U008f							; Shorthands
     56 U008f
     57 U008f		       00 87	   SET_0_0    equ	$87	; SAX (AXS)
     58 U008f		       00 85	   SET_1_0    equ	$85	; STA
     59 U008f		       00 86	   SET_0_1    equ	$86	; STX
     60 U008f		       00 84	   SET_1_1    equ	$84	; STY
     61 U008f
     62 U008f		       00 86	   SET_0_L    equ	$86	; STX
     63 U008f		       00 85	   SET_1_L    equ	$85	; STA
     64 U008f
     65 U008f		       00 85	   SET_0_R    equ	$85	; STA
     66 U008f		       00 84	   SET_1_R    equ	$84	; STY
     67 U008f
     68 U008f							; Gem enabling/disabling globally
     69 U008f
     70 U008f							; ; all off
     71 U008f							; GEM_00 equ SET_0_0
     72 U008f							; GEM_02 equ SET_0_0
     73 U008f							; GEM_04 equ SET_0_0
     74 U008f							; GEM_06 equ SET_0_0
     75 U008f							; GEM_08 equ SET_0_L
     76 U008f							; GEM_09 equ SET_0_0
     77 U008f							; GEM_11 equ SET_0_0
     78 U008f							; GEM_13 equ SET_0_0
     79 U008f							; GEM_15 equ SET_0_0
     80 U008f							; GEM_17 equ SET_0_R
     81 U008f							; GEM_18 equ SET_0_0
     82 U008f							; GEM_20 equ SET_0_0
     83 U008f							; GEM_22 equ SET_0_0
     84 U008f							; GEM_24 equ SET_0_0
     85 U008f
     86 U008f							; all on
     87 U008f		       00 84	   GEM_00     equ	SET_1_1
     88 U008f		       00 84	   GEM_02     equ	SET_1_1
     89 U008f		       00 84	   GEM_04     equ	SET_1_1
     90 U008f		       00 84	   GEM_06     equ	SET_1_1
     91 U008f		       00 85	   GEM_08     equ	SET_1_L
     92 U008f		       00 84	   GEM_09     equ	SET_1_1
     93 U008f		       00 84	   GEM_11     equ	SET_1_1
     94 U008f		       00 84	   GEM_13     equ	SET_1_1
     95 U008f		       00 84	   GEM_15     equ	SET_1_1
     96 U008f		       00 84	   GEM_17     equ	SET_1_R
     97 U008f		       00 84	   GEM_18     equ	SET_1_1
     98 U008f		       00 84	   GEM_20     equ	SET_1_1
     99 U008f		       00 84	   GEM_22     equ	SET_1_1
    100 U008f		       00 84	   GEM_24     equ	SET_1_1
    101 U008f
    102 U008f							; ; odd on
    103 U008f							; GEM_00 equ SET_1_0
    104 U008f							; GEM_02 equ SET_1_0
    105 U008f							; GEM_04 equ SET_1_0
    106 U008f							; GEM_06 equ SET_1_0
    107 U008f							; GEM_08 equ SET_1_L
    108 U008f							; GEM_09 equ SET_0_1
    109 U008f							; GEM_11 equ SET_0_1
    110 U008f							; GEM_13 equ SET_0_1
    111 U008f							; GEM_15 equ SET_0_1
    112 U008f							; GEM_17 equ SET_0_R
    113 U008f							; GEM_18 equ SET_1_0
    114 U008f							; GEM_20 equ SET_1_0
    115 U008f							; GEM_22 equ SET_1_0
    116 U008f							; GEM_24 equ SET_1_0
    117 U008f
    118 U008f							; ; even on
    119 U008f							; GEM_00 equ SET_0_1
    120 U008f							; GEM_02 equ SET_0_1
    121 U008f							; GEM_04 equ SET_0_1
    122 U008f							; GEM_06 equ SET_0_1
    123 U008f							; GEM_08 equ SET_0_L
    124 U008f							; GEM_09 equ SET_1_0
    125 U008f							; GEM_11 equ SET_1_0
    126 U008f							; GEM_13 equ SET_1_0
    127 U008f							; GEM_15 equ SET_1_0
    128 U008f							; GEM_17 equ SET_1_R
    129 U008f							; GEM_18 equ SET_0_1
    130 U008f							; GEM_20 equ SET_0_1
    131 U008f							; GEM_22 equ SET_0_1
    132 U008f							; GEM_24 equ SET_0_1
    133 U008f
    134 U008f							; Colors
    135 U008f
    136 U008f		       00 42	   COL_BG     equ	$42
    137 U008f		       00 cc	   COL_EMERALD equ	$CC
    138 U008f		       00 cc	   COL_EMERALD_2 equ	$CC
    139 U008f
    140 U008f							; HMOVE values
    141 U008f
    142 U008f		       00 27	   EMERALD_MI_HMOVE_S equ	39
    143 U008f		       00 d0	   EMERALD_MI_HMOVE_2 equ	$d0
    144 U008f		       00 10	   EMERALD_MI_HMOVE_3 equ	$10
    145 U008f
    146 U008f							; Sprite details
    147 U008f
    148 U008f		       00 09	   SPRITE_HEIGHT equ	9
    149 U008f
    150 U008f
    151 U008f		       00 07	   EMERALD_SP_COLOR equ	COLUP1
    152 U008f		       00 1c	   EMERALD_SP equ	GRP1
    153 U008f		       00 1e	   EMERALD_MI_ENABLE equ	ENAM1
    154 U008f		       00 11	   EMERALD_SP_RESET equ	RESP1
    155 U008f		       00 13	   EMERALD_MI_RESET equ	RESM1
    156 U008f		       00 21	   EMERALD_SP_HMOVE equ	HMP1
    157 U008f		       00 23	   EMERALD_MI_HMOVE equ	HMM1
    158 U008f		       00 05	   EMERALD_COPIES equ	NUSIZ1
    159 U008f
    160 U008f		       00 1b	   JET_SP     equ	GRP0
    161 U008f		       00 10	   JET_SP_RESET equ	RESP0
    162 U008f		       00 20	   JET_SP_HMOVE equ	HMP0
    163 U008f		       00 06	   JET_SP_COLOR equ	COLUP0
    164 U008f
    165 U008f
    166 U008f							; Offset from the sprite label to the point
    167 U008f							; at which the sprite actually starts. This is the 0-padding
    168 U008f							; FRAME_OFFSET equ 53
    169 U008f
    170 U008f							; Spriteend is HEIGHT_OFFSET - YPos
    171 U008f		       00 c8	   HEIGHT_OFFSET equ	200
    172 U008f
    173 U008f							; Compared with YPos
    174 U008f		       00 3e	   FLOOR_OFFSET equ	62
    175 U008f		       00 be	   CEILING_OFFSET equ	190
    176 U008f
    177 U008f							; Starting player position
    178 U008f		       00 3e	   YPosStart  equ	62
    179 U008f		       00 37	   XPosStart  equ	55
    180 U008f
    181 U008f							; Top left corner
    182 U008f							; YPosStart equ 190
    183 U008f							; XPosStart equ 28
    184 U008f
    185 U008f
    186 U008f		       00 07	   FrameSkip  equ	%111
    187 U008f							; FrameSkip equ %1
------- FILE main.s
     16 U008f
     17 U008f							; Bank 1
     18  e000 ????				      seg	CodeBank1
     19  d000					      org	$D000
     20  d000					      rorg	$F000
     21  d000		       00	   BANK1      byte.b
     22  d200					      org	$d200
     23  d200					      rorg	$d200
     24  d200				   Bank1Start
     25  d200		       ad fa ff 	      lda	$fffa
     26  d203		       ea		      nop
     27  d204		       ea		      nop
     28  d205		       ea		      nop
     29  d206
     30  dffc					      org	$dffc
     31  dffc					      rorg	$fffc
     32  dffc		       00 d2		      .word.w	Bank1Start
     33  dffe		       00 d2		      .word.w	Bank1Start
     34  e000
     35  e000							; Bank 2
     36  f000 ????				      seg	CodeBank2
     37  e000					      org	$E000
     38  e000					      rorg	$F000
     39  e000		       00	   BANK2      byte.b
     40  e200					      org	$e200
     41  e200					      rorg	$f200
     42  e200				   Bank2Start
     43  e200		       ad fa ff 	      lda	$fffa
     44  e203		       ea		      nop
     45  e204		       ea		      nop
     46  e205		       ea		      nop
     47  e206
     48  effc					      org	$effc
     49  effc					      rorg	$fffc
     50  effc		       00 f2		      .word.w	Bank2Start
     51  effe		       00 f2		      .word.w	Bank2Start
     52  f000
     53  f000							; Bank 3
     54  10000 ????				       seg	CodeBank3
     55  f000					      org	$F000
     56  f000					      rorg	$F000
     57  f000		       00	   BANK3      byte.b
     58  f200					      org	$f200
     59  f200					      rorg	$f200
     60  f200				   Bank3Start
     61  f200		       ad fa ff 	      lda	$fffa
     62  f203		       ea		      nop
     63  f204		       ea		      nop
     64  f205		       ea		      nop
     65  f206		       4c 09 f2 	      jmp	Start
     66  f209
     67  f209							; Bank 3 source code
------- FILE init.s LEVEL 2 PASS 2
      0  f209					      include	"init.s"
      1  f209							; Game Initialization after power on or reset
      2  f209
      3  f209				   Start
      0  f209					      CLEAN_START
      1  f209		       78		      sei
      2  f20a		       d8		      cld
      3  f20b
      4  f20b		       a2 00		      ldx	#0
      5  f20d		       8a		      txa
      6  f20e		       a8		      tay
      7  f20f		       ca	   .CLEAR_STACK dex
      8  f210		       9a		      txs
      9  f211		       48		      pha
     10  f212		       d0 fb		      bne	.CLEAR_STACK
     11  f214
      5  f214		       a9 00		      lda	#0
      6  f216		       85 83		      sta	FrameCount
      7  f218
      8  f218							; P0 has three copies
      9  f218		       a9 13		      lda	#%00010011
     10  f21a		       85 05		      sta	EMERALD_COPIES
     11  f21c
     12  f21c		       a9 00		      lda	#$00
     13  f21e		       85 09		      sta	COLUBK
     14  f220		       a9 01		      lda	#%00000001
     15  f222		       85 0a		      sta	CTRLPF	; reflect playfield
     16  f224
     17  f224							; Disable VDEL
     18  f224		       a9 00		      lda	#0
     19  f226		       85 25		      sta	VDELP0
     20  f228		       85 26		      sta	VDELP1
     21  f22a
     22  f22a
     23  f22a							; Player 0
     24  f22a		       a2 cc		      ldx	#COL_EMERALD
     25  f22c		       86 07		      stx	EMERALD_SP_COLOR
     26  f22e
     27  f22e							; Player 1
     28  f22e		       a9 0f		      lda	#$0f
     29  f230		       85 06		      sta	JET_SP_COLOR
     30  f232		       a9 00		      lda	#$00
     31  f234		       85 1b		      sta	JET_SP
     32  f236
     33  f236							; Positions
     34  f236		       a9 3e		      lda	#YPosStart
     35  f238		       85 89		      sta	YPos
     36  f23a		       a9 37		      lda	#XPosStart
     37  f23c		       85 86		      sta	XPos
     38  f23e		       a9 00		      lda	#0
     39  f240		       85 87		      sta	Speed1
     40  f242		       85 88		      sta	Speed2
     41  f244		       85 8a		      sta	YPos2
     42  f246
     43  f246		       a9 00		      lda	#0
     44  f248		       85 8e		      sta	ROW_DEMO_INDEX
     45  f24a
     46  f24a							; Start with vertical sync (to reset frame)
     47  f24a		       4c 6f f3 	      jmp	VerticalSync
------- FILE main.s
------- FILE loader.s LEVEL 2 PASS 2
      0  f24d					      include	"loader.s"
      1  f24d							; Copies the gem kernel to RAM
      2  f24d
      3  f24d					      mac	emeralds_two
      4  f24d				   .target    SET	{1}
      5  f24d					      ldx	#%11
      6  f24d					      .byte	$CB, $0	; axs
      7  f24d					      ldy	map_full,X
      8  f24d					      sty	[.target - storage + KERNEL_STORAGE_W]
      9  f24d					      ror
     10  f24d					      ror
     11  f24d					      endm
     12  f24d
     13  f24d					      mac	emeralds_two_skip
     14  f24d					      ror
     15  f24d					      ror
     16  f24d					      endm
     17  f24d
     18  f24d					      mac	emeralds_one
     19  f24d				   .target    SET	{1}
     20  f24d				   .source    SET	{2}
     21  f24d					      tax
     22  f24d					      and	#%1
     23  f24d					      tay
     24  f24d					      lda	.source,Y
     25  f24d					      sta	[.target - storage + KERNEL_STORAGE_W]
     26  f24d					      txa
     27  f24d					      ror
     28  f24d					      endm
     29  f24d
     30  f24d					      mac	emeralds_one_skip
     31  f24d					      ror
     32  f24d					      endm
     33  f24d
     34  f24d
     35  f24d							; Map
     36  f24d
     37  f250		       00 00 00 	      align	8
     38  f250				   map_full
     39  f250		       87		      .byte.b	SET_0_0	; 00
     40  f251		       86		      .byte.b	SET_0_1	; 01
     41  f252		       85		      .byte.b	SET_1_0	; 10
     42  f253		       84		      .byte.b	SET_1_1	; 11
     43  f254				   map_missle_l
     44  f254		       86		      .byte.b	SET_0_L	; 0
     45  f255		       85		      .byte.b	SET_1_L	; 1
     46  f256				   map_missle_r
     47  f256		       85		      .byte.b	SET_0_R	; 0
     48  f257		       84		      .byte.b	SET_1_R	; 1
     49  f258
     50  f258
     51  f258							; Frame Copying
     52  f258
     53  f258				   CopyFrame  subroutine
     54  f258							; FRAMESWITCH
     55  f258		       a9 01		      lda	#01
     56  f25a		       25 83		      and	FrameCount
     57  f25c		       f0 03		      beq	CopyFrame1Kernel
     58  f25e		       4c e8 f2 	      jmp	CopyFrame2Kernel
     59  f261
     60  f261							; Copy: KERNEL 1
     61  f261				   CopyFrame1Kernel subroutine
     62  f261		       a0 2d		      ldy	#(kernel_1_end - kernel_1_start)-1
     63  f263				   .loop
     64  f263		       b9 00 f7 	      lda	kernel_1_start,Y
     65  f266		       99 00 10 	      sta	$1000,Y
     66  f269		       88		      dey
     67  f26a		       d0 f7		      bne	.loop
     68  f26c		       ad 00 f7 	      lda	kernel_1_start
     69  f26f		       8d 00 10 	      sta	$1000
     70  f272
     71  f272				   LoadGemState
     72  f272		       a6 8e		      ldx	ROW_DEMO_INDEX
     73  f274		       bd 23 f8 	      lda	level_01+3,X
      0  f277					      EMERALDS_TWO_SKIP
      1  f277		       6a		      ror
      2  f278		       6a		      ror
      0  f279					      EMERALDS_TWO	storage_22
      1  f279				   .target    SET	storage_22
      2  f279		       a2 03		      ldx	#%11
      3  f27b		       cb 00		      .byte.b	$CB, $0
      4  f27d		       bc 50 f2 	      ldy	map_full,X
      5  f280		       8c 46 f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f283		       6a		      ror
      7  f284		       6a		      ror
      0  f285					      EMERALDS_TWO_SKIP
      1  f285		       6a		      ror
      2  f286		       6a		      ror
      0  f287					      EMERALDS_TWO	storage_18
      1  f287				   .target    SET	storage_18
      2  f287		       a2 03		      ldx	#%11
      3  f289		       cb 00		      .byte.b	$CB, $0
      4  f28b		       bc 50 f2 	      ldy	map_full,X
      5  f28e		       8c 45 f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f291		       6a		      ror
      7  f292		       6a		      ror
     78  f293
     79  f293		       a6 8e		      ldx	ROW_DEMO_INDEX
     80  f295		       bd 22 f8 	      lda	level_01+2,X
      0  f298					      EMERALDS_ONE	storage_17, map_missle_r
      1  f298				   .target    SET	storage_17
      2  f298				   .source    SET	map_missle_r
      3  f298		       aa		      tax
      4  f299		       29 01		      and	#%1
      5  f29b		       a8		      tay
      6  f29c		       b9 56 f2 	      lda	.source,Y
      7  f29f		       8d 44 f0 	      sta	[.target - storage + KERNEL_STORAGE_W]
      8  f2a2		       8a		      txa
      9  f2a3		       6a		      ror
      0  f2a4					      EMERALDS_TWO_SKIP
      1  f2a4		       6a		      ror
      2  f2a5		       6a		      ror
      0  f2a6					      EMERALDS_TWO	storage_13
      1  f2a6				   .target    SET	storage_13
      2  f2a6		       a2 03		      ldx	#%11
      3  f2a8		       cb 00		      .byte.b	$CB, $0
      4  f2aa		       bc 50 f2 	      ldy	map_full,X
      5  f2ad		       8c 43 f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f2b0		       6a		      ror
      7  f2b1		       6a		      ror
      0  f2b2					      EMERALDS_TWO_SKIP
      1  f2b2		       6a		      ror
      2  f2b3		       6a		      ror
     85  f2b4
     86  f2b4		       a6 8e		      ldx	ROW_DEMO_INDEX
     87  f2b6		       bd 21 f8 	      lda	level_01+1,X
      0  f2b9					      EMERALDS_TWO	storage_09
      1  f2b9				   .target    SET	storage_09
      2  f2b9		       a2 03		      ldx	#%11
      3  f2bb		       cb 00		      .byte.b	$CB, $0
      4  f2bd		       bc 50 f2 	      ldy	map_full,X
      5  f2c0		       8c 42 f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f2c3		       6a		      ror
      7  f2c4		       6a		      ror
      0  f2c5					      EMERALDS_ONE_SKIP
      1  f2c5		       6a		      ror
      0  f2c6					      EMERALDS_TWO_SKIP
      1  f2c6		       6a		      ror
      2  f2c7		       6a		      ror
      0  f2c8					      EMERALDS_TWO	storage_04
      1  f2c8				   .target    SET	storage_04
      2  f2c8		       a2 03		      ldx	#%11
      3  f2ca		       cb 00		      .byte.b	$CB, $0
      4  f2cc		       bc 50 f2 	      ldy	map_full,X
      5  f2cf		       8c 41 f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f2d2		       6a		      ror
      7  f2d3		       6a		      ror
     92  f2d4
     93  f2d4		       a6 8e		      ldx	ROW_DEMO_INDEX
     94  f2d6		       bd 20 f8 	      lda	level_01+0,X
      0  f2d9					      EMERALDS_TWO_SKIP
      1  f2d9		       6a		      ror
      2  f2da		       6a		      ror
      0  f2db					      EMERALDS_TWO	storage_00
      1  f2db				   .target    SET	storage_00
      2  f2db		       a2 03		      ldx	#%11
      3  f2dd		       cb 00		      .byte.b	$CB, $0
      4  f2df		       bc 50 f2 	      ldy	map_full,X
      5  f2e2		       8c 40 f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f2e5		       6a		      ror
      7  f2e6		       6a		      ror
     97  f2e7				   LoadGemStateEnd
     98  f2e7
     99  f2e7		       60		      rts
    100  f2e8
    101  f2e8							; Copy: KERNEL 2
    102  f2e8				   CopyFrame2Kernel subroutine
    103  f2e8		       a0 2d		      ldy	#(kernel_2_end - kernel_2_start)-1
    104  f2ea				   .loop
    105  f2ea		       b9 2e f7 	      lda	kernel_2_start,Y
    106  f2ed		       99 00 10 	      sta	$1000,Y
    107  f2f0		       88		      dey
    108  f2f1		       d0 f7		      bne	.loop
    109  f2f3		       ad 2e f7 	      lda	kernel_2_start
    110  f2f6		       8d 00 10 	      sta	$1000
    111  f2f9
    112  f2f9		       a6 8e		      ldx	ROW_DEMO_INDEX
    113  f2fb		       bd 23 f8 	      lda	level_01+3,X
      0  f2fe					      EMERALDS_TWO	storage_24
      1  f2fe				   .target    SET	storage_24
      2  f2fe		       a2 03		      ldx	#%11
      3  f300		       cb 00		      .byte.b	$CB, $0
      4  f302		       bc 50 f2 	      ldy	map_full,X
      5  f305		       8c 4d f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f308		       6a		      ror
      7  f309		       6a		      ror
      0  f30a					      EMERALDS_TWO_SKIP
      1  f30a		       6a		      ror
      2  f30b		       6a		      ror
      0  f30c					      EMERALDS_TWO	storage_20
      1  f30c				   .target    SET	storage_20
      2  f30c		       a2 03		      ldx	#%11
      3  f30e		       cb 00		      .byte.b	$CB, $0
      4  f310		       bc 50 f2 	      ldy	map_full,X
      5  f313		       8c 4c f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f316		       6a		      ror
      7  f317		       6a		      ror
      0  f318					      EMERALDS_TWO_SKIP
      1  f318		       6a		      ror
      2  f319		       6a		      ror
    118  f31a
    119  f31a		       a6 8e		      ldx	ROW_DEMO_INDEX
    120  f31c		       bd 22 f8 	      lda	level_01+2,X
      0  f31f					      EMERALDS_ONE_SKIP
      1  f31f		       6a		      ror
      0  f320					      EMERALDS_TWO	storage_15
      1  f320				   .target    SET	storage_15
      2  f320		       a2 03		      ldx	#%11
      3  f322		       cb 00		      .byte.b	$CB, $0
      4  f324		       bc 50 f2 	      ldy	map_full,X
      5  f327		       8c 4b f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f32a		       6a		      ror
      7  f32b		       6a		      ror
      0  f32c					      EMERALDS_TWO_SKIP
      1  f32c		       6a		      ror
      2  f32d		       6a		      ror
      0  f32e					      EMERALDS_TWO	storage_11
      1  f32e				   .target    SET	storage_11
      2  f32e		       a2 03		      ldx	#%11
      3  f330		       cb 00		      .byte.b	$CB, $0
      4  f332		       bc 50 f2 	      ldy	map_full,X
      5  f335		       8c 4a f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f338		       6a		      ror
      7  f339		       6a		      ror
    125  f33a
    126  f33a		       a6 8e		      ldx	ROW_DEMO_INDEX
    127  f33c		       bd 21 f8 	      lda	level_01+1,X
      0  f33f					      EMERALDS_TWO_SKIP
      1  f33f		       6a		      ror
      2  f340		       6a		      ror
      0  f341					      EMERALDS_ONE	storage_08, map_missle_l
      1  f341				   .target    SET	storage_08
      2  f341				   .source    SET	map_missle_l
      3  f341		       aa		      tax
      4  f342		       29 01		      and	#%1
      5  f344		       a8		      tay
      6  f345		       b9 54 f2 	      lda	.source,Y
      7  f348		       8d 49 f0 	      sta	[.target - storage + KERNEL_STORAGE_W]
      8  f34b		       8a		      txa
      9  f34c		       6a		      ror
      0  f34d					      EMERALDS_TWO	storage_06
      1  f34d				   .target    SET	storage_06
      2  f34d		       a2 03		      ldx	#%11
      3  f34f		       cb 00		      .byte.b	$CB, $0
      4  f351		       bc 50 f2 	      ldy	map_full,X
      5  f354		       8c 48 f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f357		       6a		      ror
      7  f358		       6a		      ror
      0  f359					      EMERALDS_TWO_SKIP
      1  f359		       6a		      ror
      2  f35a		       6a		      ror
    132  f35b
    133  f35b		       a6 8e		      ldx	ROW_DEMO_INDEX
    134  f35d		       bd 20 f8 	      lda	level_01+0,X
      0  f360					      EMERALDS_TWO	storage_02
      1  f360				   .target    SET	storage_02
      2  f360		       a2 03		      ldx	#%11
      3  f362		       cb 00		      .byte.b	$CB, $0
      4  f364		       bc 50 f2 	      ldy	map_full,X
      5  f367		       8c 47 f0 	      sty	[.target - storage + KERNEL_STORAGE_W]
      6  f36a		       6a		      ror
      7  f36b		       6a		      ror
      0  f36c					      EMERALDS_TWO_SKIP
      1  f36c		       6a		      ror
      2  f36d		       6a		      ror
    137  f36e
    138  f36e		       60		      rts
------- FILE main.s
------- FILE frame.s LEVEL 2 PASS 2
      0  f36f					      include	"frame.s"
      1  f36f							; Frame loop, including calling out to other kernels.
      2  f36f
      3  f36f							; Vertical Sync
      4  f36f				   VerticalSync subroutine
      0  f36f					      VERTICAL_SYNC
      1  f36f		       a9 0e		      lda	#%1110
      2  f371		       85 02	   .VSLP1     sta	WSYNC
      3  f373		       85 00		      sta	VSYNC
      4  f375		       4a		      lsr
      5  f376		       d0 f9		      bne	.VSLP1
      6  f378
      7  f378				   FrameStart subroutine
      0  f378					      ASSERT_RUNTIME	"_scan == #0"
      1  f378				   .COND      SET	"_scan == #0"
 ASSERT: breakif { pc== $f378  && !(  _scan == #0  ) }
      2  f378					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      9  f378
     10  f378				   VerticalBlank subroutine
      0  f378					      TIMER_SETUP	37
      1  f378				   .lines     SET	37
      2  f378		       a9 2b		      lda	#(((.lines)*76-14)/64)
      3  f37a		       85 02		      sta	WSYNC
      4  f37c		       8d 96 02 	      sta	TIM64T
     12  f37f
     13  f37f							; Scanline counter
     14  f37f		       a9 10		      lda	#ROW_COUNT
     15  f381		       85 82		      sta	LoopCount
     16  f383
     17  f383							; Frame counter
     18  f383		       e6 83		      inc	FrameCount
     19  f385
     20  f385							; Copy frames
     21  f385		       20 58 f2 	      jsr	CopyFrame
     22  f388
     23  f388							; Skip every 8 frames for increasing demo index
     24  f388		       a5 83		      lda	FrameCount
     25  f38a		       29 07		      and	#FrameSkip
     26  f38c		       c9 07		      cmp	#FrameSkip
     27  f38e		       d0 0d		      bne	.next_next_thing
     28  f390
     29  f390		       18		      clc
     30  f391		       a5 8e		      lda	ROW_DEMO_INDEX
     31  f393		       69 04		      adc	#4
     32  f395		       c9 68		      cmp	#[level_01_end - level_01]
     33  f397		       90 02		      bcc	.next_thing_local
     34  f399		       a9 00		      lda	#0
     35  f39b				   .next_thing_local
     36  f39b		       85 8e		      sta	ROW_DEMO_INDEX
     37  f39d				   .next_next_thing
     38  f39d		       85 02		      sta	WSYNC
     39  f39f
     40  f39f							; Positioning
      0  f39f					      SLEEP	40
      1  f39f				   .CYCLES    SET	40
      2  f39f
      3  f39f				  -	      IF	.CYCLES < 2
      4  f39f				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f39f				  -	      ERR
      6  f39f					      ENDIF
      7  f39f
      8  f39f				  -	      IF	.CYCLES & 1
      9  f39f				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f39f				  -	      nop	0
     11  f39f				  -	      ELSE
     12  f39f				  -	      bit	VSYNC
     13  f39f				  -	      ENDIF
     14  f39f				  -.CYCLES    SET	.CYCLES - 3
     15  f39f					      ENDIF
     16  f39f
     17  f39f					      REPEAT	.CYCLES / 2
     18  f39f		       ea		      nop
     17  f39f					      REPEND
     18  f3a0		       ea		      nop
     17  f3a0					      REPEND
     18  f3a1		       ea		      nop
     17  f3a1					      REPEND
     18  f3a2		       ea		      nop
     17  f3a2					      REPEND
     18  f3a3		       ea		      nop
     17  f3a3					      REPEND
     18  f3a4		       ea		      nop
     17  f3a4					      REPEND
     18  f3a5		       ea		      nop
     17  f3a5					      REPEND
     18  f3a6		       ea		      nop
     17  f3a6					      REPEND
     18  f3a7		       ea		      nop
     17  f3a7					      REPEND
     18  f3a8		       ea		      nop
     17  f3a8					      REPEND
     18  f3a9		       ea		      nop
     17  f3a9					      REPEND
     18  f3aa		       ea		      nop
     17  f3aa					      REPEND
     18  f3ab		       ea		      nop
     17  f3ab					      REPEND
     18  f3ac		       ea		      nop
     17  f3ac					      REPEND
     18  f3ad		       ea		      nop
     17  f3ad					      REPEND
     18  f3ae		       ea		      nop
     17  f3ae					      REPEND
     18  f3af		       ea		      nop
     17  f3af					      REPEND
     18  f3b0		       ea		      nop
     17  f3b0					      REPEND
     18  f3b1		       ea		      nop
     17  f3b1					      REPEND
     18  f3b2		       ea		      nop
     19  f3b3					      REPEND
     42  f3b3		       85 11		      sta	EMERALD_SP_RESET	; position 1st player
     43  f3b5		       85 02		      sta	WSYNC
     44  f3b7
     45  f3b7							; Misc
     46  f3b7		       a9 00		      lda	#00
     47  f3b9		       85 1e		      sta	EMERALD_MI_ENABLE
     48  f3bb
     49  f3bb							; Assign dervied SpriteEnd value
     50  f3bb		       18		      clc
     51  f3bc		       a9 c8		      lda	#HEIGHT_OFFSET
     52  f3be		       e5 89		      sbc	YPos
     53  f3c0				   HereTim
     54  f3c0		       85 85		      sta	SpriteEnd
     55  f3c2
     56  f3c2							; Move missile to starting position and fine-tune position
     57  f3c2							; TODO replace with an HMOVE macro
     58  f3c2		       85 02		      sta	WSYNC
      0  f3c4					      sleep	EMERALD_MI_HMOVE_S
      1  f3c4				   .CYCLES    SET	EMERALD_MI_HMOVE_S
      2  f3c4
      3  f3c4				  -	      IF	.CYCLES < 2
      4  f3c4				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f3c4				  -	      ERR
      6  f3c4					      ENDIF
      7  f3c4
      8  f3c4					      IF	.CYCLES & 1
      9  f3c4					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f3c4		       04 00		      nop	0
     11  f3c6				  -	      ELSE
     12  f3c6				  -	      bit	VSYNC
     13  f3c6					      ENDIF
     14  f3c6				   .CYCLES    SET	.CYCLES - 3
     15  f3c6					      ENDIF
     16  f3c6
     17  f3c6					      REPEAT	.CYCLES / 2
     18  f3c6		       ea		      nop
     17  f3c6					      REPEND
     18  f3c7		       ea		      nop
     17  f3c7					      REPEND
     18  f3c8		       ea		      nop
     17  f3c8					      REPEND
     18  f3c9		       ea		      nop
     17  f3c9					      REPEND
     18  f3ca		       ea		      nop
     17  f3ca					      REPEND
     18  f3cb		       ea		      nop
     17  f3cb					      REPEND
     18  f3cc		       ea		      nop
     17  f3cc					      REPEND
     18  f3cd		       ea		      nop
     17  f3cd					      REPEND
     18  f3ce		       ea		      nop
     17  f3ce					      REPEND
     18  f3cf		       ea		      nop
     17  f3cf					      REPEND
     18  f3d0		       ea		      nop
     17  f3d0					      REPEND
     18  f3d1		       ea		      nop
     17  f3d1					      REPEND
     18  f3d2		       ea		      nop
     17  f3d2					      REPEND
     18  f3d3		       ea		      nop
     17  f3d3					      REPEND
     18  f3d4		       ea		      nop
     17  f3d4					      REPEND
     18  f3d5		       ea		      nop
     17  f3d5					      REPEND
     18  f3d6		       ea		      nop
     17  f3d6					      REPEND
     18  f3d7		       ea		      nop
     19  f3d8					      REPEND
     60  f3d8		       85 13		      sta	EMERALD_MI_RESET
     61  f3da
     62  f3da							; Player 1
     63  f3da		       a5 86		      lda	XPos
     64  f3dc		       a2 00		      ldx	#0
     65  f3de		       20 b1 f4 	      jsr	SetHorizPos
     66  f3e1
     67  f3e1
     68  f3e1							; Choose which hmove value to use
     69  f3e1
     70  f3e1
     71  f3e1							; [TODO]
     72  f3e1							; Make these into separate horizontal positioning calls
     73  f3e1							; which will make it possible to do better missle tricks
     74  f3e1							; and free up both kernels to have another reigster
     75  f3e1
     76  f3e1
     77  f3e1
     78  f3e1							; FRAMESWITCH
     79  f3e1		       a9 01		      lda	#01
     80  f3e3		       25 83		      and	FrameCount
     81  f3e5		       d0 07		      bne	doframe2
     82  f3e7
     83  f3e7							; frame 1
     84  f3e7		       a9 d0		      lda	#EMERALD_MI_HMOVE_2
     85  f3e9		       85 23		      sta	EMERALD_MI_HMOVE
     86  f3eb		       4c f2 f3 	      jmp	doframe2after
     87  f3ee
     88  f3ee							; frame 2
     89  f3ee				   doframe2
     90  f3ee		       a9 10		      lda	#EMERALD_MI_HMOVE_3
     91  f3f0		       85 23		      sta	EMERALD_MI_HMOVE
     92  f3f2				   doframe2after
     93  f3f2
     94  f3f2							; Start rendering the kernel.
      0  f3f2					      TIMER_WAIT
      1  f3f2				   .waittimer
      2  f3f2		       ad 84 02 	      lda	INTIM
      3  f3f5		       d0 fb		      bne	.waittimer
      4  f3f7		       85 02		      sta	WSYNC
      0  f3f9					      ASSERT_RUNTIME	"_scan == #37"
      1  f3f9				   .COND      SET	"_scan == #37"
 ASSERT: breakif { pc== $f3f9  && !(  _scan == #37  ) }
      2  f3f9					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     97  f3f9
     98  f3f9							; Start rendering the kernel.
      0  f3f9					      TIMER_SETUP	192
      1  f3f9				   .lines     SET	192
      2  f3f9		       a9 e3		      lda	#(((.lines)*76-14)/64)
      3  f3fb		       85 02		      sta	WSYNC
      4  f3fd		       8d 96 02 	      sta	TIM64T
    100  f400		       4c c5 f4 	      jmp	KernelBorder
    101  f403
    102  f403				   FrameEnd   subroutine
    103  f403		       85 02		      sta	WSYNC
    104  f405
    105  f405							; Blank all background colors.
    106  f405		       a9 00		      lda	#0
    107  f407		       85 08		      sta	COLUPF
    108  f409		       85 0f		      sta	PF2
    109  f40b		       85 0e		      sta	PF1
    110  f40d		       85 1c		      sta	EMERALD_SP
    111  f40f
    112  f40f							; Guide lines (2x)
    113  f40f		       a9 02		      lda	#SIGNAL_LINE
    114  f411		       85 09		      sta	COLUBK
    115  f413					      REPEAT	6
    116  f413		       85 02		      sta	WSYNC
    115  f413					      REPEND
    116  f415		       85 02		      sta	WSYNC
    115  f415					      REPEND
    116  f417		       85 02		      sta	WSYNC
    115  f417					      REPEND
    116  f419		       85 02		      sta	WSYNC
    115  f419					      REPEND
    116  f41b		       85 02		      sta	WSYNC
    115  f41b					      REPEND
    116  f41d		       85 02		      sta	WSYNC
    117  f41f					      REPEND
    118  f41f		       a9 00		      lda	#$00
    119  f421		       85 09		      sta	COLUBK
    120  f423
    121  f423							; TODO Should a timer be necessary for ending the graphics kernel?
      0  f423					      TIMER_WAIT
      1  f423				   .waittimer
      2  f423		       ad 84 02 	      lda	INTIM
      3  f426		       d0 fb		      bne	.waittimer
      4  f428		       85 02		      sta	WSYNC
      0  f42a					      ASSERT_RUNTIME	"_scan == (#37 + #192)"
      1  f42a				   .COND      SET	"_scan == (#37 + #192)"
 ASSERT: breakif { pc== $f42a  && !(  _scan == (#37 + #192)  ) }
      2  f42a					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    124  f42a
    125  f42a							; Overscan
    126  f42a				   Overscan   subroutine
    127  f42a		       85 01		      sta	VBLANK
      0  f42c					      TIMER_SETUP	29
      1  f42c				   .lines     SET	29
      2  f42c		       a9 22		      lda	#(((.lines)*76-14)/64)
      3  f42e		       85 02		      sta	WSYNC
      4  f430		       8d 96 02 	      sta	TIM64T
    129  f433
    130  f433		       20 43 f4 	      jsr	MoveJoystick
    131  f436		       20 7a f4 	      jsr	SpeedCalculation
    132  f439
      0  f439					      TIMER_WAIT
      1  f439				   .waittimer
      2  f439		       ad 84 02 	      lda	INTIM
      3  f43c		       d0 fb		      bne	.waittimer
      4  f43e		       85 02		      sta	WSYNC
      0  f440					      ASSERT_RUNTIME	"_scan == (#37 + #192 + #29)"
      1  f440				   .COND      SET	"_scan == (#37 + #192 + #29)"
 ASSERT: breakif { pc== $f440  && !(  _scan == (#37 + #192 + #29)  ) }
      2  f440					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    135  f440
    136  f440		       4c 6f f3 	      jmp	VerticalSync
------- FILE main.s
------- FILE input.s LEVEL 2 PASS 2
      0  f443					      include	"input.s"
      1  f443							; Handles input checking. Called from overscan.
      2  f443
      3  f443							; Read joystick movement and apply to object 0
      4  f443				   MoveJoystick
      5  f443							; Move vertically
      6  f443							; (up and down are actually reversed since ypos starts at bottom)
      7  f443							;     ldx YPos
      8  f443		       a9 10		      lda	#%00010000	;Up?
      9  f445		       2c 80 02 	      bit	SWCHA
     10  f448		       d0 0d		      bne	SkipMoveUp
     11  f44a
     12  f44a		       18		      clc
     13  f44b		       a5 88		      lda	Speed2
     14  f44d		       69 0c		      adc	#12
     15  f44f		       85 88		      sta	Speed2
     16  f451		       a5 87		      lda	Speed1
     17  f453		       69 00		      adc	#00
     18  f455		       85 87		      sta	Speed1
     19  f457
     20  f457				   SkipMoveUp
     21  f457		       a6 86		      ldx	XPos
     22  f459
     23  f459							; Only check left/right on odd frames;
     24  f459							; TODO make this just a fractional speed
     25  f459							; rather than dropping frames
     26  f459		       a9 01		      lda	#01
     27  f45b		       25 83		      and	FrameCount
     28  f45d		       d0 18		      bne	SkipMoveRight
     29  f45f
     30  f45f
     31  f45f							; Move horizontally
     32  f45f		       a9 40		      lda	#%01000000	;Left?
     33  f461		       2c 80 02 	      bit	SWCHA
     34  f464		       d0 05		      bne	SkipMoveLeft
     35  f466		       e0 1d		      cpx	#29
     36  f468		       90 01		      bcc	SkipMoveLeft
     37  f46a		       ca		      dex
     38  f46b
     39  f46b							; Reflect
     40  f46b							;     lda #$ff
     41  f46b							;     sta REFP0
     42  f46b				   SkipMoveLeft
     43  f46b		       a9 80		      lda	#%10000000	;Right?
     44  f46d		       2c 80 02 	      bit	SWCHA
     45  f470		       d0 05		      bne	SkipMoveRight
     46  f472		       e0 80		      cpx	#128
     47  f474		       b0 01		      bcs	SkipMoveRight
     48  f476		       e8		      inx
     49  f477
     50  f477							; Reflect
     51  f477							;     lda #$0
     52  f477							;     sta REFP0
     53  f477				   SkipMoveRight
     54  f477		       86 86		      stx	XPos
     55  f479		       60		      rts
     56  f47a
     57  f47a
     58  f47a				   SpeedCalculation
     59  f47a		       38		      sec
     60  f47b		       a5 88		      lda	Speed2
     61  f47d		       e9 07		      sbc	#7
     62  f47f		       85 88		      sta	Speed2
     63  f481		       a5 87		      lda	Speed1
     64  f483		       e9 00		      sbc	#0
     65  f485		       85 87		      sta	Speed1
     66  f487
     67  f487		       18		      clc
     68  f488		       a5 8a		      lda	YPos2
     69  f48a		       65 88		      adc	Speed2
     70  f48c		       85 8a		      sta	YPos2
     71  f48e		       a5 89		      lda	YPos
     72  f490		       65 87		      adc	Speed1
     73  f492		       85 89		      sta	YPos
     74  f494
     75  f494		       c9 3e		      cmp	#FLOOR_OFFSET
     76  f496		       b0 0a		      bcs	NewThing2
     77  f498
     78  f498							; Reset to floor
     79  f498		       a9 3e		      lda	#FLOOR_OFFSET
     80  f49a		       85 89		      sta	YPos
     81  f49c		       a9 00		      lda	#0
     82  f49e		       85 87		      sta	Speed1
     83  f4a0		       85 88		      sta	Speed2
     84  f4a2				   NewThing2
     85  f4a2
     86  f4a2		       c9 be		      cmp	#CEILING_OFFSET
     87  f4a4		       90 0a		      bcc	.next
     88  f4a6
     89  f4a6							; Reset to ceiling
     90  f4a6		       a9 be		      lda	#CEILING_OFFSET
     91  f4a8		       85 89		      sta	YPos
     92  f4aa		       a9 00		      lda	#0
     93  f4ac		       85 87		      sta	Speed1
     94  f4ae		       85 88		      sta	Speed2
     95  f4b0				   .next
     96  f4b0		       60		      rts
     97  f4b1
     98  f4b1
     99  f4b1
    100  f4b1							; Subroutine
    101  f4b1				   SetHorizPos
    102  f4b1		       85 02		      sta	WSYNC	; start a new line
    103  f4b3		       24 00		      bit	0	; waste 3 cycles
    104  f4b5		       38		      sec		; set carry flag
    105  f4b6				   DivideLoop
    106  f4b6		       e9 0f		      sbc	#15	; subtract 15
    107  f4b8		       b0 fc		      bcs	DivideLoop	; branch until negative
    108  f4ba		       49 07		      eor	#7	; calculate fine offset
    109  f4bc		       0a		      asl
    110  f4bd		       0a		      asl
    111  f4be		       0a		      asl
    112  f4bf		       0a		      asl
    113  f4c0		       95 10		      sta	JET_SP_RESET,x	; fix coarse position
    114  f4c2		       95 20		      sta	JET_SP_HMOVE,x	; set fine offset
    115  f4c4		       60		      rts		; return to caller
------- FILE main.s
------- FILE kernel_border.s LEVEL 2 PASS 2
      0  f4c5					      include	"kernel_border.s"
      1  f4c5							; Visible Kernel
      2  f4c5
      3  f4c5				   KernelBorder subroutine
      4  f4c5		       85 02		      sta	WSYNC	; ??? Is this needed?
      5  f4c7
      6  f4c7							; First HMOVE
      7  f4c7		       85 2a		      sta	HMOVE
      8  f4c9
      9  f4c9							; Border top
     10  f4c9		       a9 00		      lda	#0
     11  f4cb		       85 08		      sta	COLUPF
     12  f4cd		       85 0e		      sta	PF1
     13  f4cf		       85 0f		      sta	PF2
     14  f4d1		       a9 02		      lda	#SIGNAL_LINE
     15  f4d3		       85 09		      sta	COLUBK
     16  f4d5
     17  f4d5					      REPEAT	6
     18  f4d5		       85 02		      sta	WSYNC
     17  f4d5					      REPEND
     18  f4d7		       85 02		      sta	WSYNC
     17  f4d7					      REPEND
     18  f4d9		       85 02		      sta	WSYNC
     17  f4d9					      REPEND
     18  f4db		       85 02		      sta	WSYNC
     17  f4db					      REPEND
     18  f4dd		       85 02		      sta	WSYNC
     17  f4dd					      REPEND
     18  f4df		       85 02		      sta	WSYNC
     19  f4e1					      REPEND
     20  f4e1
     21  f4e1		       a9 00		      lda	#0
     22  f4e3		       85 09		      sta	COLUBK
     23  f4e5		       85 02		      sta	WSYNC
     24  f4e7
     25  f4e7							; Start top border
     26  f4e7				   border_top
     27  f4e7							; Make the playfield solid.
     28  f4e7		       a9 3f		      lda	#%00111111
     29  f4e9		       85 0e		      sta	PF1
     30  f4eb		       a9 ff		      lda	#%11111111
     31  f4ed		       85 0f		      sta	PF2
     32  f4ef
     33  f4ef		       a9 42		      lda	#COL_BG
     34  f4f1		       a0 00		      ldy	#0
     35  f4f3
     36  f4f3							; X_XXXX_XX
     37  f4f3							; Commented lines removed to save on space.
     38  f4f3		       85 08		      sta	COLUPF
     39  f4f5		       85 02		      sta	WSYNC
     40  f4f7		       84 08		      sty	COLUPF
     41  f4f9		       85 02		      sta	WSYNC
     42  f4fb		       85 08		      sta	COLUPF
     43  f4fd		       85 02		      sta	WSYNC
     44  f4ff							; sta COLUPF
     45  f4ff		       85 02		      sta	WSYNC
     46  f501							; sta COLUPF
     47  f501		       85 02		      sta	WSYNC
     48  f503		       84 08		      sty	COLUPF
     49  f505		       85 02		      sta	WSYNC
     50  f507		       85 08		      sta	COLUPF
     51  f509
     52  f509		       a2 ff		      ldx	#$ff
     53  f50b		       9a		      txs
     54  f50c							; Push jump table to the stack
      0  f50c					      ASSERT_RUNTIME	"sp == $ff"
      1  f50c				   .COND      SET	"sp == $ff"
 ASSERT: breakif { pc== $f50c  && !(  sp == $ff  ) }
      2  f50c					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     56  f50c							; final rts to return point of kernel
     57  f50c		       a9 f5		      lda	#>[row_after_kernel - 1]
     58  f50e		       48		      pha		; $ff
     59  f50f		       a9 ff		      lda	#<[row_after_kernel - 1]	; exit gem kernel
     60  f511		       48		      pha		; $fe
     61  f512		       a9 00		      lda	#%0	; GRP0 B
     62  f514		       48		      pha		; $fd
     63  f515		       a9 10		      lda	#>[$1100 - 1]
     64  f517		       48		      pha		; $fc
     65  f518		       a9 ff		      lda	#<[$1100 - 1]	; repeat gem kernel once
     66  f51a		       48		      pha		; $fb
     67  f51b		       a9 00		      lda	#%0	; GRP0 A
     68  f51d		       48		      pha		; $fa
      0  f51e					      ASSERT_RUNTIME	"sp == $f9"
      1  f51e				   .COND      SET	"sp == $f9"
 ASSERT: breakif { pc== $f51e  && !(  sp == $f9  ) }
      2  f51e					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     70  f51e
     71  f51e		       85 02		      sta	WSYNC
     72  f520							; sta COLUPF
     73  f520
     74  f520				   PlayArea
     75  f520							; PF is now the playing area
      0  f520					      ASSERT_RUNTIME	"_scycles == #0"
      1  f520				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f520  && !(  _scycles == #0  ) }
      2  f520					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      0  f520					      sleep	61
      1  f520				   .CYCLES    SET	61
      2  f520
      3  f520				  -	      IF	.CYCLES < 2
      4  f520				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f520				  -	      ERR
      6  f520					      ENDIF
      7  f520
      8  f520					      IF	.CYCLES & 1
      9  f520					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f520		       04 00		      nop	0
     11  f522				  -	      ELSE
     12  f522				  -	      bit	VSYNC
     13  f522					      ENDIF
     14  f522				   .CYCLES    SET	.CYCLES - 3
     15  f522					      ENDIF
     16  f522
     17  f522					      REPEAT	.CYCLES / 2
     18  f522		       ea		      nop
     17  f522					      REPEND
     18  f523		       ea		      nop
     17  f523					      REPEND
     18  f524		       ea		      nop
     17  f524					      REPEND
     18  f525		       ea		      nop
     17  f525					      REPEND
     18  f526		       ea		      nop
     17  f526					      REPEND
     18  f527		       ea		      nop
     17  f527					      REPEND
     18  f528		       ea		      nop
     17  f528					      REPEND
     18  f529		       ea		      nop
     17  f529					      REPEND
     18  f52a		       ea		      nop
     17  f52a					      REPEND
     18  f52b		       ea		      nop
     17  f52b					      REPEND
     18  f52c		       ea		      nop
     17  f52c					      REPEND
     18  f52d		       ea		      nop
     17  f52d					      REPEND
     18  f52e		       ea		      nop
     17  f52e					      REPEND
     18  f52f		       ea		      nop
     17  f52f					      REPEND
     18  f530		       ea		      nop
     17  f530					      REPEND
     18  f531		       ea		      nop
     17  f531					      REPEND
     18  f532		       ea		      nop
     17  f532					      REPEND
     18  f533		       ea		      nop
     17  f533					      REPEND
     18  f534		       ea		      nop
     17  f534					      REPEND
     18  f535		       ea		      nop
     17  f535					      REPEND
     18  f536		       ea		      nop
     17  f536					      REPEND
     18  f537		       ea		      nop
     17  f537					      REPEND
     18  f538		       ea		      nop
     17  f538					      REPEND
     18  f539		       ea		      nop
     17  f539					      REPEND
     18  f53a		       ea		      nop
     17  f53a					      REPEND
     18  f53b		       ea		      nop
     17  f53b					      REPEND
     18  f53c		       ea		      nop
     17  f53c					      REPEND
     18  f53d		       ea		      nop
     17  f53d					      REPEND
     18  f53e		       ea		      nop
     19  f53f					      REPEND
     78  f53f		       a9 00		      lda	#%00000000
     79  f541		       85 0d		      sta	PF0
     80  f543		       a9 20		      lda	#%00100000
     81  f545		       85 0e		      sta	PF1
     82  f547		       a9 00		      lda	#%00000000
     83  f549		       85 0f		      sta	PF2
      0  f54b					      ASSERT_RUNTIME	"_scycles == #0"
      1  f54b				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f54b  && !(  _scycles == #0  ) }
      2  f54b					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      0  f54b					      sleep	7
      1  f54b				   .CYCLES    SET	7
      2  f54b
      3  f54b				  -	      IF	.CYCLES < 2
      4  f54b				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f54b				  -	      ERR
      6  f54b					      ENDIF
      7  f54b
      8  f54b					      IF	.CYCLES & 1
      9  f54b					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f54b		       04 00		      nop	0
     11  f54d				  -	      ELSE
     12  f54d				  -	      bit	VSYNC
     13  f54d					      ENDIF
     14  f54d				   .CYCLES    SET	.CYCLES - 3
     15  f54d					      ENDIF
     16  f54d
     17  f54d					      REPEAT	.CYCLES / 2
     18  f54d		       ea		      nop
     17  f54d					      REPEND
     18  f54e		       ea		      nop
     19  f54f					      REPEND
     86  f54f		       4c 81 f5 	      jmp	row_start
     87  f552							; enter row on cycle 10.
     88  f552
     89  f552							; reset the background for bottom of playfield
     90  f552				   border_bottom
     91  f552							;sta WSYNC
     92  f552
     93  f552							; Form the bottom of the level frame.
     94  f552		       a9 3f		      lda	#%00111111
     95  f554		       85 0e		      sta	PF1
     96  f556		       a9 ff		      lda	#%11111111
     97  f558		       85 0f		      sta	PF2
     98  f55a
     99  f55a							; Clear all sprites.
    100  f55a		       a9 00		      lda	#0
    101  f55c		       85 1c		      sta	EMERALD_SP
    102  f55e		       85 1b		      sta	JET_SP
    103  f560		       85 1e		      sta	EMERALD_MI_ENABLE
    104  f562
    105  f562		       a9 42		      lda	#COL_BG
    106  f564		       a0 00		      ldy	#0
    107  f566		       85 02		      sta	WSYNC
    108  f568
    109  f568		       84 08		      sty	COLUPF
    110  f56a		       85 02		      sta	WSYNC
    111  f56c
    112  f56c		       85 08		      sta	COLUPF
    113  f56e		       85 02		      sta	WSYNC
    114  f570
    115  f570		       85 02		      sta	WSYNC
    116  f572
    117  f572		       85 02		      sta	WSYNC
    118  f574
    119  f574		       84 08		      sty	COLUPF
    120  f576		       85 02		      sta	WSYNC
    121  f578
    122  f578		       85 08		      sta	COLUPF
    123  f57a		       85 02		      sta	WSYNC
    124  f57c		       85 02		      sta	WSYNC
    125  f57e		       4c 03 f4 	      jmp	FrameEnd
------- FILE main.s
------- FILE kernel_row.s LEVEL 2 PASS 2
      0  f581					      include	"kernel_row.s"
      1  f581							; Frame Start
      2  f581
      3  f581							; Macros for calculating sprite values (GRPx).
      4  f581
      5  f581							; Load the player graphics for this scanline using SpriteEnd (3c + 17c)
      6  f581					      mac	kernel_load_player
      7  f581							; expects "lda #SPRITE_HEIGHT" before this ; 3c
      8  f581					      dcp	SpriteEnd	; 5c
      9  f581					      ldy	#0	; 2c
     10  f581							; constant 6c:
     11  f581					      .byte	$b0, $01	; 2c / 3c (taken)  : bcs +01 (skipping 1-byte bit instr)
     12  f581					      .byte	$2c	; 4c / 0c		: bit (skip next two bytes)
     13  f581					      ldy	SpriteEnd
     14  f581							; 4c
     15  f581					      ldx	Frame0,Y
     16  f581					      endm
     17  f581
     18  f581							; mac jet_spritedata_calc
     19  f581							;
     20  f581							; loads the offset from Frame0 in Y, and the sprite value in A, and stores it in
     21  f581							; GRP0.
     22  f581					      mac	jet_spritedata_calc
     23  f581							; loader
     24  f581					      lda	#SPRITE_HEIGHT
     25  f581					      dcp	SpriteEnd
     26  f581					      ldy	SpriteEnd
     27  f581
     28  f581							; 4c
     29  f581							; This must never be 5 cycles This means Frame0 must be aligned and loading
     30  f581							; from Frame0 + Y must never cross a page boundary.
     31  f581					      lda	Frame0,Y
     32  f581							; 6c
     33  f581					      .byte	$b0, $01	;2c / 3c (taken)
     34  f581					      .byte	$2c	; 4c / 0c
     35  f581					      sta	JET_SP	; 0c / 3c
     36  f581					      endm
     37  f581
     38  f581							; [scanline 1]
     39  f581				   row_start
     40  f581							; Enter after scanline starts on row "9" and wraps
      0  f581					      ASSERT_RUNTIME	"_scycles == #10"
      1  f581				   .COND      SET	"_scycles == #10"
 ASSERT: breakif { pc== $f581  && !(  _scycles == #10  ) }
      2  f581					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     42  f581
      0  f581					      jet_spritedata_calc
      1  f581
      2  f581		       a9 09		      lda	#SPRITE_HEIGHT
      3  f583		       c7 85		      dcp	SpriteEnd
      4  f585		       a4 85		      ldy	SpriteEnd
      5  f587
      6  f587
      7  f587
      8  f587
      9  f587		       b9 00 f8 	      lda	Frame0,Y
     10  f58a
     11  f58a		       b0 01		      .byte.b	$b0, $01
     12  f58c		       2c		      .byte.b	$2c
     13  f58d		       85 1b		      sta	JET_SP
     44  f58f		       85 02		      sta	WSYNC
     45  f591
     46  f591							; [scanline 2]
      0  f591					      jet_spritedata_calc
      1  f591
      2  f591		       a9 09		      lda	#SPRITE_HEIGHT
      3  f593		       c7 85		      dcp	SpriteEnd
      4  f595		       a4 85		      ldy	SpriteEnd
      5  f597
      6  f597
      7  f597
      8  f597
      9  f597		       b9 00 f8 	      lda	Frame0,Y
     10  f59a
     11  f59a		       b0 01		      .byte.b	$b0, $01
     12  f59c		       2c		      .byte.b	$2c
     13  f59d		       85 1b		      sta	JET_SP
     48  f59f
     49  f59f							; Black out playfield
     50  f59f							; TODO This should be done with playfield pixels, not color.
     51  f59f		       a9 00		      lda	#0
     52  f5a1		       85 08		      sta	COLUPF
     53  f5a3
      0  f5a3					      sleep	51
      1  f5a3				   .CYCLES    SET	51
      2  f5a3
      3  f5a3				  -	      IF	.CYCLES < 2
      4  f5a3				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f5a3				  -	      ERR
      6  f5a3					      ENDIF
      7  f5a3
      8  f5a3					      IF	.CYCLES & 1
      9  f5a3					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f5a3		       04 00		      nop	0
     11  f5a5				  -	      ELSE
     12  f5a5				  -	      bit	VSYNC
     13  f5a5					      ENDIF
     14  f5a5				   .CYCLES    SET	.CYCLES - 3
     15  f5a5					      ENDIF
     16  f5a5
     17  f5a5					      REPEAT	.CYCLES / 2
     18  f5a5		       ea		      nop
     17  f5a5					      REPEND
     18  f5a6		       ea		      nop
     17  f5a6					      REPEND
     18  f5a7		       ea		      nop
     17  f5a7					      REPEND
     18  f5a8		       ea		      nop
     17  f5a8					      REPEND
     18  f5a9		       ea		      nop
     17  f5a9					      REPEND
     18  f5aa		       ea		      nop
     17  f5aa					      REPEND
     18  f5ab		       ea		      nop
     17  f5ab					      REPEND
     18  f5ac		       ea		      nop
     17  f5ac					      REPEND
     18  f5ad		       ea		      nop
     17  f5ad					      REPEND
     18  f5ae		       ea		      nop
     17  f5ae					      REPEND
     18  f5af		       ea		      nop
     17  f5af					      REPEND
     18  f5b0		       ea		      nop
     17  f5b0					      REPEND
     18  f5b1		       ea		      nop
     17  f5b1					      REPEND
     18  f5b2		       ea		      nop
     17  f5b2					      REPEND
     18  f5b3		       ea		      nop
     17  f5b3					      REPEND
     18  f5b4		       ea		      nop
     17  f5b4					      REPEND
     18  f5b5		       ea		      nop
     17  f5b5					      REPEND
     18  f5b6		       ea		      nop
     17  f5b6					      REPEND
     18  f5b7		       ea		      nop
     17  f5b7					      REPEND
     18  f5b8		       ea		      nop
     17  f5b8					      REPEND
     18  f5b9		       ea		      nop
     17  f5b9					      REPEND
     18  f5ba		       ea		      nop
     17  f5ba					      REPEND
     18  f5bb		       ea		      nop
     17  f5bb					      REPEND
     18  f5bc		       ea		      nop
     19  f5bd					      REPEND
      0  f5bd					      ASSERT_RUNTIME	"_scycles == #0"
      1  f5bd				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f5bd  && !(  _scycles == #0  ) }
      2  f5bd					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     56  f5bd
     57  f5bd							; [scanline 3]
      0  f5bd					      jet_spritedata_calc
      1  f5bd
      2  f5bd		       a9 09		      lda	#SPRITE_HEIGHT
      3  f5bf		       c7 85		      dcp	SpriteEnd
      4  f5c1		       a4 85		      ldy	SpriteEnd
      5  f5c3
      6  f5c3
      7  f5c3
      8  f5c3
      9  f5c3		       b9 00 f8 	      lda	Frame0,Y
     10  f5c6
     11  f5c6		       b0 01		      .byte.b	$b0, $01
     12  f5c8		       2c		      .byte.b	$2c
     13  f5c9		       85 1b		      sta	JET_SP
     59  f5cb
     60  f5cb							; Enable playfield
     61  f5cb		       a9 42		      lda	#COL_BG
     62  f5cd		       85 08		      sta	COLUPF
     63  f5cf
     64  f5cf							; Set stack pointer and populate graphics.
     65  f5cf		       a2 f9		      ldx	#$f9
     66  f5d1		       9a		      txs
     67  f5d2		       a9 09		      lda	#SPRITE_HEIGHT
      0  f5d4					      KERNEL_LOAD_PLAYER
      1  f5d4
      2  f5d4		       c7 85		      dcp	SpriteEnd
      3  f5d6		       a0 00		      ldy	#0
      4  f5d8
      5  f5d8		       b0 01		      .byte.b	$b0, $01
      6  f5da		       2c		      .byte.b	$2c
      7  f5db		       a4 85		      ldy	SpriteEnd
      8  f5dd
      9  f5dd		       be 00 f8 	      ldx	Frame0,Y
     69  f5e0		       86 fa		      stx	$fa
      0  f5e2					      KERNEL_LOAD_PLAYER
      1  f5e2
      2  f5e2		       c7 85		      dcp	SpriteEnd
      3  f5e4		       a0 00		      ldy	#0
      4  f5e6
      5  f5e6		       b0 01		      .byte.b	$b0, $01
      6  f5e8		       2c		      .byte.b	$2c
      7  f5e9		       a4 85		      ldy	SpriteEnd
      8  f5eb
      9  f5eb		       be 00 f8 	      ldx	Frame0,Y
     71  f5ee		       86 fd		      stx	$fd
     72  f5f0
      0  f5f0					      sleep	2
      1  f5f0				   .CYCLES    SET	2
      2  f5f0
      3  f5f0				  -	      IF	.CYCLES < 2
      4  f5f0				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f5f0				  -	      ERR
      6  f5f0					      ENDIF
      7  f5f0
      8  f5f0				  -	      IF	.CYCLES & 1
      9  f5f0				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f5f0				  -	      nop	0
     11  f5f0				  -	      ELSE
     12  f5f0				  -	      bit	VSYNC
     13  f5f0				  -	      ENDIF
     14  f5f0				  -.CYCLES    SET	.CYCLES - 3
     15  f5f0					      ENDIF
     16  f5f0
     17  f5f0					      REPEAT	.CYCLES / 2
     18  f5f0		       ea		      nop
     19  f5f1					      REPEND
      0  f5f1					      ASSERT_RUNTIME	"_scycles == #73"
      1  f5f1				   .COND      SET	"_scycles == #73"
 ASSERT: breakif { pc== $f5f1  && !(  _scycles == #73  ) }
      2  f5f1					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     75  f5f1
     76  f5f1							; [scanline 4]
     77  f5f1							; Jump to the copied kernel.
     78  f5f1				   kernel_launch
     79  f5f1		       4c 00 f1 	      jmp	KERNEL_START
     80  f5f4
     81  f5f4							; Try to avoid page crossing in jet_spritedata_calc
     82  f5f4							; TODO enforce this with ASSERT_RUNTIME instead?
     83  f600		       00 00 00 00*	      align	16
     84  f600
     85  f600				   row_after_kernel
     86  f600
     87  f600							; [scanline 6]
     88  f600				   row_6
      0  f600					      ASSERT_RUNTIME	"_scycles == #0"
      1  f600				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f600  && !(  _scycles == #0  ) }
      2  f600					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     90  f600
     91  f600							; Cleanup from the kernel.
     92  f600		       a9 00		      lda	#0
     93  f602		       85 1e		      sta	EMERALD_MI_ENABLE
     94  f604		       85 1c		      sta	EMERALD_SP
     95  f606		       85 08		      sta	COLUPF
     96  f608
      0  f608					      jet_spritedata_calc
      1  f608
      2  f608		       a9 09		      lda	#SPRITE_HEIGHT
      3  f60a		       c7 85		      dcp	SpriteEnd
      4  f60c		       a4 85		      ldy	SpriteEnd
      5  f60e
      6  f60e
      7  f60e
      8  f60e
      9  f60e		       b9 00 f8 	      lda	Frame0,Y
     10  f611
     11  f611		       b0 01		      .byte.b	$b0, $01
     12  f613		       2c		      .byte.b	$2c
     13  f614		       85 1b		      sta	JET_SP
     98  f616
     99  f616		       85 02		      sta	WSYNC
    100  f618
    101  f618							; [scanline 7]
    102  f618				   row_7
      0  f618					      jet_spritedata_calc
      1  f618
      2  f618		       a9 09		      lda	#SPRITE_HEIGHT
      3  f61a		       c7 85		      dcp	SpriteEnd
      4  f61c		       a4 85		      ldy	SpriteEnd
      5  f61e
      6  f61e
      7  f61e
      8  f61e
      9  f61e		       b9 00 f8 	      lda	Frame0,Y
     10  f621
     11  f621		       b0 01		      .byte.b	$b0, $01
     12  f623		       2c		      .byte.b	$2c
     13  f624		       85 1b		      sta	JET_SP
    104  f626
    105  f626		       a9 42		      lda	#COL_BG
    106  f628		       85 08		      sta	COLUPF
    107  f62a
    108  f62a							; FRAMESWITCH
    109  f62a		       a9 01		      lda	#01
    110  f62c		       25 83		      and	FrameCount
    111  f62e		       d0 45		      bne	loadframe2
    112  f630
    113  f630				   loadframe1
      0  f630					      ASSERT_RUNTIME	"_scycles == #32"
      1  f630				   .COND      SET	"_scycles == #32"
 ASSERT: breakif { pc== $f630  && !(  _scycles == #32  ) }
      2  f630					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    115  f630
    116  f630							; Emerald byte setting 1A
    117  f630		       a2 00		      ldx	#0
    118  f632		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    119  f635		       8d 0c f0 	      sta	GEM_00_W
    120  f638		       e8		      inx
    121  f639		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    122  f63c		       8d 14 f0 	      sta	GEM_04_W
    123  f63f		       e8		      inx
    124  f640		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    125  f643		       8d 18 f0 	      sta	GEM_09_W
    126  f646		       e8		      inx
    127  f647
    128  f647		       85 02		      sta	WSYNC
    129  f649
    130  f649							; [scanline 8]
      0  f649					      jet_spritedata_calc
      1  f649
      2  f649		       a9 09		      lda	#SPRITE_HEIGHT
      3  f64b		       c7 85		      dcp	SpriteEnd
      4  f64d		       a4 85		      ldy	SpriteEnd
      5  f64f
      6  f64f
      7  f64f
      8  f64f
      9  f64f		       b9 00 f8 	      lda	Frame0,Y
     10  f652
     11  f652		       b0 01		      .byte.b	$b0, $01
     12  f654		       2c		      .byte.b	$2c
     13  f655		       85 1b		      sta	JET_SP
    132  f657
    133  f657							; Emerald byte setting 1B
    134  f657		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    135  f65a		       8d 1c f0 	      sta	GEM_13_W
    136  f65d		       e8		      inx
    137  f65e		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    138  f661		       8d 20 f0 	      sta	GEM_17_W
    139  f664		       e8		      inx
    140  f665		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    141  f668		       8d 22 f0 	      sta	GEM_18_W
    142  f66b		       e8		      inx
    143  f66c		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    144  f66f		       8d 26 f0 	      sta	GEM_22_W
    145  f672
    146  f672		       4c ba f6 	      jmp	row_8_end
    147  f675
    148  f675				   loadframe2
      0  f675					      ASSERT_RUNTIME	"_scycles == #33"
      1  f675				   .COND      SET	"_scycles == #33"
 ASSERT: breakif { pc== $f675  && !(  _scycles == #33  ) }
      2  f675					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    150  f675
    151  f675							; Emerald byte setting 2A
    152  f675		       a2 07		      ldx	#[storage_02 - storage]
    153  f677		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    154  f67a		       8d 0f f0 	      sta	GEM_02_W
    155  f67d		       e8		      inx
    156  f67e		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    157  f681		       8d 16 f0 	      sta	GEM_06_W
    158  f684		       e8		      inx
    159  f685		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    160  f688		       8d 0b f0 	      sta	GEM_08_W
    161  f68b		       e8		      inx
    162  f68c
    163  f68c		       85 02		      sta	WSYNC
    164  f68e
    165  f68e							; [scanline 8]
    166  f68e				   row_8
      0  f68e					      jet_spritedata_calc
      1  f68e
      2  f68e		       a9 09		      lda	#SPRITE_HEIGHT
      3  f690		       c7 85		      dcp	SpriteEnd
      4  f692		       a4 85		      ldy	SpriteEnd
      5  f694
      6  f694
      7  f694
      8  f694
      9  f694		       b9 00 f8 	      lda	Frame0,Y
     10  f697
     11  f697		       b0 01		      .byte.b	$b0, $01
     12  f699		       2c		      .byte.b	$2c
     13  f69a		       85 1b		      sta	JET_SP
    168  f69c
    169  f69c							; Emerald byte setting 2B
    170  f69c		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    171  f69f		       8d 1a f0 	      sta	GEM_11_W
    172  f6a2		       e8		      inx
    173  f6a3		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    174  f6a6		       8d 1e f0 	      sta	GEM_15_W
    175  f6a9		       e8		      inx
    176  f6aa		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    177  f6ad		       8d 22 f0 	      sta	GEM_20_W
    178  f6b0		       e8		      inx
    179  f6b1		       bd 40 f1 	      lda	KERNEL_STORAGE_R,X
    180  f6b4		       8d 26 f0 	      sta	GEM_24_W
    181  f6b7
    182  f6b7		       4c ba f6 	      jmp	row_8_end
    183  f6ba
    184  f6ba				   row_8_end
    185  f6ba		       85 02		      sta	WSYNC
    186  f6bc
    187  f6bc							; [scanline 8]
    188  f6bc							; Repeat loop until LoopCount < 0
    189  f6bc		       c6 82		      dec	LoopCount
    190  f6be		       30 03		      bmi	row_end
    191  f6c0		       4c 81 f5 	      jmp	row_start
    192  f6c3				   row_end
    193  f6c3		       4c 52 f5 	      jmp	border_bottom
------- FILE main.s
------- FILE kernel_gem.s LEVEL 2 PASS 2
      0  f6c6					      include	"kernel_gem.s"
      1  f6c6							;
      2  f6c6							; Gem Kernels
      3  f6c6							;
      4  f6c6							; Gems are displayed in alternating kernels. This chart shows
      5  f6c6							; which kernel is responsible for which gem, with missiles denoted.
      6  f6c6							;
      7  f6c6							;  1:	 |SS  SS   SS  |SS  MSS  SS  |	      kernel 1 (S = Sprite, M = missile)
      8  f6c6							;  2:	 |  SS	SSM  SS|  SS   SS  SS|	      kernel 2
      9  f6c6							;  =	 |1122112221122|1122111221122|	      kernel #
     10  f6c6							;  #	 0^	 8^	  17^	    26^       gem index
     11  f6c6							;
     12  f6c6							; The middle bar indicates where the pattern reverses.
     13  f6c6							;
     14  f6c6							; Because we can repeat a sprite multiple times, and reset the sprite
     15  f6c6							; occurance mid-line, we can render close to half of the 26 gems a line
     16  f6c6							; requires with a single sprite. By alternating sprites each frame with an...
     17  f6c6							; acceptable amount of flicker (15Hz) we can render almost all the gems on each
     18  f6c6							; line, except for two. These are instead rendered by the missile, which
     19  f6c6							; corresponds to the sprite and must have the same color and repeat pattern.
     20  f6c6							;
     21  f6c6							; TODO there is a better writeup of how to get the last few sprites on the line
     22  f6c6							; with missles in some notebook somewhere?
     23  f6c6							;
     24  f6c6							;
     25  f6c6							; Gem Kernel Map by Color Clock
     26  f6c6							;
     27  f6c6							; - 3 Color Clocks = 1 CPU cycle
     28  f6c6							; - Kernel opcodes are 3 cycles = 9 color clocks
     29  f6c6							; - Playfield pixels = 4 color clocks wide
     30  f6c6							; -
     31  f6c6							;
     32  f6c6							;    v 22c    v 25c		 v 31c												    v 64c    v 67c
     33  f6c6							;    v -2P    v 7P		v 24P	  v 34P    v 43P			       v 79P				   v 115P		v 136P
     34  f6c6							; A: AAAAAAAAABBBBBBBBBCCCCCCCCCDDDDDDDDDAAAAAAAAABBBBBBBBBCCCCCCCCCDDDDDDDDDAAAAAAAAABBBBBBBBBCCCCCCCCCDDDDDDDDDEEEEEEEEE.........,,,,,,,,,---------
     35  f6c6							;						   GEM9     PF1      GEM13    RESP1    M0=off	GEM18	 LDA	  GEM22
     36  f6c6							;	       !--------****	    _11__11_	   !_11__11_****	_11__11_       !_11__11_****	 MM _11__11_	   |_11__11_
     37  f6c6							; Gems:			====_XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX__XX_====
     38  f6c6							; B:	       AAAAAAAAABBBBBBBBBCCCCCCCCCDDDDDDDDDAAAAAAAAABBBBBBBBBCCCCCCCCCDDDDDDDDDAAAAAAAAABBBBBBBBBCCCCCCCCCDDDDDDDDD,,,,,,,,,.........,,,,,,,,,---------
     39  f6c6							;					  GEM6	   RESP1    GEM11    M1=on    GEM15    RESP1	GEM20	 LDA	  GEM24    ?
     40  f6c6							;			!--------****	     22__22__	    !22__22__*MM*	 22__22__	!22__22__****	     22__22__	    |22__22__
     41  f6c6							; PF |0		1	====			2				0		1				2   ====|
     42  f6c6							;
     43  f6c6							;   ====   playfield wall
     44  f6c6							;    !     RESP0
     45  f6c6							;    |     Let RESP0 chaining lapse
     46  f6c6							;   ****   Mysterious post-resp0 4 cycle wait
     47  f6c6							;    MM    Missile
     48  f6c6							;    ABCs  Resp0 sequences
     49  f6c6							;
     50  f6c6
     51  f6c6							; for copying
     52  f700		       00 00 00 00*	      align	256
     53  f700
     54  f700							; KERNEL 1
     55  f700
     56  f700							; Emerald line macro (1, 2, ...)
     57  f700
     58  f700				   kernel_1_start subroutine
     59  f700					      rorg	$f100
     60  f700
     61  f700				   Kernel1    subroutine
     62  f700							; sleep first make this distinct from
     63  f700							; other kernel for debug scenarios
      0  f700					      ASSERT_RUNTIME	"sp == $f9"
      1  f700				   .COND      SET	"sp == $f9"
 ASSERT: breakif { pc== $f100  && !(  sp == $f9  ) }
      2  f700					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      0  f700					      sleep	6
      1  f700				   .CYCLES    SET	6
      2  f700
      3  f700				  -	      IF	.CYCLES < 2
      4  f700				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f700				  -	      ERR
      6  f700					      ENDIF
      7  f700
      8  f700				  -	      IF	.CYCLES & 1
      9  f700				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f700				  -	      nop	0
     11  f700				  -	      ELSE
     12  f700				  -	      bit	VSYNC
     13  f700				  -	      ENDIF
     14  f700				  -.CYCLES    SET	.CYCLES - 3
     15  f700					      ENDIF
     16  f700
     17  f700					      REPEAT	.CYCLES / 2
     18  f700		       ea		      nop
     17  f700					      REPEND
     18  f701		       ea		      nop
     17  f701					      REPEND
     18  f702		       ea		      nop
     19  f703					      REPEND
     66  f703		       68		      pla
     67  f704		       85 1b		      sta	GRP0
     68  f706
     69  f706		       a9 60		      lda	#EMR1
     70  f708		       a2 06		      ldx	#EMR2
     71  f70a		       a0 66		      ldy	#EMR3
     72  f70c				   .gem_00
     73  f70c		       84 1c		      .byte.b	GEM_00, EMERALD_SP	; moveable?
     74  f70e
     75  f70e							; Critical: 22c (start of precise timing)
     76  f70e							; (A)
     77  f70e		       85 11		      sta	EMERALD_SP_RESET	; trivial
     78  f710							; (B)
     79  f710		       85 1e		      sta	EMERALD_MI_ENABLE	; trivial ; Is this timing-critical??
     80  f712							; (C)
      0  f712					      sleep	3
      1  f712				   .CYCLES    SET	3
      2  f712
      3  f712				  -	      IF	.CYCLES < 2
      4  f712				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f712				  -	      ERR
      6  f712					      ENDIF
      7  f712
      8  f712					      IF	.CYCLES & 1
      9  f712					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f712		       04 00		      nop	0
     11  f714				  -	      ELSE
     12  f714				  -	      bit	VSYNC
     13  f714					      ENDIF
     14  f714				   .CYCLES    SET	.CYCLES - 3
     15  f714					      ENDIF
     16  f714
     17  f714				  -	      REPEAT	.CYCLES / 2
     18  f714				  -	      nop
     19  f714					      REPEND
     82  f714							; (D) far
     83  f714
     84  f714							; TODO bonus VDEL sprite
     85  f714				   .gem_04
     86  f714		       84 1c		      .byte.b	GEM_04, EMERALD_SP
     87  f716
     88  f716							; middle triplet; first kernel 1???
     89  f716							; (A)
     90  f716		       85 11		      sta	EMERALD_SP_RESET	; trivial
     91  f718				   .gem_09
     92  f718							; (B)
     93  f718		       84 1c		      .byte.b	GEM_09, EMERALD_SP
     94  f71a
     95  f71a							; TODO PF1 load
     96  f71a							; (C)
      0  f71a					      sleep	3
      1  f71a				   .CYCLES    SET	3
      2  f71a
      3  f71a				  -	      IF	.CYCLES < 2
      4  f71a				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f71a				  -	      ERR
      6  f71a					      ENDIF
      7  f71a
      8  f71a					      IF	.CYCLES & 1
      9  f71a					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f71a		       04 00		      nop	0
     11  f71c				  -	      ELSE
     12  f71c				  -	      bit	VSYNC
     13  f71c					      ENDIF
     14  f71c				   .CYCLES    SET	.CYCLES - 3
     15  f71c					      ENDIF
     16  f71c
     17  f71c				  -	      REPEAT	.CYCLES / 2
     18  f71c				  -	      nop
     19  f71c					      REPEND
     98  f71c
     99  f71c							; end triplet; second kernel 1???
    100  f71c				   .gem_13
    101  f71c							; (D) for far ?
    102  f71c		       84 1c		      .byte.b	GEM_13, EMERALD_SP
    103  f71e
    104  f71e							; reset (A)
    105  f71e		       85 11		      sta	EMERALD_SP_RESET	; trivial
    106  f720				   .gem_17
    107  f720
    108  f720							; spare; missle writes
    109  f720							; 49c (B)
    110  f720		       84 1e		      .byte.b	GEM_17, EMERALD_MI_ENABLE	; could htis ever possibly be
    111  f722							; moved out of the kernel, and if so, huge wins
    112  f722							; (makes next sprite a freebie too, then just dealing with 3)
    113  f722							; unique sprite values!!
    114  f722							; or at least the write of the particular OPCODE out of hte krernel ?
    115  f722							; even extreme measures...! PHP with Z register!!! muahaha
    116  f722							; dunno how to deal with the opcode length change though?
    117  f722
    118  f722							; middle triplet; third kernel 1??? (C)
    119  f722				   .gem_18
    120  f722		       84 1c		      .byte.b	GEM_18, EMERALD_SP
    121  f724
    122  f724							; end triplet; free (D)
      0  f724					      sleep	3
      1  f724				   .CYCLES    SET	3
      2  f724
      3  f724				  -	      IF	.CYCLES < 2
      4  f724				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f724				  -	      ERR
      6  f724					      ENDIF
      7  f724
      8  f724					      IF	.CYCLES & 1
      9  f724					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f724		       04 00		      nop	0
     11  f726				  -	      ELSE
     12  f726				  -	      bit	VSYNC
     13  f726					      ENDIF
     14  f726				   .CYCLES    SET	.CYCLES - 3
     15  f726					      ENDIF
     16  f726
     17  f726				  -	      REPEAT	.CYCLES / 2
     18  f726				  -	      nop
     19  f726					      REPEND
    124  f726				   .gem_22
    125  f726							; (E) past far ????
    126  f726		       84 1c		      .byte.b	GEM_22, EMERALD_SP
    127  f728							; Critical End: 64c (cycle follows start of right border)
    128  f728
      0  f728					      sleep	9
      1  f728				   .CYCLES    SET	9
      2  f728
      3  f728				  -	      IF	.CYCLES < 2
      4  f728				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f728				  -	      ERR
      6  f728					      ENDIF
      7  f728
      8  f728					      IF	.CYCLES & 1
      9  f728					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f728		       04 00		      nop	0
     11  f72a				  -	      ELSE
     12  f72a				  -	      bit	VSYNC
     13  f72a					      ENDIF
     14  f72a				   .CYCLES    SET	.CYCLES - 3
     15  f72a					      ENDIF
     16  f72a
     17  f72a					      REPEAT	.CYCLES / 2
     18  f72a		       ea		      nop
     17  f72a					      REPEND
     18  f72b		       ea		      nop
     17  f72b					      REPEND
     18  f72c		       ea		      nop
     19  f72d					      REPEND
    130  f72d		       60		      rts
    131  f72e
    132  f72e							; Writable offsets
    133  f72e		       f0 0c	   GEM_00_W   equ	[.gem_00 - $100]
    134  f72e		       f0 14	   GEM_04_W   equ	[.gem_04 - $100]
    135  f72e		       f0 18	   GEM_09_W   equ	[.gem_09 - $100]
    136  f72e		       f0 1c	   GEM_13_W   equ	[.gem_13 - $100]
    137  f72e		       f0 20	   GEM_17_W   equ	[.gem_17 - $100]
    138  f72e		       f0 22	   GEM_18_W   equ	[.gem_18 - $100]
    139  f72e		       f0 26	   GEM_22_W   equ	[.gem_22 - $100]
    140  f72e
    141  f72e					      rend
    142  f72e				   kernel_1_end
    143  f72e
    144  f72e							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    145  f72e
    146  f72e							; KERNEL 2
    147  f72e
    148  f72e							; Emerald line macro (3, 4, ...)
    149  f72e
    150  f72e				   kernel_2_start subroutine
    151  f72e					      rorg	$f100
    152  f72e
    153  f72e				   Kernel2    subroutine
      0  f72e					      ASSERT_RUNTIME	"sp == $f9"
      1  f72e				   .COND      SET	"sp == $f9"
 ASSERT: breakif { pc== $f100  && !(  sp == $f9  ) }
      2  f72e					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    155  f72e							; don't sleep first to make this distinct from kernel 1
    156  f72e		       68		      pla
    157  f72f		       85 1b		      sta	GRP0
      0  f731					      sleep	4
      1  f731				   .CYCLES    SET	4
      2  f731
      3  f731				  -	      IF	.CYCLES < 2
      4  f731				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f731				  -	      ERR
      6  f731					      ENDIF
      7  f731
      8  f731				  -	      IF	.CYCLES & 1
      9  f731				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f731				  -	      nop	0
     11  f731				  -	      ELSE
     12  f731				  -	      bit	VSYNC
     13  f731				  -	      ENDIF
     14  f731				  -.CYCLES    SET	.CYCLES - 3
     15  f731					      ENDIF
     16  f731
     17  f731					      REPEAT	.CYCLES / 2
     18  f731		       ea		      nop
     17  f731					      REPEND
     18  f732		       ea		      nop
     19  f733					      REPEND
    159  f733
    160  f733							; Enable missile (using excessive lda instructions)
    161  f733		       a9 02		      lda	#02
    162  f735		       a2 0c		      ldx	#T2
    163  f737		       a0 cc		      ldy	#T3
    164  f739				   .gem_08
    165  f739		       85 1e		      .byte.b	GEM_08, EMERALD_MI_ENABLE	; movable
    166  f73b		       a9 c0		      lda	#T1	; movable?
    167  f73d				   .gem_02
    168  f73d							; load the first sprite
    169  f73d		       84 1c		      .byte.b	GEM_02, EMERALD_SP	; movable
    170  f73f
    171  f73f							; TODO preload the second sprite and
    172  f73f							; have that write GEM_06
    173  f73f
    174  f73f							; Critical: 25c (start of precise timing)
      0  f73f					      ASSERT_RUNTIME	"_scycles == #25"
      1  f73f				   .COND      SET	"_scycles == #25"
 ASSERT: breakif { pc== $f111  && !(  _scycles == #25  ) }
      2  f73f					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    176  f73f
    177  f73f							; (A)
    178  f73f		       85 11		      sta	EMERALD_SP_RESET	; trivial
    179  f741
    180  f741							; already set middle triplet
    181  f741							;ldx #%00010010
    182  f741							;stx.w NUSIZ1
    183  f741							; (B) (C)
      0  f741					      sleep	6
      1  f741				   .CYCLES    SET	6
      2  f741
      3  f741				  -	      IF	.CYCLES < 2
      4  f741				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f741				  -	      ERR
      6  f741					      ENDIF
      7  f741
      8  f741				  -	      IF	.CYCLES & 1
      9  f741				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f741				  -	      nop	0
     11  f741				  -	      ELSE
     12  f741				  -	      bit	VSYNC
     13  f741				  -	      ENDIF
     14  f741				  -.CYCLES    SET	.CYCLES - 3
     15  f741					      ENDIF
     16  f741
     17  f741					      REPEAT	.CYCLES / 2
     18  f741		       ea		      nop
     17  f741					      REPEND
     18  f742		       ea		      nop
     17  f742					      REPEND
     18  f743		       ea		      nop
     19  f744					      REPEND
    185  f744
    186  f744							; end triplet; bonus VDEL write
    187  f744				   .gem_06
    188  f744							; (D)
    189  f744		       84 1c		      .byte.b	GEM_06, EMERALD_SP
    190  f746
    191  f746							; middle triplet; write or change nusiz
    192  f746							; (A)
    193  f746		       85 11		      sta	EMERALD_SP_RESET	; trivial
    194  f748				   .gem_11
    195  f748							; (B)
    196  f748		       84 1c		      .byte.b	GEM_11, EMERALD_SP
    197  f74a
    198  f74a							; disable missle
    199  f74a							; (C)
    200  f74a		       86 1e		      stx	EMERALD_MI_ENABLE
    201  f74c							; sleep 3
    202  f74c							; ^ could this be moved, and then free the timing slot
    203  f74c							; then can do the setting of PF1 value(!)
    204  f74c
    205  f74c							; end triplet; write or reset
    206  f74c				   .gem_15
    207  f74c							; (D)
    208  f74c		       84 1c		      .byte.b	GEM_15, EMERALD_SP
    209  f74e							; 49c midway
    210  f74e							; (A)
    211  f74e		       85 11		      sta	EMERALD_SP_RESET	; spare
    212  f750							; PF2
    213  f750
    214  f750							; middle triplet; write or change nusiz
    215  f750				   .gem_20
    216  f750							; (B)
    217  f750		       84 1c		      .byte.b	GEM_20, EMERALD_SP
    218  f752							; (C)
      0  f752					      sleep	3	; spare
      1  f752				   .CYCLES    SET	3
      2  f752
      3  f752				  -	      IF	.CYCLES < 2
      4  f752				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f752				  -	      ERR
      6  f752					      ENDIF
      7  f752
      8  f752					      IF	.CYCLES & 1
      9  f752					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f752		       04 00		      nop	0
     11  f754				  -	      ELSE
     12  f754				  -	      bit	VSYNC
     13  f754					      ENDIF
     14  f754				   .CYCLES    SET	.CYCLES - 3
     15  f754					      ENDIF
     16  f754
     17  f754				  -	      REPEAT	.CYCLES / 2
     18  f754				  -	      nop
     19  f754					      REPEND
    220  f754
    221  f754							; end triplet; free
    222  f754				   .gem_24
    223  f754							; (D)
    224  f754		       84 1c		      .byte.b	GEM_24, EMERALD_SP
    225  f756
    226  f756							; Critical End: 61c (just before gem 24 render)
      0  f756					      ASSERT_RUNTIME	"_scycles == #61"
      1  f756				   .COND      SET	"_scycles == #61"
 ASSERT: breakif { pc== $f128  && !(  _scycles == #61  ) }
      2  f756					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    228  f756
    229  f756							; ldx #%0001001
    230  f756							; stx.w NUSIZ1
      0  f756					      sleep	9
      1  f756				   .CYCLES    SET	9
      2  f756
      3  f756				  -	      IF	.CYCLES < 2
      4  f756				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f756				  -	      ERR
      6  f756					      ENDIF
      7  f756
      8  f756					      IF	.CYCLES & 1
      9  f756					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f756		       04 00		      nop	0
     11  f758				  -	      ELSE
     12  f758				  -	      bit	VSYNC
     13  f758					      ENDIF
     14  f758				   .CYCLES    SET	.CYCLES - 3
     15  f758					      ENDIF
     16  f758
     17  f758					      REPEAT	.CYCLES / 2
     18  f758		       ea		      nop
     17  f758					      REPEND
     18  f759		       ea		      nop
     17  f759					      REPEND
     18  f75a		       ea		      nop
     19  f75b					      REPEND
    232  f75b		       60		      rts
    233  f75c
    234  f75c							; Writable offsets
    235  f75c		       f0 0f	   GEM_02_W   equ	[.gem_02 - $100]
    236  f75c		       f0 16	   GEM_06_W   equ	[.gem_06 - $100]
    237  f75c		       f0 0b	   GEM_08_W   equ	[.gem_08 - $100]
    238  f75c		       f0 1a	   GEM_11_W   equ	[.gem_11 - $100]
    239  f75c		       f0 1e	   GEM_15_W   equ	[.gem_15 - $100]
    240  f75c		       f0 22	   GEM_20_W   equ	[.gem_20 - $100]
    241  f75c		       f0 26	   GEM_24_W   equ	[.gem_24 - $100]
    242  f75c
    243  f75c					      rend
    244  f75c				   kernel_2_end
------- FILE main.s
------- FILE data_sprites.s LEVEL 2 PASS 2
      0  f75c					      include	"data_sprites.s"
      1  f800		       00 00 00 00*	      align	256
      2  f800
      3  f800							; Player
      4  f800				   Frame0
      5  f800		       00		      .byte.b	#%00000000
      6  f801		       60		      .byte.b	#%01100000
      7  f802		       60		      .byte.b	#%01100000
      8  f803		       60		      .byte.b	#%01100000
      9  f804		       c0		      .byte.b	#%11000000
     10  f805		       c0		      .byte.b	#%11000000
     11  f806		       f0		      .byte.b	#%11110000
     12  f807		       c0		      .byte.b	#%11000000
     13  f808		       c0		      .byte.b	#%11000000
     14  f809		       00		      .byte.b	#%00000000
------- FILE main.s
------- FILE data_levels.s LEVEL 2 PASS 2
      0  f80a					      include	"data_levels.s"
      1  f810		       00 00 00 00*	      align	8
      2  f810
      3  f810				   storage
      4  f810
      5  f810							; Gem defaults kernel 1
      6  f810				   storage_00
      7  f810		       85		      .byte.b	SET_1_0
      8  f811				   storage_04
      9  f811		       87		      .byte.b	SET_0_0
     10  f812				   storage_09
     11  f812		       84		      .byte.b	SET_1_1
     12  f813				   storage_13
     13  f813		       84		      .byte.b	SET_1_1
     14  f814				   storage_17
     15  f814		       84		      .byte.b	SET_1_R
     16  f815				   storage_18
     17  f815		       87		      .byte.b	SET_0_0
     18  f816				   storage_22
     19  f816		       87		      .byte.b	SET_0_0
     20  f817
     21  f817							; Gem defaults kernel 2
     22  f817				   storage_02
     23  f817		       87		      .byte.b	SET_0_0
     24  f818				   storage_06
     25  f818		       87		      .byte.b	SET_0_0
     26  f819				   storage_08
     27  f819		       86		      .byte.b	SET_0_L
     28  f81a				   storage_11
     29  f81a		       84		      .byte.b	SET_1_1
     30  f81b				   storage_15
     31  f81b		       84		      .byte.b	SET_1_1
     32  f81c				   storage_20
     33  f81c		       87		      .byte.b	SET_0_0
     34  f81d				   storage_24
     35  f81d		       86		      .byte.b	SET_0_1
     36  f81e				   storage_end
     37  f81e
     38  f820		       00 00		      align	8
     39  f820							; first bit of byte 2 & 3 are unused for simplicity
     40  f820				   level_01
     41  f820		       0a 1e 00 00	      .byte.b	%1010, %0011110, %0000000, %00000000
     42  f824		       05 1e 00 00	      .byte.b	%0101, %0011110, %0000000, %00000000
     43  f828		       02 47 40 00	      .byte.b	%0010, %1000111, %1000000, %00000000
     44  f82c		       01 27 40 00	      .byte.b	%0001, %0100111, %1000000, %00000000
     45  f830		       00 57 7c 00	      .byte.b	%0000, %1010111, %1111100, %00000000
     46  f834		       00 28 3c 00	      .byte.b	%0000, %0101000, %0111100, %00000000
     47  f838		       00 14 3c 00	      .byte.b	%0000, %0010100, %0111100, %00000000
     48  f83c		       00 0a 3c 00	      .byte.b	%0000, %0001010, %0111100, %00000000
     49  f840		       00 05 3c 00	      .byte.b	%0000, %0000101, %0111100, %00000000
     50  f844		       00 02 43 c0	      .byte.b	%0000, %0000010, %1000011, %11000000
     51  f848		       00 01 23 c0	      .byte.b	%0000, %0000001, %0100011, %11000000
     52  f84c		       00 00 53 c0	      .byte.b	%0000, %0000000, %1010011, %11000000
     53  f850		       00 00 2b c0	      .byte.b	%0000, %0000000, %0101011, %11000000
     54  f854		       00 00 14 3c	      .byte.b	%0000, %0000000, %0010100, %00111100
     55  f858		       00 00 0a 3c	      .byte.b	%0000, %0000000, %0001010, %00111100
     56  f85c		       00 00 05 3c	      .byte.b	%0000, %0000000, %0000101, %00111100
     57  f860		       00 00 02 bc	      .byte.b	%0000, %0000000, %0000010, %10111100
     58  f864		       0c 00 01 43	      .byte.b	%1100, %0000000, %0000001, %01000011
     59  f868		       0c 00 00 a3	      .byte.b	%1100, %0000000, %0000000, %10100011
     60  f86c		       0c 00 00 53	      .byte.b	%1100, %0000000, %0000000, %01010011
     61  f870		       0c 00 00 2b	      .byte.b	%1100, %0000000, %0000000, %00101011
     62  f874		       03 60 00 14	      .byte.b	%0011, %1100000, %0000000, %00010100
     63  f878		       03 60 00 0a	      .byte.b	%0011, %1100000, %0000000, %00001010
     64  f87c		       03 60 00 05	      .byte.b	%0011, %1100000, %0000000, %00000101
     65  f880		       0b 60 00 02	      .byte.b	%1011, %1100000, %0000000, %00000010
     66  f884		       04 1e 00 01	      .byte.b	%0100, %0011110, %0000000, %00000001
     67  f888				   level_01_end
------- FILE main.s
     77  f888
     78  fffc					      org	$fffc
     79  fffc		       09 f2		      .word.w	Start
     80  fffe		       09 f2		      .word.w	Start
