{
  "design": {
    "design_info": {
      "boundary_crc": "0x2A9EE9C588DF0B76",
      "device": "xc7z100ffg900-2",
      "gen_directory": "../../../../led_control.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "led_control_0": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "refclk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "refclk_clk_p",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "led_V_0": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "129.198"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "200"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "led_control_0": {
        "vlnv": "xilinx.com:hls:led_control:1.0",
        "xci_name": "design_1_led_control_0_0",
        "xci_path": "ip/design_1_led_control_0_0/design_1_led_control_0_0.xci",
        "inst_hier_path": "led_control_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN1_D_0_1": {
        "interface_ports": [
          "clk_wiz_0/CLK_IN1_D",
          "refclk"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "led_control_0/ap_clk"
        ]
      },
      "led_control_0_led_V": {
        "ports": [
          "led_control_0/led",
          "led_V_0"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "led_control_0/ap_rst"
        ]
      }
    }
  }
}