// Seed: 2251029262
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3
);
  assign id_2 = 1;
  type_7(
      1, 1'h0
  );
  assign id_2 = id_0;
  initial begin
    id_2 <= 1;
  end
  logic id_4;
endmodule
