
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035970                       # Number of seconds simulated
sim_ticks                                 35969917098                       # Number of ticks simulated
final_tick                               563886173757                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 253172                       # Simulator instruction rate (inst/s)
host_op_rate                                   319657                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2758315                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908436                       # Number of bytes of host memory used
host_seconds                                 13040.54                       # Real time elapsed on the host
sim_insts                                  3301500486                       # Number of instructions simulated
sim_ops                                    4168502513                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2132608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       467840                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3735680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1598336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1598336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8830                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16661                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3655                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29185                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12487                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12487                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31421813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        35585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59288655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13006424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               103855674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        35585                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56936                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             138783                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44435354                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44435354                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44435354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31421813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        35585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59288655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13006424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              148291028                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86258795                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31068932                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25270669                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076118                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13198069                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12247641                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3190546                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91513                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34355401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169666321                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31068932                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15438187                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35637109                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10652306                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5729469                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16786757                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84262615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48625506     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1909284      2.27%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2491864      2.96%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3783223      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3665407      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2794253      3.32%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1658064      1.97%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2496057      2.96%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16838957     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84262615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360183                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966945                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35499377                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5612169                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34342266                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268404                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8540393                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5271056                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202940992                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1346                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8540393                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37367916                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1031645                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1843525                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32697838                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2781293                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197059006                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          866                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1200381                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       874947                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          116                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274559425                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917710352                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917710352                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103810316                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41800                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23606                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7863139                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18251445                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9684922                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187883                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2935629                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183157324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147581148                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       275308                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59542772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    180920872                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6372                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84262615                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751443                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898347                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29514115     35.03%     35.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18434073     21.88%     56.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11841665     14.05%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8146660      9.67%     80.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7631932      9.06%     89.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4059738      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2990942      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896225      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       747265      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84262615                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         724354     68.96%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149855     14.27%     83.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176184     16.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122798342     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084496      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14556778      9.86%     94.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8124863      5.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147581148                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710911                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1050396                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007117                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380750607                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242740613                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143425583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148631544                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500374                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6983511                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          842                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2462473                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          417                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8540393                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         610100                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97875                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183197032                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1196365                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18251445                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9684922                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23040                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74353                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          842                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271345                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1170619                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2441964                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144734398                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13703975                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2846742                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21638418                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20272997                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7934443                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677909                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143463227                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143425583                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92136325                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258727958                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662736                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356113                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60292801                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110438                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75722222                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.152410                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29389397     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21655866     28.60%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7993118     10.56%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4575130      6.04%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3807740      5.03%     89.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1843592      2.43%     91.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1885910      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799201      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3772268      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75722222                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3772268                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255147178                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374939343                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1996180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862588                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862588                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159302                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159302                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651316275                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198080625                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187487594                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86258795                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30663547                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25153465                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1994594                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13024864                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11979821                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3125827                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86144                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31695418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168482311                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30663547                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15105648                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36214523                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10692806                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7335776                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15506245                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       797311                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83911435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.467152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47696912     56.84%     56.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3613252      4.31%     61.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3165759      3.77%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3409216      4.06%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2990774      3.56%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1558699      1.86%     74.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1020786      1.22%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2679723      3.19%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17776314     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83911435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355483                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.953219                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33337539                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6925682                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34450007                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       538848                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8659357                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5022625                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6390                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199794953                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8659357                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34989990                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3274406                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       981640                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33302515                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2703525                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193028592                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12730                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1688030                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       740779                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           92                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    268129729                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    900157685                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    900157685                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166493598                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101636037                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33867                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17995                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7182886                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19012642                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9910313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       238891                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2990861                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181966003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146240227                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       282743                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60347842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184410943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83911435                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.742793                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908410                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30259313     36.06%     36.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17721123     21.12%     57.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11779823     14.04%     71.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7543278      8.99%     80.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7487403      8.92%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4383494      5.22%     94.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3346252      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       740962      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       649787      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83911435                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1074343     70.09%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            41      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        200686     13.09%     83.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       257839     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120302359     82.26%     82.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1997730      1.37%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15859      0.01%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15575395     10.65%     94.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8348884      5.71%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146240227                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695366                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1532909                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010482                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378207541                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    242348696                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142139219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147773136                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       259451                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6944384                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          538                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1034                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2261066                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          567                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8659357                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2508046                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       159493                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181999837                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       307604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19012642                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9910313                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17976                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        114592                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6640                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1034                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1222477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1112644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2335121                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143693203                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14633572                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2547024                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22742026                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20368609                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8108454                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665838                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142283174                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142139219                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92738245                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259027567                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.647823                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358025                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98930913                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121117769                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60885467                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2020003                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75252078                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166843                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30404417     40.40%     40.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20250041     26.91%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8308124     11.04%     78.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4246075      5.64%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3638481      4.84%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1783085      2.37%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1968964      2.62%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       993006      1.32%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3659885      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75252078                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98930913                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121117769                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19717494                       # Number of memory references committed
system.switch_cpus1.commit.loads             12068247                       # Number of loads committed
system.switch_cpus1.commit.membars              15858                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17388352                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108973394                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2388736                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3659885                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253595429                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          372674032                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2347360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98930913                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121117769                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98930913                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.871909                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.871909                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146908                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146908                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648772148                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194977651                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187392246                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31716                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86258795                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32376648                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26414913                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2158316                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13662561                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12771574                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3345859                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94856                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33531784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175856379                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32376648                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16117433                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38134609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11262918                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5218120                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16323739                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       829033                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85971300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47836691     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3114408      3.62%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4696576      5.46%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3251629      3.78%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2285215      2.66%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2228324      2.59%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1337047      1.56%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2869011      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18352399     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85971300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375343                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038707                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34493693                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5450534                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36409152                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       531388                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9086531                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5454193                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     210592894                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9086531                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36409216                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         502329                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2172892                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34986125                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2814202                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     204343721                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1180351                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       955931                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286549636                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951214115                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951214115                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176568303                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109981318                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36866                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17601                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8358658                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18739230                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9595847                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113949                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2954708                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190493914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35143                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152214058                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302477                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63471856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194161000                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85971300                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770522                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916673                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30870498     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17128634     19.92%     55.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12439978     14.47%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8231339      9.57%     79.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8287840      9.64%     89.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4000073      4.65%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3538072      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       667634      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       807232      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85971300                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         829384     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164293     14.09%     85.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172553     14.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127323168     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1922318      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17541      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14957236      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7993795      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152214058                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764621                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1166230                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007662                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    391868122                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254001302                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148006972                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153380288                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       476706                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7265784                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6412                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2299668                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9086531                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         259851                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49867                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190529063                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       657142                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18739230                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9595847                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17601                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42344                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1312676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1177088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2489764                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149418702                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13979539                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2795355                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21779418                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21244893                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7799879                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732214                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148070677                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148006972                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95890756                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        272449203                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715848                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351958                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102662293                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126546080                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63983196                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2175708                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76884769                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645919                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173991                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29526538     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21963441     28.57%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8296815     10.79%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4649103      6.05%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3937357      5.12%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1760074      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1685116      2.19%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1149394      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3916931      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76884769                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102662293                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126546080                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18769619                       # Number of memory references committed
system.switch_cpus2.commit.loads             11473440                       # Number of loads committed
system.switch_cpus2.commit.membars              17542                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18360561                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113924055                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2617380                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3916931                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263497114                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390150874                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 287495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102662293                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126546080                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102662293                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840219                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840219                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190166                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190166                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671071916                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205849174                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193599940                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35084                       # number of misc regfile writes
system.l20.replacements                          8843                       # number of replacements
system.l20.tagsinuse                     10239.961863                       # Cycle average of tags in use
system.l20.total_refs                          554295                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19083                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.046534                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          567.320504                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.899230                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3784.422040                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5880.320089                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055402                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369572                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574250                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43433                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43433                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25389                       # number of Writeback hits
system.l20.Writeback_hits::total                25389                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43433                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43433                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43433                       # number of overall hits
system.l20.overall_hits::total                  43433                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8821                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8834                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            9                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  9                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8830                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8843                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8830                       # number of overall misses
system.l20.overall_misses::total                 8843                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1083365835                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1084501193                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       873027                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       873027                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1084238862                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1085374220                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1084238862                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1085374220                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52254                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52267                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25389                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25389                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52263                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52276                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52263                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52276                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168810                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169017                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168953                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169160                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168953                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169160                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 122816.668745                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 122764.454720                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data        97003                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total        97003                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 122790.358097                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 122738.235893                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 122790.358097                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 122738.235893                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5921                       # number of writebacks
system.l20.writebacks::total                     5921                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8821                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8834                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            9                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             9                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8830                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8843                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8830                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8843                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1000217797                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1001230072                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       788322                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       788322                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1001006119                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1002018394                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1001006119                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1002018394                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168810                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169017                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168953                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169160                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168953                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169160                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113390.522276                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 113338.246774                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 87591.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 87591.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 113364.226387                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 113312.042746                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 113364.226387                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 113312.042746                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16671                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          673568                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26911                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.029468                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.789658                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.076708                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5795.850808                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4426.282826                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001347                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000398                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.566001                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.432254                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        78297                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  78297                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17602                       # number of Writeback hits
system.l21.Writeback_hits::total                17602                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        78297                       # number of demand (read+write) hits
system.l21.demand_hits::total                   78297                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        78297                       # number of overall hits
system.l21.overall_hits::total                  78297                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16661                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16671                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16661                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16671                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16661                       # number of overall misses
system.l21.overall_misses::total                16671                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       985224                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2138398477                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2139383701                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       985224                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2138398477                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2139383701                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       985224                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2138398477                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2139383701                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        94958                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              94968                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17602                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17602                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        94958                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               94968                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        94958                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              94968                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175457                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175543                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175457                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175543                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175457                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175543                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128347.546786                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128329.656349                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128347.546786                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128329.656349                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 98522.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128347.546786                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128329.656349                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4153                       # number of writebacks
system.l21.writebacks::total                     4153                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16661                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16671                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16661                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16671                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16661                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16671                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       890899                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1981585053                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1982475952                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       890899                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1981585053                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1982475952                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       890899                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1981585053                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1982475952                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175457                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175543                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175457                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175543                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175457                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175543                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89089.900000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118935.541264                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 118917.638534                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 89089.900000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 118935.541264                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 118917.638534                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 89089.900000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 118935.541264                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 118917.638534                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3671                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          335122                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15959                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.998935                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          692.996771                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.995610                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1747.010644                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.531997                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9827.464979                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056396                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.142172                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000369                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799761                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30255                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30255                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9921                       # number of Writeback hits
system.l22.Writeback_hits::total                 9921                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30255                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30255                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30255                       # number of overall hits
system.l22.overall_hits::total                  30255                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3655                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3671                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3655                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3671                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3655                       # number of overall misses
system.l22.overall_misses::total                 3671                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2385964                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    468587290                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      470973254                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2385964                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    468587290                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       470973254                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2385964                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    468587290                       # number of overall miss cycles
system.l22.overall_miss_latency::total      470973254                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33910                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33926                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9921                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9921                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33910                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33926                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33910                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33926                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107785                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108206                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.107785                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108206                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.107785                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108206                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128204.456908                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128295.628984                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128204.456908                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128295.628984                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128204.456908                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128295.628984                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2413                       # number of writebacks
system.l22.writebacks::total                     2413                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3655                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3671                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3655                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3671                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3655                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3671                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    434130258                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    436364962                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    434130258                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    436364962                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    434130258                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    436364962                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107785                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108206                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.107785                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108206                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.107785                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108206                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118777.088372                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118868.145464                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118777.088372                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118868.145464                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118777.088372                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118868.145464                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996538                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016794355                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049988.618952                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996538                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16786738                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16786738                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16786738                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16786738                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16786738                       # number of overall hits
system.cpu0.icache.overall_hits::total       16786738                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16786757                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16786757                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16786757                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16786757                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16786757                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16786757                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52263                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173615563                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52519                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3305.766732                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.266973                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.733027                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911199                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088801                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10424702                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10424702                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183402                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17621                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17621                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17608104                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17608104                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17608104                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17608104                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       132101                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132101                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4700                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4700                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136801                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136801                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136801                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136801                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6423384937                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6423384937                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    464738738                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    464738738                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6888123675                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6888123675                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6888123675                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6888123675                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10556803                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10556803                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17744905                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17744905                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17744905                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17744905                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012513                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012513                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000654                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000654                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007709                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007709                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007709                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007709                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48624.801758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48624.801758                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 98880.582553                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 98880.582553                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50351.413184                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50351.413184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50351.413184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50351.413184                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1818090                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 69926.538462                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25389                       # number of writebacks
system.cpu0.dcache.writebacks::total            25389                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79847                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79847                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4691                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4691                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84538                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84538                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84538                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84538                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52254                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52254                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52263                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52263                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1447888516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1447888516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       887115                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       887115                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1448775631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1448775631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1448775631                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1448775631                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27708.663758                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27708.663758                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 98568.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98568.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27720.866215                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27720.866215                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27720.866215                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27720.866215                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.996611                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012284560                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1840517.381818                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996611                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15506235                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15506235                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15506235                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15506235                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15506235                       # number of overall hits
system.cpu1.icache.overall_hits::total       15506235                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1031924                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1031924                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1031924                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1031924                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1031924                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1031924                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15506245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15506245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15506245                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15506245                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15506245                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15506245                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 103192.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 103192.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 103192.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 103192.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       995224                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       995224                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       995224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       995224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       995224                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       995224                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 99522.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 99522.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94956                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191157759                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95212                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2007.706581                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.570881                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.429119                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916293                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083707                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11500945                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11500945                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7617336                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7617336                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17098                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17098                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15858                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15858                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19118281                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19118281                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19118281                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19118281                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       354671                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       354671                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           95                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       354766                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        354766                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       354766                       # number of overall misses
system.cpu1.dcache.overall_misses::total       354766                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14440053495                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14440053495                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8560969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8560969                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14448614464                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14448614464                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14448614464                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14448614464                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11855616                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11855616                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7617431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7617431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19473047                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19473047                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19473047                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19473047                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029916                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029916                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018218                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018218                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40713.939101                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40713.939101                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 90115.463158                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90115.463158                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40727.167947                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40727.167947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40727.167947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40727.167947                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17603                       # number of writebacks
system.cpu1.dcache.writebacks::total            17603                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       259713                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       259713                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       259808                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       259808                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       259808                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       259808                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94958                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94958                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94958                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94958                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94958                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94958                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2799662139                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2799662139                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2799662139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2799662139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2799662139                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2799662139                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004876                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004876                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004876                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004876                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29483.162440                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29483.162440                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29483.162440                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29483.162440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29483.162440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29483.162440                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.995605                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019467985                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206640.660173                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.995605                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025634                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16323719                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16323719                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16323719                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16323719                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16323719                       # number of overall hits
system.cpu2.icache.overall_hits::total       16323719                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3084498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3084498                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3084498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3084498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3084498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3084498                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16323739                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16323739                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16323739                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16323739                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16323739                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16323739                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154224.900000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154224.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154224.900000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2401964                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2401964                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2401964                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 150122.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33910                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164588939                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34166                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4817.331236                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.664318                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.335682                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901032                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098968                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10641488                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10641488                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7261096                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7261096                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17571                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17571                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17542                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17542                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17902584                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17902584                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17902584                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17902584                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68223                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68223                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68223                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68223                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68223                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68223                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2217597678                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2217597678                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2217597678                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2217597678                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2217597678                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2217597678                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10709711                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10709711                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7261096                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7261096                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17542                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17542                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17970807                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17970807                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17970807                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17970807                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006370                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003796                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003796                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003796                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003796                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32505.132844                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32505.132844                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32505.132844                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32505.132844                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32505.132844                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32505.132844                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9921                       # number of writebacks
system.cpu2.dcache.writebacks::total             9921                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34313                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34313                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34313                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34313                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34313                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34313                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33910                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33910                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33910                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33910                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33910                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33910                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    707223131                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    707223131                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    707223131                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    707223131                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    707223131                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    707223131                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20855.887083                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20855.887083                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20855.887083                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20855.887083                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20855.887083                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20855.887083                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
