User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/ReadLatency/RRAM/4096KB/4096KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...
Using cell file: ./cell_defs/RRAM.cell
numSolutions = 10755 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Read Latency
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4 (2Fx2F)
Cell Aspect Ratio  : 1
Cell Turned-On Resistance : 1Mohm
Cell Turned-Off Resistance: 10Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.4V
Reset Mode: Voltage
  - Reset Voltage: 2V
  - Reset Pulse: 10ns
Set Mode: Voltage
  - Set Voltage: 2V
  - Set Pulse: 10ns
Access Type: None Access Device

=============
CONFIGURATION
=============
Bank Organization: 4 x 32 x 16
 - Row Activation   : 1 / 4 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 400.275um x 316.574um = 161466um^2
 |--- Mat Area      = 100.069um x 9.89294um = 989.973um^2   (51.2651%)
 |--- Subarray Area = 46.7951um x 4.94647um = 231.471um^2   (54.8137%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 40.2323%
Timing:
 -  Read Latency = 1.81467ns
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 62.8928ps
 |--- Mat Latency    = 1.7516ns
    |--- Predecoder Latency = 167.859ps
    |--- Subarray Latency   = 1.58375ns
       |--- Row Decoder Latency = 72.377ps
       |--- Bitline Latency     = 8.95125ps,0ps,0ps
       |--- Senseamp Latency    = 1.45399ns
       |--- Mux Latency         = 48.4298ps
       |--- Precharge Latency   = 700.538ps
       |--- Read Pulse   = 0ps
 - Write Latency = 20.4934ns
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 31.4464ps
 |--- Mat Latency    = 20.4619ns
    |--- Predecoder Latency = 167.859ps
    |--- Subarray Latency   = 20.294ns
       |--- Row Decoder Latency = 72.377ps
       |--- Charge Latency      = 239.921ps
 - Read Bandwidth  = 7.23358GB/s
 - Write Bandwidth = 788.41MB/s
Power:
 -  Read Dynamic Energy = 277.563pJ
 |--- TSV Dynamic Energy    = 239.195pJ
 |--- H-Tree Dynamic Energy = 16.8486pJ
 |--- Mat Dynamic Energy    = 0.672475pJ per mat
    |--- Predecoder Dynamic Energy = 0.0300899pJ
    |--- Subarray Dynamic Energy   = 0.160596pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00163678pJ
       |--- Mux Decoder Dynamic Energy = 0.00201282pJ
       |--- Bitline & Cell Read Energy = 0.000465276pJ
       |--- Senseamp Dynamic Energy    = 0.150363pJ
       |--- Mux Dynamic Energy         = 0.00051639pJ
       |--- Precharge Dynamic Energy   = 0.00559118pJ
 - Write Dynamic Energy = 715.671pJ
 |--- TSV Dynamic Energy    = 239.195pJ
 |--- H-Tree Dynamic Energy = 16.8486pJ
 |--- Mat Dynamic Energy    = 14.3634pJ per mat
    |--- Predecoder Dynamic Energy = 0.0300899pJ
    |--- Subarray Dynamic Energy   = 3.58332pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00163678pJ
       |--- Mux Decoder Dynamic Energy = 0.00201282pJ
       |--- Mux Dynamic Energy         = 0.00051639pJ
 - Leakage Power = 1.31155mW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 640.406nW per mat

Finished!
