#Start recording tcl command: 12/4/2024 17:41:37
#Project Location: C:/Users/jphilion/Desktop/e155-final-project/FPGA/radiant_project; Project name: final_project
prj_open "C:/Users/jphilion/Desktop/e155-final-project/FPGA/radiant_project/final_project.rdf"
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
#Stop recording: 12/4/2024 17:44:04
