#define HDMIRX_P0_ANA_FUNC_1_BASE 0x220500
//Page P0_HDMIRX_ANA_FUNC_1_1
#define REG_0000_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x00)//0x2205_00h
    #define REG_0000_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_1_HDMI2P1_10G Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0000_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_2_HDMI2P1_8G Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0000_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_3_HDMI2P1_6G Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0004_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x02)//0x2205_01h
    #define REG_0004_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_4_HDMI2P1_3G Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0004_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_5_HDMI2P0_6G Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0004_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_6_HDMI2P0_4P5G Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0008_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x04)//0x2205_02h
    #define REG_0008_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_7_HDMI2P0_3G Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0008_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_8_HDMI1P4_6G Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0008_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_9_HDMI1P4_4P5G Fld(5,10,AC_MSKB1)//[14:10]
#define REG_000C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x06)//0x2205_03h
    #define REG_000C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_10_HDMI1P4_3P6G Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_000C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_11_HDMI1P4_3G Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_000C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_12_HDMI1P4_1P5G Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0010_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x08)//0x2205_04h
    #define REG_0010_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_13_HDMI1P4_0P9G Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0010_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_MOD_14_HDMI1P4_0P5G Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0010_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_0_HDMI2P1_12G Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0014_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x0a)//0x2205_05h
    #define REG_0014_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_1_HDMI2P1_10G Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0014_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_2_HDMI2P1_8G Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0014_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_3_HDMI2P1_6G Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0018_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x0c)//0x2205_06h
    #define REG_0018_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_4_HDMI2P1_3G Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0018_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_5_HDMI2P0_6G Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0018_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_6_HDMI2P0_4P5G Fld(5,10,AC_MSKB1)//[14:10]
#define REG_001C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x0e)//0x2205_07h
    #define REG_001C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_7_HDMI2P0_3G Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_001C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_8_HDMI1P4_6G Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_001C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_9_HDMI1P4_4P5G Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0020_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x10)//0x2205_08h
    #define REG_0020_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_10_HDMI1P4_3P6G Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0020_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_11_HDMI1P4_3G Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0020_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_12_HDMI1P4_1P5G Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0024_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x12)//0x2205_09h
    #define REG_0024_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_13_HDMI1P4_0P9G Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0024_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_MOD_14_HDMI1P4_0P5G Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0024_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_BG_MOD_FIX Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0024_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_CLKIN_MOD_FIX Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0024_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L0_MOD_FIX Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0024_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L1_MOD_FIX Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0024_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L2_MOD_FIX Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0024_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L3_MOD_FIX Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0028_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x14)//0x2205_0ah
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_0_HDMI2P1_12G Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_1_HDMI2P1_10G Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_2_HDMI2P1_8G Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_3_HDMI2P1_6G Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_4_HDMI2P1_3G Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_5_HDMI2P0_6G Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_6_HDMI2P0_4P5G Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_7_HDMI2P0_3G Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_8_HDMI1P4_6G Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_9_HDMI1P4_4P5G Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_MOD_10_HDMI1P4_3P6G Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_0_HDMI2P1_12G Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_1_HDMI2P1_10G Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_2_HDMI2P1_8G Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_3_HDMI2P1_6G Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0028_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_4_HDMI2P1_3G Fld(1,15,AC_MSKB1)//[15:15]
#define REG_002C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x16)//0x2205_0bh
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_5_HDMI2P0_6G Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_6_HDMI2P0_4P5G Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_7_HDMI2P0_3G Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_8_HDMI1P4_6G Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_9_HDMI1P4_4P5G Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_MOD_10_HDMI1P4_3P6G Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_0_HDMI2P1_12G Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_1_HDMI2P1_10G Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_2_HDMI2P1_8G Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_3_HDMI2P1_6G Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_4_HDMI2P1_3G Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_5_HDMI2P0_6G Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_6_HDMI2P0_4P5G Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_7_HDMI2P0_3G Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_8_HDMI1P4_6G Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_002C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_9_HDMI1P4_4P5G Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0030_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x18)//0x2205_0ch
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_MOD_10_HDMI1P4_3P6G Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_0_HDMI2P1_12G Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_1_HDMI2P1_10G Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_2_HDMI2P1_8G Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_3_HDMI2P1_6G Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_4_HDMI2P1_3G Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_5_HDMI2P0_6G Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_6_HDMI2P0_4P5G Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_7_HDMI2P0_3G Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_8_HDMI1P4_6G Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_9_HDMI1P4_4P5G Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_MOD_10_HDMI1P4_3P6G Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_LANE_L0_MOD_FIX Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_LANE_L1_MOD_FIX Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_LANE_L2_MOD_FIX Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0030_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_LANE_L3_MOD_FIX Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0034_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x1a)//0x2205_0dh
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L0_MOD_FIX Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L1_MOD_FIX Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L2_MOD_FIX Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L3_MOD_FIX Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PHDAC_L0_MOD_FIX Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PHDAC_L1_MOD_FIX Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PHDAC_L2_MOD_FIX Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PHDAC_L3_MOD_FIX Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PLL_L0_MOD_FIX Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PLL_L1_MOD_FIX Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PLL_L2_MOD_FIX Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_PLL_L3_MOD_FIX Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L0_MOD_FIX Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L1_MOD_FIX Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L2_MOD_FIX Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0034_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L3_MOD_FIX Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0038_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x1c)//0x2205_0eh
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_0_HDMI2P1_12G Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_1_HDMI2P1_10G Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_2_HDMI2P1_8G Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_3_HDMI2P1_6G Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_4_HDMI2P1_3G Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_5_HDMI2P0_6G Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_6_HDMI2P0_4P5G Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_7_HDMI2P0_3G Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_8_HDMI1P4_6G Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_9_HDMI1P4_4P5G Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_10_HDMI1P4_3P6G Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_11_HDMI1P4_3G Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_12_HDMI1P4_1P5G Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_13_HDMI1P4_0P9G Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_MOD_14_HDMI1P4_0P5G Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0038_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_0_HDMI2P1_12G Fld(1,15,AC_MSKB1)//[15:15]
#define REG_003C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x1e)//0x2205_0fh
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_1_HDMI2P1_10G Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_2_HDMI2P1_8G Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_3_HDMI2P1_6G Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_4_HDMI2P1_3G Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_5_HDMI2P0_6G Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_6_HDMI2P0_4P5G Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_7_HDMI2P0_3G Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_8_HDMI1P4_6G Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_9_HDMI1P4_4P5G Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_10_HDMI1P4_3P6G Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_11_HDMI1P4_3G Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_12_HDMI1P4_1P5G Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_13_HDMI1P4_0P9G Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_MOD_14_HDMI1P4_0P5G Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_0_HDMI2P1_12G Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_003C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_1_HDMI2P1_10G Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0040_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x20)//0x2205_10h
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_2_HDMI2P1_8G Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_3_HDMI2P1_6G Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_4_HDMI2P1_3G Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_5_HDMI2P0_6G Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_6_HDMI2P0_4P5G Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_7_HDMI2P0_3G Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_8_HDMI1P4_6G Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_9_HDMI1P4_4P5G Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_10_HDMI1P4_3P6G Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_11_HDMI1P4_3G Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_12_HDMI1P4_1P5G Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_13_HDMI1P4_0P9G Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_MOD_14_HDMI1P4_0P5G Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_0_HDMI2P1_12G Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_1_HDMI2P1_10G Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0040_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_2_HDMI2P1_8G Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0044_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x22)//0x2205_11h
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_3_HDMI2P1_6G Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_4_HDMI2P1_3G Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_5_HDMI2P0_6G Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_6_HDMI2P0_4P5G Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_7_HDMI2P0_3G Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_8_HDMI1P4_6G Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_9_HDMI1P4_4P5G Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_10_HDMI1P4_3P6G Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_11_HDMI1P4_3G Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_12_HDMI1P4_1P5G Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_13_HDMI1P4_0P9G Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_MOD_14_HDMI1P4_0P5G Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_QD_L0_MOD_FIX Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_QD_L1_MOD_FIX Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_QD_L2_MOD_FIX Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0044_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PD_QD_L3_MOD_FIX Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0048_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x24)//0x2205_12h
    #define REG_0048_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_0_HDMI2P1_12G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0048_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_1_HDMI2P1_10G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0048_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_2_HDMI2P1_8G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0048_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_3_HDMI2P1_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0048_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_4_HDMI2P1_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_004C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x26)//0x2205_13h
    #define REG_004C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_5_HDMI2P0_6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_004C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_6_HDMI2P0_4P5G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_004C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_7_HDMI2P0_3G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_004C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_8_HDMI1P4_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_004C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_9_HDMI1P4_4P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0050_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x28)//0x2205_14h
    #define REG_0050_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_10_HDMI1P4_3P6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0050_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_11_HDMI1P4_3G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0050_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_12_HDMI1P4_1P5G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0050_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_13_HDMI1P4_0P9G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0050_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L0_MOD_14_HDMI1P4_0P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0054_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x2a)//0x2205_15h
    #define REG_0054_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_0_HDMI2P1_12G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0054_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_1_HDMI2P1_10G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0054_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_2_HDMI2P1_8G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0054_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_3_HDMI2P1_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0054_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_4_HDMI2P1_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0058_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x2c)//0x2205_16h
    #define REG_0058_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_5_HDMI2P0_6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0058_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_6_HDMI2P0_4P5G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0058_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_7_HDMI2P0_3G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0058_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_8_HDMI1P4_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0058_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_9_HDMI1P4_4P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_005C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x2e)//0x2205_17h
    #define REG_005C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_10_HDMI1P4_3P6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_005C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_11_HDMI1P4_3G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_005C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_12_HDMI1P4_1P5G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_005C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_13_HDMI1P4_0P9G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_005C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L1_MOD_14_HDMI1P4_0P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0060_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x30)//0x2205_18h
    #define REG_0060_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_0_HDMI2P1_12G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0060_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_1_HDMI2P1_10G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0060_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_2_HDMI2P1_8G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0060_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_3_HDMI2P1_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0060_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_4_HDMI2P1_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0064_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x32)//0x2205_19h
    #define REG_0064_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_5_HDMI2P0_6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0064_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_6_HDMI2P0_4P5G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0064_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_7_HDMI2P0_3G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0064_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_8_HDMI1P4_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0064_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_9_HDMI1P4_4P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0068_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x34)//0x2205_1ah
    #define REG_0068_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_10_HDMI1P4_3P6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0068_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_11_HDMI1P4_3G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0068_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_12_HDMI1P4_1P5G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0068_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_13_HDMI1P4_0P9G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0068_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L2_MOD_14_HDMI1P4_0P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_006C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x36)//0x2205_1bh
    #define REG_006C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_0_HDMI2P1_12G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_006C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_1_HDMI2P1_10G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_006C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_2_HDMI2P1_8G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_006C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_3_HDMI2P1_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_006C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_4_HDMI2P1_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0070_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x38)//0x2205_1ch
    #define REG_0070_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_5_HDMI2P0_6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0070_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_6_HDMI2P0_4P5G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0070_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_7_HDMI2P0_3G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0070_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_8_HDMI1P4_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0070_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_9_HDMI1P4_4P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0074_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x3a)//0x2205_1dh
    #define REG_0074_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_10_HDMI1P4_3P6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0074_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_11_HDMI1P4_3G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0074_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_12_HDMI1P4_1P5G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0074_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_13_HDMI1P4_0P9G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0074_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_PGA_BW_L3_MOD_14_HDMI1P4_0P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0078_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x3c)//0x2205_1eh
    #define REG_0078_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_0_HDMI2P1_12G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0078_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_1_HDMI2P1_10G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0078_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_2_HDMI2P1_8G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0078_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_3_HDMI2P1_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0078_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_4_HDMI2P1_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_007C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x3e)//0x2205_1fh
    #define REG_007C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_5_HDMI2P0_6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_007C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_6_HDMI2P0_4P5G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_007C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_7_HDMI2P0_3G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_007C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_8_HDMI1P4_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_007C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_9_HDMI1P4_4P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0080_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x40)//0x2205_20h
    #define REG_0080_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_10_HDMI1P4_3P6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0080_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_11_HDMI1P4_3G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0080_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_12_HDMI1P4_1P5G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0080_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_13_HDMI1P4_0P9G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0080_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_MOD_14_HDMI1P4_0P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0084_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x42)//0x2205_21h
    #define REG_0084_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_0_HDMI2P1_12G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0084_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_1_HDMI2P1_10G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0084_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_2_HDMI2P1_8G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0084_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_3_HDMI2P1_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0084_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_4_HDMI2P1_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0088_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x44)//0x2205_22h
    #define REG_0088_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_5_HDMI2P0_6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0088_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_6_HDMI2P0_4P5G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0088_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_7_HDMI2P0_3G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0088_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_8_HDMI1P4_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0088_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_9_HDMI1P4_4P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_008C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x46)//0x2205_23h
    #define REG_008C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_10_HDMI1P4_3P6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_008C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_11_HDMI1P4_3G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_008C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_12_HDMI1P4_1P5G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_008C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_13_HDMI1P4_0P9G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_008C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_MOD_14_HDMI1P4_0P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0090_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x48)//0x2205_24h
    #define REG_0090_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_0_HDMI2P1_12G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0090_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_1_HDMI2P1_10G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0090_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_2_HDMI2P1_8G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0090_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_3_HDMI2P1_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0090_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_4_HDMI2P1_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0094_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x4a)//0x2205_25h
    #define REG_0094_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_5_HDMI2P0_6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0094_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_6_HDMI2P0_4P5G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0094_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_7_HDMI2P0_3G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0094_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_8_HDMI1P4_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0094_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_9_HDMI1P4_4P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0098_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x4c)//0x2205_26h
    #define REG_0098_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_10_HDMI1P4_3P6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0098_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_11_HDMI1P4_3G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0098_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_12_HDMI1P4_1P5G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0098_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_13_HDMI1P4_0P9G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0098_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_MOD_14_HDMI1P4_0P5G Fld(3,12,AC_MSKB1)//[14:12]

//Page P0_HDMIRX_ANA_FUNC_1_2
#define REG_009C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x4e)//0x2205_27h
    #define REG_009C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_0_HDMI2P1_12G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_009C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_1_HDMI2P1_10G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_009C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_2_HDMI2P1_8G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_009C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_3_HDMI2P1_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_009C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_4_HDMI2P1_3G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_00A0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x50)//0x2205_28h
    #define REG_00A0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_5_HDMI2P0_6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_00A0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_6_HDMI2P0_4P5G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_00A0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_7_HDMI2P0_3G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_00A0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_8_HDMI1P4_6G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_00A0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_9_HDMI1P4_4P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_00A4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x52)//0x2205_29h
    #define REG_00A4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_10_HDMI1P4_3P6G Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_00A4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_11_HDMI1P4_3G Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_00A4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_12_HDMI1P4_1P5G Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_00A4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_13_HDMI1P4_0P9G Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_00A4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_MOD_14_HDMI1P4_0P5G Fld(3,12,AC_MSKB1)//[14:12]
#define REG_00A8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x54)//0x2205_2ah
    #define REG_00A8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_0_HDMI2P1_12G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00A8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_1_HDMI2P1_10G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00A8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_2_HDMI2P1_8G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00A8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_3_HDMI2P1_6G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00A8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_4_HDMI2P1_3G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00A8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_5_HDMI2P0_6G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00A8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_6_HDMI2P0_4P5G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00A8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_7_HDMI2P0_3G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00AC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x56)//0x2205_2bh
    #define REG_00AC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_8_HDMI1P4_6G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00AC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_9_HDMI1P4_4P5G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00AC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_10_HDMI1P4_3P6G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00AC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_11_HDMI1P4_3G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00AC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_12_HDMI1P4_1P5G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00AC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_13_HDMI1P4_0P9G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00AC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_MOD_14_HDMI1P4_0P5G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00AC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_0_HDMI2P1_12G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00B0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x58)//0x2205_2ch
    #define REG_00B0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_1_HDMI2P1_10G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00B0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_2_HDMI2P1_8G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00B0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_3_HDMI2P1_6G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00B0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_4_HDMI2P1_3G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00B0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_5_HDMI2P0_6G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00B0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_6_HDMI2P0_4P5G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00B0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_7_HDMI2P0_3G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00B0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_8_HDMI1P4_6G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00B4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x5a)//0x2205_2dh
    #define REG_00B4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_9_HDMI1P4_4P5G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00B4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_10_HDMI1P4_3P6G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00B4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_11_HDMI1P4_3G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00B4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_12_HDMI1P4_1P5G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00B4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_13_HDMI1P4_0P9G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00B4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_MOD_14_HDMI1P4_0P5G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00B4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_0_HDMI2P1_12G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00B4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_1_HDMI2P1_10G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00B8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x5c)//0x2205_2eh
    #define REG_00B8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_2_HDMI2P1_8G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00B8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_3_HDMI2P1_6G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00B8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_4_HDMI2P1_3G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00B8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_5_HDMI2P0_6G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00B8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_6_HDMI2P0_4P5G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00B8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_7_HDMI2P0_3G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00B8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_8_HDMI1P4_6G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00B8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_9_HDMI1P4_4P5G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00BC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x5e)//0x2205_2fh
    #define REG_00BC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_10_HDMI1P4_3P6G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00BC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_11_HDMI1P4_3G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00BC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_12_HDMI1P4_1P5G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00BC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_13_HDMI1P4_0P9G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00BC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_MOD_14_HDMI1P4_0P5G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00BC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_0_HDMI2P1_12G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00BC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_1_HDMI2P1_10G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00BC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_2_HDMI2P1_8G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00C0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x60)//0x2205_30h
    #define REG_00C0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_3_HDMI2P1_6G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00C0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_4_HDMI2P1_3G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00C0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_5_HDMI2P0_6G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00C0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_6_HDMI2P0_4P5G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00C0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_7_HDMI2P0_3G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00C0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_8_HDMI1P4_6G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00C0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_9_HDMI1P4_4P5G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00C0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_10_HDMI1P4_3P6G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00C4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x62)//0x2205_31h
    #define REG_00C4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_11_HDMI1P4_3G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00C4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_12_HDMI1P4_1P5G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00C4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_13_HDMI1P4_0P9G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00C4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_MOD_14_HDMI1P4_0P5G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00C4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_0_HDMI2P1_12G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00C4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_1_HDMI2P1_10G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00C4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_2_HDMI2P1_8G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00C4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_3_HDMI2P1_6G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00C8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x64)//0x2205_32h
    #define REG_00C8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_4_HDMI2P1_3G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00C8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_5_HDMI2P0_6G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00C8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_6_HDMI2P0_4P5G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00C8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_7_HDMI2P0_3G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00C8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_8_HDMI1P4_6G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00C8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_9_HDMI1P4_4P5G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00C8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_10_HDMI1P4_3P6G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00C8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_11_HDMI1P4_3G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00CC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x66)//0x2205_33h
    #define REG_00CC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_12_HDMI1P4_1P5G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00CC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_13_HDMI1P4_0P9G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00CC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_MOD_14_HDMI1P4_0P5G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00CC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_0_HDMI2P1_12G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00CC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_1_HDMI2P1_10G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00CC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_2_HDMI2P1_8G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00CC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_3_HDMI2P1_6G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00CC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_4_HDMI2P1_3G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00D0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x68)//0x2205_34h
    #define REG_00D0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_5_HDMI2P0_6G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00D0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_6_HDMI2P0_4P5G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00D0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_7_HDMI2P0_3G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00D0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_8_HDMI1P4_6G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00D0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_9_HDMI1P4_4P5G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00D0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_10_HDMI1P4_3P6G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00D0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_11_HDMI1P4_3G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00D0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_12_HDMI1P4_1P5G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00D4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x6a)//0x2205_35h
    #define REG_00D4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_13_HDMI1P4_0P9G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00D4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_MOD_14_HDMI1P4_0P5G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00D4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_0_HDMI2P1_12G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00D4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_1_HDMI2P1_10G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00D4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_2_HDMI2P1_8G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00D4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_3_HDMI2P1_6G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00D4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_4_HDMI2P1_3G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00D4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_5_HDMI2P0_6G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00D8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x6c)//0x2205_36h
    #define REG_00D8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_6_HDMI2P0_4P5G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00D8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_7_HDMI2P0_3G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00D8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_8_HDMI1P4_6G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00D8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_9_HDMI1P4_4P5G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00D8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_10_HDMI1P4_3P6G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00D8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_11_HDMI1P4_3G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00D8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_12_HDMI1P4_1P5G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00D8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_13_HDMI1P4_0P9G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00DC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x6e)//0x2205_37h
    #define REG_00DC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_MOD_14_HDMI1P4_0P5G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00DC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_0_HDMI2P1_12G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00DC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_1_HDMI2P1_10G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00DC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_2_HDMI2P1_8G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00DC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_3_HDMI2P1_6G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00DC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_4_HDMI2P1_3G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00DC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_5_HDMI2P0_6G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00DC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_6_HDMI2P0_4P5G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00E0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x70)//0x2205_38h
    #define REG_00E0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_7_HDMI2P0_3G Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00E0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_8_HDMI1P4_6G Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00E0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_9_HDMI1P4_4P5G Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00E0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_10_HDMI1P4_3P6G Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00E0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_11_HDMI1P4_3G Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00E0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_12_HDMI1P4_1P5G Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00E0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_13_HDMI1P4_0P9G Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_00E0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_MOD_14_HDMI1P4_0P5G Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00E4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x72)//0x2205_39h
    #define REG_00E4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_IEDATA_LOAD_SYNC_MOD_FIX Fld(4,0,AC_MSKB0)//[3:0]
#define REG_00E8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x74)//0x2205_3ah
    #define REG_00E8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DPLPH_L0_MOD_FIX Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00EC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x76)//0x2205_3bh
    #define REG_00EC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DPLPH_L1_MOD_FIX Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00F0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x78)//0x2205_3ch
    #define REG_00F0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DPLPH_L2_MOD_FIX Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00F4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x7a)//0x2205_3dh
    #define REG_00F4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DPLPH_L3_MOD_FIX Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00F8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x7c)//0x2205_3eh
    #define REG_00F8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_EQRS_L0_MOD_FIX Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00FC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x7e)//0x2205_3fh
    #define REG_00FC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_EQRS_L1_MOD_FIX Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0100_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x80)//0x2205_40h
    #define REG_0100_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_EQRS_L2_MOD_FIX Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0104_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x82)//0x2205_41h
    #define REG_0104_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_EQRS_L3_MOD_FIX Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0108_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x84)//0x2205_42h
    #define REG_0108_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_PGA_RL_L0_MOD_FIX Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0108_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_PGA_RL_L1_MOD_FIX Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0108_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_PGA_RL_L2_MOD_FIX Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0108_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_PGA_RL_L3_MOD_FIX Fld(4,12,AC_MSKB1)//[15:12]
#define REG_010C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x86)//0x2205_43h
    #define REG_010C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L0_MOD_FIX Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_010C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L1_MOD_FIX Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_010C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L2_MOD_FIX Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_010C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L3_MOD_FIX Fld(1,3,AC_MSKB0)//[3:3]
#define REG_0110_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x88)//0x2205_44h
    #define REG_0110_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DLPF_L0_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0114_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x8a)//0x2205_45h
    #define REG_0114_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DLPF_L0_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x8c)//0x2205_46h
    #define REG_0118_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DLPF_L1_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_011C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x8e)//0x2205_47h
    #define REG_011C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DLPF_L1_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x90)//0x2205_48h
    #define REG_0120_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DLPF_L2_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0124_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x92)//0x2205_49h
    #define REG_0124_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DLPF_L2_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x94)//0x2205_4ah
    #define REG_0128_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DLPF_L3_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_012C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x96)//0x2205_4bh
    #define REG_012C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DLPF_L3_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0130_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0x98)//0x2205_4ch
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX0N_MOD_FIX Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX0P_MOD_FIX Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX1N_MOD_FIX Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX1P_MOD_FIX Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX2N_MOD_FIX Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX2P_MOD_FIX Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RXCN_MOD_FIX Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RXCP_MOD_FIX Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX0N_MOD_FIX Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX0P_MOD_FIX Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX1N_MOD_FIX Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX1P_MOD_FIX Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX2N_MOD_FIX Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX2P_MOD_FIX Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RXCN_MOD_FIX Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RXCP_MOD_FIX Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0134_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x9a)//0x2205_4dh
    #define REG_0134_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX0N_MOD_FIX Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX0P_MOD_FIX Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX1N_MOD_FIX Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX1P_MOD_FIX Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX2N_MOD_FIX Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX2P_MOD_FIX Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RXCN_MOD_FIX Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RXCP_MOD_FIX Fld(1,7,AC_MSKB0)//[7:7]
#define REG_0138_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x9c)//0x2205_4eh
    #define REG_0138_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_ATOP_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_013C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0x9e)//0x2205_4fh
    #define REG_013C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_ATOP_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0140_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xa0)//0x2205_50h
    #define REG_0140_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_ATOP_MOD_FIX_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0144_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xa2)//0x2205_51h
    #define REG_0144_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_ATOP_MOD_FIX_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0148_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xa4)//0x2205_52h
    #define REG_0148_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_ATOP2_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_014C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xa6)//0x2205_53h
    #define REG_014C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_ATOP2_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0150_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xa8)//0x2205_54h
    #define REG_0150_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_ATOP2_MOD_FIX_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0154_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xaa)//0x2205_55h
    #define REG_0154_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_ATOP2_MOD_FIX_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0158_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xac)//0x2205_56h
    #define REG_0158_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_BIST_L0_MOD_FIX Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0158_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_BIST_L1_MOD_FIX Fld(8,8,AC_FULLB1)//[15:8]
#define REG_015C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xae)//0x2205_57h
    #define REG_015C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_BIST_L2_MOD_FIX Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_015C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_BIST_L3_MOD_FIX Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0160_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xb0)//0x2205_58h
    #define REG_0160_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CAL_L0_MOD_FIX Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0160_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CAL_L1_MOD_FIX Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0164_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xb2)//0x2205_59h
    #define REG_0164_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CAL_L2_MOD_FIX Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0164_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CAL_L3_MOD_FIX Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0168_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xb4)//0x2205_5ah
    #define REG_0168_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L0_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_016C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xb6)//0x2205_5bh
    #define REG_016C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L0_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0170_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xb8)//0x2205_5ch
    #define REG_0170_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L0_MOD_FIX_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0174_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xba)//0x2205_5dh
    #define REG_0174_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L1_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0178_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xbc)//0x2205_5eh
    #define REG_0178_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L1_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_017C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xbe)//0x2205_5fh
    #define REG_017C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L1_MOD_FIX_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0180_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xc0)//0x2205_60h
    #define REG_0180_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L2_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xc2)//0x2205_61h
    #define REG_0184_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L2_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xc4)//0x2205_62h
    #define REG_0188_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L2_MOD_FIX_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_018C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xc6)//0x2205_63h
    #define REG_018C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L3_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0190_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xc8)//0x2205_64h
    #define REG_0190_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L3_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0194_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xca)//0x2205_65h
    #define REG_0194_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_CH_L3_MOD_FIX_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0198_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xcc)//0x2205_66h
    #define REG_0198_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L0_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_019C_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xce)//0x2205_67h
    #define REG_019C_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L0_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xd0)//0x2205_68h
    #define REG_01A0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L0_MOD_FIX_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01A4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xd2)//0x2205_69h
    #define REG_01A4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L1_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xd4)//0x2205_6ah
    #define REG_01A8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L1_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01AC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xd6)//0x2205_6bh
    #define REG_01AC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L1_MOD_FIX_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01B0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xd8)//0x2205_6ch
    #define REG_01B0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L2_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xda)//0x2205_6dh
    #define REG_01B4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L2_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xdc)//0x2205_6eh
    #define REG_01B8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L2_MOD_FIX_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01BC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xde)//0x2205_6fh
    #define REG_01BC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L3_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xe0)//0x2205_70h
    #define REG_01C0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L3_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xe2)//0x2205_71h
    #define REG_01C4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DFE_L3_MOD_FIX_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01C8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xe4)//0x2205_72h
    #define REG_01C8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_DVICLK_MOD_FIX Fld(3,0,AC_MSKB0)//[2:0]
#define REG_01CC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xe6)//0x2205_73h
    #define REG_01CC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_IO_LOOPBK_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xe8)//0x2205_74h
    #define REG_01D0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_IO_LOOPBK_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xea)//0x2205_75h
    #define REG_01D4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_LANE_L0_MOD_FIX Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xec)//0x2205_76h
    #define REG_01D8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_LANE_L1_MOD_FIX Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01DC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xee)//0x2205_77h
    #define REG_01DC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_LANE_L2_MOD_FIX Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE + 0xf0)//0x2205_78h
    #define REG_01E0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_LANE_L3_MOD_FIX Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0xf2)//0x2205_79h
    #define REG_01E4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_PLL_L0_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0xf4)//0x2205_7ah
    #define REG_01E8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_PLL_L0_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01EC_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0xf6)//0x2205_7bh
    #define REG_01EC_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_PLL_L1_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F0_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0xf8)//0x2205_7ch
    #define REG_01F0_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_PLL_L1_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F4_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0xfa)//0x2205_7dh
    #define REG_01F4_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_PLL_L2_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F8_P0_HDMIRX_ANA_FUNC_1 (HDMIRX_P0_ANA_FUNC_1_BASE +0xfc)//0x2205_7eh
    #define REG_01F8_P0_HDMIRX_ANA_FUNC_1_REG_RG_HDMI2P1RX_TEST_PLL_L2_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
