//File packet_data/pci_sim_data created Fri Mar 13 16:38:04 2015
//
//This is a data file intended to be read in by a Verilog simulation.
//
// WRITE:  Address: 0x8 Data: 0x0
00000002 // WRITE
00000008 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
// WRITE:  Address: 0x40 Data: 0x0
00000002 // WRITE
00000040 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
00000005 // DELAY 
00000000 // Delay (MSB) 1000 ns
000003e8 // Delay (LSB) 1000 ns
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
// WRITE:  Address: 0x2000100 Data: 0x4ba
00000002 // WRITE
02000100 // Address 
000004ba // Data (0x4ba)
00000000 // Mask (0x0)
// WRITE:  Address: 0x2000104 Data: 0x50
00000002 // WRITE
02000104 // Address 
00000050 // Data (0x50)
00000000 // Mask (0x0)
// WRITE:  Address: 0x2000108 Data: 0x16
00000002 // WRITE
02000108 // Address 
00000016 // Data (0x16)
00000000 // Mask (0x0)
// WRITE:  Address: 0x200010c Data: 0x29b
00000002 // WRITE
0200010c // Address 
0000029b // Data (0x29b)
00000000 // Mask (0x0)
// READ:  Address: 0x2000100 Expected Data: 0x4ba
00000001 // READ
02000100 // Address (0x2000100)
000004ba // Data (0x4ba)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x2000104 Expected Data: 0x50
00000001 // READ
02000104 // Address (0x2000104)
00000050 // Data (0x50)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x2000108 Expected Data: 0x16
00000001 // READ
02000108 // Address (0x2000108)
00000016 // Data (0x16)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x200010c Expected Data: 0x29b
00000001 // READ
0200010c // Address (0x200010c)
0000029b // Data (0x29b)
FFFFFFFF // Mask (0xFFFFFFFF)
00000005 // DELAY 
00000000 // Delay (MSB) 1000 ns
000003e8 // Delay (LSB) 1000 ns
// READ:  Address: 0x1000000 Expected Data: 0x16029b
00000001 // READ
01000000 // Address (0x1000000)
0016029b // Data (0x16029b)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x1000004 Expected Data: 0x4ba0050
00000001 // READ
01000004 // Address (0x1000004)
04ba0050 // Data (0x4ba0050)
FFFFFFFF // Mask (0xFFFFFFFF)
00000004 // BARRIER
00000004 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
00000005 // DELAY 
00000000 // Delay (MSB) 1000 ns
000003e8 // Delay (LSB) 1000 ns
// READ:  Address: 0x600008 Expected Data: 0x8
00000001 // READ
00600008 // Address (0x600008)
00000008 // Data (0x8)
FFFFFFFF // Mask (0xFFFFFFFF)
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
