Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed May 16 16:02:48 2018
| Host         : ux305 running 64-bit Debian GNU/Linux testing/unstable
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file demod_pid_vco_amp_mod_pid_only_wrapper_timing_summary_routed.rpt -rpx demod_pid_vco_amp_mod_pid_only_wrapper_timing_summary_routed.rpx
| Design       : demod_pid_vco_amp_mod_pid_only_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.232        0.000                      0                38389        0.009        0.000                      0                38389        1.845        0.000                       0                 18564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               0.232        0.000                      0                24890        0.009        0.000                      0                24890        2.000        0.000                       0                 14652  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.541        0.000                      0                   73        0.189        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            0.441        0.000                      0                 8997        0.030        0.000                      0                 8997        3.020        0.000                       0                  3828  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             1.640        0.000                      0                 5324        0.031        0.000                      0                 5324  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  1.286        0.000                      0                   29        1.359        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               2.317        0.000                      0                  664        0.302        0.000                      0                  664  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 pid1_ki/U0/add_constLogic/data_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid1/U0/red_pitaya_pidv3Logic/I_sum_s/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 4.801ns (63.752%)  route 2.730ns (36.248%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.673     4.834    pid1_ki/U0/add_constLogic/data_clk_i
    SLICE_X26Y45         FDRE                                         r  pid1_ki/U0/add_constLogic/data_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  pid1_ki/U0/add_constLogic/data_s_reg[13]/Q
                         net (fo=5, routed)           0.794     6.084    pid1/U0/red_pitaya_pidv3Logic/ki_i[17]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[17]_PATTERNBDETECT)
                                                      4.221    10.305 r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT
                         net (fo=47, routed)          0.785    11.090    pid1/U0/red_pitaya_pidv3Logic/I_temp_s1
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124    11.214 r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s_i_6/O
                         net (fo=16, routed)          1.151    12.365    pid1/U0/red_pitaya_pidv3Logic/C[32]
    DSP48_X1Y18          DSP48E1                                      r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.590    12.502    pid1/U0/red_pitaya_pidv3Logic/data_clk_i
    DSP48_X1Y18          DSP48E1                                      r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/CLK
                         clock pessimism              0.364    12.866    
                         clock uncertainty           -0.035    12.830    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -0.233    12.597    pid1/U0/red_pitaya_pidv3Logic/I_sum_s
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 pid2_ki/U0/add_constLogic/data_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid2/U0/red_pitaya_pidv3Logic/I_sum_s/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 4.863ns (64.767%)  route 2.645ns (35.233%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.663     4.824    pid2_ki/U0/add_constLogic/data_clk_i
    SLICE_X10Y23         FDRE                                         r  pid2_ki/U0/add_constLogic/data_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.342 r  pid2_ki/U0/add_constLogic/data_s_reg[13]/Q
                         net (fo=5, routed)           0.622     5.964    pid2/U0/red_pitaya_pidv3Logic/ki_i[15]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[15]_PATTERNBDETECT)
                                                      4.221    10.185 f  pid2/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT
                         net (fo=47, routed)          1.200    11.385    pid2/U0/red_pitaya_pidv3Logic/I_temp_s1
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.509 r  pid2/U0/red_pitaya_pidv3Logic/I_sum_s_i_15/O
                         net (fo=1, routed)           0.823    12.333    pid2/U0/red_pitaya_pidv3Logic/C[23]
    DSP48_X0Y9           DSP48E1                                      r  pid2/U0/red_pitaya_pidv3Logic/I_sum_s/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.582    12.494    pid2/U0/red_pitaya_pidv3Logic/data_clk_i
    DSP48_X0Y9           DSP48E1                                      r  pid2/U0/red_pitaya_pidv3Logic/I_sum_s/CLK
                         clock pessimism              0.364    12.858    
                         clock uncertainty           -0.035    12.822    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -0.233    12.589    pid2/U0/red_pitaya_pidv3Logic/I_sum_s
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 pid1_ki/U0/add_constLogic/data_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid1/U0/red_pitaya_pidv3Logic/I_sum_s/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 4.801ns (64.161%)  route 2.682ns (35.839%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.673     4.834    pid1_ki/U0/add_constLogic/data_clk_i
    SLICE_X26Y45         FDRE                                         r  pid1_ki/U0/add_constLogic/data_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  pid1_ki/U0/add_constLogic/data_s_reg[13]/Q
                         net (fo=5, routed)           0.794     6.084    pid1/U0/red_pitaya_pidv3Logic/ki_i[17]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[17]_PATTERNBDETECT)
                                                      4.221    10.305 r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT
                         net (fo=47, routed)          0.785    11.090    pid1/U0/red_pitaya_pidv3Logic/I_temp_s1
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124    11.214 r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s_i_6/O
                         net (fo=16, routed)          1.103    12.317    pid1/U0/red_pitaya_pidv3Logic/C[32]
    DSP48_X1Y18          DSP48E1                                      r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.590    12.502    pid1/U0/red_pitaya_pidv3Logic/data_clk_i
    DSP48_X1Y18          DSP48E1                                      r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/CLK
                         clock pessimism              0.364    12.866    
                         clock uncertainty           -0.035    12.830    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -0.233    12.597    pid1/U0/red_pitaya_pidv3Logic/I_sum_s
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 pid1_ki/U0/add_constLogic/data_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid1/U0/red_pitaya_pidv3Logic/I_sum_s/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.474ns  (logic 4.801ns (64.240%)  route 2.673ns (35.760%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.673     4.834    pid1_ki/U0/add_constLogic/data_clk_i
    SLICE_X26Y45         FDRE                                         r  pid1_ki/U0/add_constLogic/data_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  pid1_ki/U0/add_constLogic/data_s_reg[13]/Q
                         net (fo=5, routed)           0.794     6.084    pid1/U0/red_pitaya_pidv3Logic/ki_i[17]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[17]_PATTERNBDETECT)
                                                      4.221    10.305 r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT
                         net (fo=47, routed)          0.785    11.090    pid1/U0/red_pitaya_pidv3Logic/I_temp_s1
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124    11.214 r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s_i_6/O
                         net (fo=16, routed)          1.094    12.308    pid1/U0/red_pitaya_pidv3Logic/C[32]
    DSP48_X1Y18          DSP48E1                                      r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.590    12.502    pid1/U0/red_pitaya_pidv3Logic/data_clk_i
    DSP48_X1Y18          DSP48E1                                      r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/CLK
                         clock pessimism              0.364    12.866    
                         clock uncertainty           -0.035    12.830    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -0.233    12.597    pid1/U0/red_pitaya_pidv3Logic/I_sum_s
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 pid1_ki/U0/add_constLogic/data_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid1/U0/red_pitaya_pidv3Logic/I_sum_s/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 4.801ns (64.433%)  route 2.650ns (35.567%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.673     4.834    pid1_ki/U0/add_constLogic/data_clk_i
    SLICE_X26Y45         FDRE                                         r  pid1_ki/U0/add_constLogic/data_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  pid1_ki/U0/add_constLogic/data_s_reg[13]/Q
                         net (fo=5, routed)           0.794     6.084    pid1/U0/red_pitaya_pidv3Logic/ki_i[17]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[17]_PATTERNBDETECT)
                                                      4.221    10.305 f  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT
                         net (fo=47, routed)          1.013    11.319    pid1/U0/red_pitaya_pidv3Logic/I_temp_s1
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.124    11.443 r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s_i_22/O
                         net (fo=1, routed)           0.843    12.285    pid1/U0/red_pitaya_pidv3Logic/C[16]
    DSP48_X1Y18          DSP48E1                                      r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.590    12.502    pid1/U0/red_pitaya_pidv3Logic/data_clk_i
    DSP48_X1Y18          DSP48E1                                      r  pid1/U0/red_pitaya_pidv3Logic/I_sum_s/CLK
                         clock pessimism              0.364    12.866    
                         clock uncertainty           -0.035    12.830    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -0.233    12.597    pid1/U0/red_pitaya_pidv3Logic/I_sum_s
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data3_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.419ns (5.971%)  route 6.598ns (94.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    4.813ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.652     4.813    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X9Y73          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data3_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.419     5.232 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data3_s_reg[5]/Q
                         net (fo=18, routed)          6.598    11.830    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/A[5]
    DSP48_X1Y10          DSP48E1                                      r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.575    12.487    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/data_clk_i
    DSP48_X1Y10          DSP48E1                                      r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.736    
                         clock uncertainty           -0.035    12.701    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.537    12.164    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data3_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.419ns (5.971%)  route 6.598ns (94.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.813ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.652     4.813    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X9Y73          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data3_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.419     5.232 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data3_s_reg[5]/Q
                         net (fo=18, routed)          6.598    11.830    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/A[5]
    DSP48_X1Y11          DSP48E1                                      r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.578    12.490    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/data_clk_i
    DSP48_X1Y11          DSP48E1                                      r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.739    
                         clock uncertainty           -0.035    12.704    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.537    12.167    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.167    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 pid2_ki/U0/add_constLogic/data_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid2/U0/red_pitaya_pidv3Logic/I_sum_s/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 4.863ns (65.510%)  route 2.560ns (34.490%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.663     4.824    pid2_ki/U0/add_constLogic/data_clk_i
    SLICE_X10Y23         FDRE                                         r  pid2_ki/U0/add_constLogic/data_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.342 r  pid2_ki/U0/add_constLogic/data_s_reg[13]/Q
                         net (fo=5, routed)           0.622     5.964    pid2/U0/red_pitaya_pidv3Logic/ki_i[15]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[15]_PATTERNBDETECT)
                                                      4.221    10.185 f  pid2/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT
                         net (fo=47, routed)          1.096    11.281    pid2/U0/red_pitaya_pidv3Logic/I_temp_s1
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    11.405 r  pid2/U0/red_pitaya_pidv3Logic/I_sum_s_i_28/O
                         net (fo=1, routed)           0.842    12.247    pid2/U0/red_pitaya_pidv3Logic/C[10]
    DSP48_X0Y9           DSP48E1                                      r  pid2/U0/red_pitaya_pidv3Logic/I_sum_s/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.582    12.494    pid2/U0/red_pitaya_pidv3Logic/data_clk_i
    DSP48_X0Y9           DSP48E1                                      r  pid2/U0/red_pitaya_pidv3Logic/I_sum_s/CLK
                         clock pessimism              0.364    12.858    
                         clock uncertainty           -0.035    12.822    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[10])
                                                     -0.233    12.589    pid2/U0/red_pitaya_pidv3Logic/I_sum_s
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 0.456ns (6.359%)  route 6.715ns (93.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.728     4.889    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X3Y3           FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.345 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.715    12.060    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X33Y65         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.484    12.396    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X33Y65         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/C
                         clock pessimism              0.249    12.645    
                         clock uncertainty           -0.035    12.609    
    SLICE_X33Y65         FDRE (Setup_fdre_C_CE)      -0.205    12.404    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 0.456ns (6.359%)  route 6.715ns (93.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.728     4.889    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X3Y3           FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.345 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.715    12.060    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X33Y65         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.484    12.396    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X33Y65         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/C
                         clock pessimism              0.249    12.645    
                         clock uncertainty           -0.035    12.609    
    SLICE_X33Y65         FDRE (Setup_fdre_C_CE)      -0.205    12.404    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  0.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/result_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/data_out_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.956%)  route 0.157ns (55.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.554     1.609    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X23Y86         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/result_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86         FDRE (Prop_fdre_C_Q)         0.128     1.737 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/result_s_reg[2]/Q
                         net (fo=1, routed)           0.157     1.894    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst_n_13
    SLICE_X20Y85         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/data_out_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.824     1.970    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/data_clk_i
    SLICE_X20Y85         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/data_out_s_reg[2]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X20Y85         FDRE (Hold_fdre_C_D)         0.010     1.885    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/data_out_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_q_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/data2_q_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.837%)  route 0.194ns (54.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.558     1.613    cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_clk_i
    SLICE_X24Y93         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_q_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y93         FDRE (Prop_fdre_C_Q)         0.164     1.777 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[25].cordic_impl_inst/data_q_s_reg[22]/Q
                         net (fo=1, routed)           0.194     1.971    cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/Q[22]
    SLICE_X20Y92         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/data2_q_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.828     1.974    cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/data_clk_i
    SLICE_X20Y92         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/data2_q_s_reg[22]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X20Y92         FDRE (Hold_fdre_C_D)         0.076     1.955    cordicAtan_0/U0/cordic_top_inst/generate_cordic[26].cordic_impl_inst/data2_q_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data2_atan_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.622%)  route 0.215ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.559     1.614    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_clk_i
    SLICE_X23Y41         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[14]/Q
                         net (fo=1, routed)           0.215     1.970    cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data_atan_s_reg[32]_0[14]
    SLICE_X21Y44         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data2_atan_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.830     1.976    cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data_clk_i
    SLICE_X21Y44         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data2_atan_s_reg[14]/C
                         clock pessimism             -0.095     1.881    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.071     1.952    cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data2_atan_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/sign_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/sign2_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.029%)  route 0.220ns (60.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.559     1.614    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/data_clk_i
    SLICE_X25Y41         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/sign_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/sign_s_reg[3]/Q
                         net (fo=1, routed)           0.220     1.975    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/sign_s_reg[3]_0[3]
    SLICE_X19Y40         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/sign2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.830     1.976    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_clk_i
    SLICE_X19Y40         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/sign2_s_reg[3]/C
                         clock pessimism             -0.095     1.881    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.075     1.956    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/sign2_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data2_atan_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.395%)  route 0.208ns (59.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.560     1.615    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_clk_i
    SLICE_X23Y43         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[22]/Q
                         net (fo=1, routed)           0.208     1.964    cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data_atan_s_reg[32]_0[22]
    SLICE_X20Y46         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data2_atan_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.830     1.976    cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data_clk_i
    SLICE_X20Y46         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data2_atan_s_reg[22]/C
                         clock pessimism             -0.095     1.881    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.060     1.941    cordicAtan_0/U0/cordic_top_inst/generate_cordic[13].cordic_impl_inst/data2_atan_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/data_atan_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/data2_atan_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.261%)  route 0.183ns (52.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.561     1.616    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/data_clk_i
    SLICE_X24Y48         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/data_atan_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/data_atan_s_reg[8]/Q
                         net (fo=1, routed)           0.183     1.963    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/data_atan_s_reg[32]_0[8]
    SLICE_X20Y52         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/data2_atan_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.830     1.976    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/data_clk_i
    SLICE_X20Y52         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/data2_atan_s_reg[8]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X20Y52         FDRE (Hold_fdre_C_D)         0.053     1.939    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/data2_atan_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/s_alpha_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.596%)  route 0.144ns (36.404%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.560     1.615    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_clk_i
    SLICE_X21Y43         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/s_alpha_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/s_alpha_s_reg[14]/Q
                         net (fo=1, routed)           0.144     1.900    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/s_alpha_s[14]
    SLICE_X23Y41         LUT2 (Prop_lut2_I1_O)        0.045     1.945 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s[15]_i_3__10/O
                         net (fo=1, routed)           0.000     1.945    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s[15]_i_3__10_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.011 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[15]_i_1__11/O[2]
                         net (fo=1, routed)           0.000     2.011    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_next_s[14]
    SLICE_X23Y41         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.827     1.973    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_clk_i
    SLICE_X23Y41         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[14]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.105     1.983    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/s_alpha_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.596%)  route 0.144ns (36.404%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.560     1.615    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_clk_i
    SLICE_X21Y44         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/s_alpha_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/s_alpha_s_reg[18]/Q
                         net (fo=1, routed)           0.144     1.900    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/s_alpha_s[18]
    SLICE_X23Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.945 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s[19]_i_3__10/O
                         net (fo=1, routed)           0.000     1.945    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s[19]_i_3__10_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.011 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[19]_i_1__11/O[2]
                         net (fo=1, routed)           0.000     2.011    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_next_s[18]
    SLICE_X23Y42         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.827     1.973    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_clk_i
    SLICE_X23Y42         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[18]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y42         FDRE (Hold_fdre_C_D)         0.105     1.983    cordicAtan_0/U0/cordic_top_inst/generate_cordic[12].cordic_impl_inst/data_atan_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/coeff_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.225%)  route 0.183ns (52.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.565     1.620    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X12Y50         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.784 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][2]/Q
                         net (fo=2, routed)           0.183     1.968    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/Q[2]
    SLICE_X13Y49         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/coeff_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.835     1.981    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X13Y49         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/coeff_s_reg[2]/C
                         clock pessimism             -0.090     1.891    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.047     1.938    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/coeff_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/result_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.357%)  route 0.198ns (54.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.550     1.605    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X24Y22         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/result_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.164     1.769 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/result_s_reg[3]/Q
                         net (fo=1, routed)           0.198     1.967    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst_n_12
    SLICE_X21Y23         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.815     1.961    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_clk_i
    SLICE_X21Y23         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[3]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X21Y23         FDRE (Hold_fdre_C_D)         0.070     1.936    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y11     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y29     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y9      fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y39     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y25     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y34     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y6      fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y23     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y30     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y29     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y43    mod_amp_dds_nco/U0/nco_inst1/cpt_inc2_s_reg[24]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y43    mod_amp_dds_nco/U0/nco_inst1/cpt_inc2_s_reg[25]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y43    mod_amp_dds_nco/U0/nco_inst1/cpt_inc2_s_reg[26]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y43    mod_amp_dds_nco/U0/nco_inst1/cpt_inc2_s_reg[27]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y43    mod_amp_dds_nco/U0/nco_inst1/cpt_inc2_s_reg[28]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y43    mod_amp_dds_nco/U0/nco_inst1/cpt_inc2_s_reg[29]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y43    mod_amp_dds_nco/U0/nco_inst1/cpt_inc2_s_reg[30]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y43    mod_amp_dds_nco/U0/nco_inst1/cpt_inc2_s_reg[31]_srl2/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y60     mod_out_pid2_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y60     mod_out_pid2_nco/U0/nco_inst1/cpt_inc2_s_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y60     mod_out_pid2_nco/U0/nco_inst1/cpt_inc2_s_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y60     mod_out_pid2_nco/U0/nco_inst1/cpt_inc2_s_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y60     mod_out_pid2_nco/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y60     mod_out_pid2_nco/U0/nco_inst1/cpt_inc2_s_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y61     mod_out_pid2_nco/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X4Y61     mod_out_pid2_nco/U0/nco_inst1/cpt_inc2_s_reg[17]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   redpitaya_adc_dac_clk_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    ad9767_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   redpitaya_adc_dac_clk_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    ad9767_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   redpitaya_adc_dac_clk_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.456ns (18.222%)  route 2.047ns (81.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.047     7.406    ad9767_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  ad9767_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y82         ODDR                                         f  ad9767_0/inst/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.456ns (18.229%)  route 2.046ns (81.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.046     7.405    ad9767_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  ad9767_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y85         ODDR                                         f  ad9767_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.456ns (18.259%)  route 2.041ns (81.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.041     7.400    ad9767_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  ad9767_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y81         ODDR                                         f  ad9767_0/inst/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.456ns (18.534%)  route 2.004ns (81.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.004     7.363    ad9767_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  ad9767_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y80         ODDR                                         f  ad9767_0/inst/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.456ns (18.672%)  route 1.986ns (81.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.986     7.345    ad9767_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  ad9767_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y69         ODDR                                         f  ad9767_0/inst/i_dac_11/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.456ns (18.712%)  route 1.981ns (81.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.981     7.340    ad9767_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  ad9767_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y70         ODDR                                         f  ad9767_0/inst/i_dac_10/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.456ns (19.037%)  route 1.939ns (80.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.939     7.299    ad9767_0/inst/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  ad9767_0/inst/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y91         ODDR                                         f  ad9767_0/inst/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.456ns (19.444%)  route 1.889ns (80.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.889     7.248    ad9767_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  ad9767_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y79         ODDR                                         f  ad9767_0/inst/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.104%)  route 1.705ns (78.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.705     7.064    ad9767_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  ad9767_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y66         ODDR                                         f  ad9767_0/inst/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    ad9767_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.456ns (21.118%)  route 1.703ns (78.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.703     7.062    ad9767_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  ad9767_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y92         ODDR                                         f  ad9767_0/inst/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  0.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.226ns (69.577%)  route 0.099ns (30.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.586     1.641    ad9767_0/inst/dac_clk_i
    SLICE_X41Y65         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.128     1.769 f  ad9767_0/inst/dac_dat_b_s_reg[9]/Q
                         net (fo=1, routed)           0.099     1.868    ad9767_0/inst/dac_dat_b_s[9]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.098     1.966 r  ad9767_0/inst/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000     1.966    ad9767_0/inst/p_1_out[9]
    SLICE_X42Y64         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.855     2.001    ad9767_0/inst/dac_clk_i
    SLICE_X42Y64         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[9]/C
                         clock pessimism             -0.345     1.656    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.121     1.777    ad9767_0/inst/dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.226ns (68.294%)  route 0.105ns (31.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.586     1.641    ad9767_0/inst/dac_clk_i
    SLICE_X41Y65         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.128     1.769 f  ad9767_0/inst/dac_dat_b_s_reg[7]/Q
                         net (fo=1, routed)           0.105     1.874    ad9767_0/inst/dac_dat_b_s[7]
    SLICE_X42Y65         LUT1 (Prop_lut1_I0_O)        0.098     1.972 r  ad9767_0/inst/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     1.972    ad9767_0/inst/p_1_out[7]
    SLICE_X42Y65         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.854     2.000    ad9767_0/inst/dac_clk_i
    SLICE_X42Y65         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[7]/C
                         clock pessimism             -0.345     1.655    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.120     1.775    ad9767_0/inst/dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.460%)  route 0.156ns (45.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.585     1.640    ad9767_0/inst/dac_clk_i
    SLICE_X41Y66         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.781 f  ad9767_0/inst/dac_dat_b_s_reg[11]/Q
                         net (fo=1, routed)           0.156     1.937    ad9767_0/inst/dac_dat_b_s[11]
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.982 r  ad9767_0/inst/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     1.982    ad9767_0/inst/p_1_out[11]
    SLICE_X43Y69         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.850     1.996    ad9767_0/inst/dac_clk_i
    SLICE_X43Y69         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[11]/C
                         clock pessimism             -0.345     1.651    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.091     1.742    ad9767_0/inst/dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_8/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.697%)  route 0.613ns (81.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.613     2.398    ad9767_0/inst/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  ad9767_0/inst/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y64         ODDR                                         r  ad9767_0/inst/i_dac_8/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.148    ad9767_0/inst/i_dac_8
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.958%)  route 0.186ns (45.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.586     1.641    ad9767_0/inst/dac_clk_i
    SLICE_X41Y65         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.128     1.769 f  ad9767_0/inst/dac_dat_b_s_reg[6]/Q
                         net (fo=1, routed)           0.186     1.955    ad9767_0/inst/dac_dat_b_s[6]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.099     2.054 r  ad9767_0/inst/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.054    ad9767_0/inst/p_1_out[6]
    SLICE_X42Y66         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    ad9767_0/inst/dac_clk_i
    SLICE_X42Y66         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[6]/C
                         clock pessimism             -0.345     1.654    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.121     1.775    ad9767_0/inst/dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_0/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.741%)  route 0.654ns (82.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.654     2.439    ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         r  ad9767_0/inst/i_dac_0/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.148    ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_9/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.666%)  route 0.657ns (82.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.657     2.442    ad9767_0/inst/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  ad9767_0/inst/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y63         ODDR                                         r  ad9767_0/inst/i_dac_9/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.148    ad9767_0/inst/i_dac_9
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.588%)  route 0.661ns (82.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.661     2.446    ad9767_0/inst/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  ad9767_0/inst/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y57         ODDR                                         r  ad9767_0/inst/i_dac_sel/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.150    ad9767_0/inst/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.226ns (51.768%)  route 0.211ns (48.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.586     1.641    ad9767_0/inst/dac_clk_i
    SLICE_X41Y65         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.128     1.769 f  ad9767_0/inst/dac_dat_b_s_reg[8]/Q
                         net (fo=1, routed)           0.211     1.980    ad9767_0/inst/dac_dat_b_s[8]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.098     2.078 r  ad9767_0/inst/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.078    ad9767_0/inst/p_1_out[8]
    SLICE_X42Y64         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.855     2.001    ad9767_0/inst/dac_clk_i
    SLICE_X42Y64         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[8]/C
                         clock pessimism             -0.345     1.656    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.121     1.777    ad9767_0/inst/dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.253%)  route 0.234ns (55.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.585     1.640    ad9767_0/inst/dac_clk_i
    SLICE_X41Y66         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.781 f  ad9767_0/inst/dac_dat_b_s_reg[10]/Q
                         net (fo=1, routed)           0.234     2.016    ad9767_0/inst/dac_dat_b_s[10]
    SLICE_X43Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.061 r  ad9767_0/inst/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     2.061    ad9767_0/inst/p_1_out[10]
    SLICE_X43Y68         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    ad9767_0/inst/dac_clk_i
    SLICE_X43Y68         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[10]/C
                         clock pessimism             -0.345     1.652    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.091     1.743    ad9767_0/inst/dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   redpitaya_adc_dac_clk_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    ad9767_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    ad9767_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    ad9767_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    ad9767_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    ad9767_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    ad9767_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    ad9767_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    ad9767_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    ad9767_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    ad9767_0/inst/dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    ad9767_0/inst/dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    ad9767_0/inst/dac_dat_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    ad9767_0/inst/dac_dat_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y58    ad9767_0/inst/dac_dat_a_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y23    ad9767_0/inst/dac_dat_a_s_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y23    ad9767_0/inst/dac_dat_a_s_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y22    ad9767_0/inst/dac_dat_a_s_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y22    ad9767_0/inst/dac_dat_a_s_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y22    ad9767_0/inst/dac_dat_a_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y66    ad9767_0/inst/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    ad9767_0/inst/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y66    ad9767_0/inst/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y66    ad9767_0/inst/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y66    ad9767_0/inst/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    ad9767_0/inst/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    ad9767_0/inst/dac_dat_a_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    ad9767_0/inst/dac_dat_a_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y58    ad9767_0/inst/dac_dat_a_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y23    ad9767_0/inst/dac_dat_a_s_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/wb_add_const_inst/offset_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 1.450ns (20.152%)  route 5.745ns (79.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=34, routed)          5.745    10.268    dds1_offset/U0/wb_add_const_inst/s00_axi_wdata[3]
    SLICE_X7Y9           FDCE                                         r  dds1_offset/U0/wb_add_const_inst/offset_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.504    10.696    dds1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X7Y9           FDCE                                         r  dds1_offset/U0/wb_add_const_inst/offset_s_reg[3]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)       -0.093    10.709    dds1_offset/U0/wb_add_const_inst/offset_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.709    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_f0/U0/wb_add_const_inst/offset_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 1.450ns (19.990%)  route 5.804ns (80.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 10.738 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=34, routed)          5.804    10.326    dds1_f0/U0/wb_add_const_inst/s00_axi_wdata[3]
    SLICE_X3Y14          FDCE                                         r  dds1_f0/U0/wb_add_const_inst/offset_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.546    10.738    dds1_f0/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X3Y14          FDCE                                         r  dds1_f0/U0/wb_add_const_inst/offset_s_reg[3]/C
                         clock pessimism              0.230    10.969    
                         clock uncertainty           -0.125    10.844    
    SLICE_X3Y14          FDCE (Setup_fdce_C_D)       -0.062    10.782    dds1_f0/U0/wb_add_const_inst/offset_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco/U0/wb_nco_inst/cpt_off_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 1.450ns (19.986%)  route 5.805ns (80.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.738 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=34, routed)          5.805    10.328    dds1_nco/U0/wb_nco_inst/s00_axi_wdata[3]
    SLICE_X5Y15          FDRE                                         r  dds1_nco/U0/wb_nco_inst/cpt_off_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.545    10.737    dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X5Y15          FDRE                                         r  dds1_nco/U0/wb_nco_inst/cpt_off_s_reg[3]/C
                         clock pessimism              0.230    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)       -0.058    10.785    dds1_nco/U0/wb_nco_inst/cpt_off_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 0.518ns (7.179%)  route 6.698ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.676     2.984    cordicAtan_0/U0/cordic_comm_inst/s00_axi_aclk
    SLICE_X10Y35         FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[14]/Q
                         net (fo=30, routed)          6.698    10.200    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/coeff_val_s_reg[28][14]
    SLICE_X42Y73         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.551    10.743    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s00_axi_aclk
    SLICE_X42Y73         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[14]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X42Y73         FDRE (Setup_fdre_C_D)       -0.045    10.689    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[14]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 1.450ns (20.281%)  route 5.699ns (79.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=34, routed)          5.699    10.222    dds1_nco/U0/wb_nco_inst/s00_axi_wdata[10]
    SLICE_X5Y17          FDRE                                         r  dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.543    10.735    dds1_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X5Y17          FDRE                                         r  dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[10]/C
                         clock pessimism              0.230    10.966    
                         clock uncertainty           -0.125    10.841    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)       -0.105    10.736    dds1_nco/U0/wb_nco_inst/cpt_step_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_f0/U0/wb_add_const_inst/offset_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 1.450ns (20.159%)  route 5.743ns (79.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 10.738 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=39, routed)          5.743    10.265    dds1_f0/U0/wb_add_const_inst/s00_axi_wdata[1]
    SLICE_X3Y14          FDCE                                         r  dds1_f0/U0/wb_add_const_inst/offset_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.546    10.738    dds1_f0/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X3Y14          FDCE                                         r  dds1_f0/U0/wb_add_const_inst/offset_s_reg[1]/C
                         clock pessimism              0.230    10.969    
                         clock uncertainty           -0.125    10.844    
    SLICE_X3Y14          FDCE (Setup_fdce_C_D)       -0.058    10.786    dds1_f0/U0/wb_add_const_inst/offset_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.786    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.478ns (6.868%)  route 6.481ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 10.753 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.676     2.984    cordicAtan_0/U0/cordic_comm_inst/s00_axi_aclk
    SLICE_X10Y35         FDRE                                         r  cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     3.462 r  cordicAtan_0/U0/cordic_comm_inst/coeff_val_s_reg[26]/Q
                         net (fo=30, routed)          6.481     9.943    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/coeff_val_s_reg[28][26]
    SLICE_X40Y86         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.561    10.753    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s00_axi_aclk
    SLICE_X40Y86         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s_reg[26]/C
                         clock pessimism              0.116    10.869    
                         clock uncertainty           -0.125    10.744    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)       -0.277    10.467    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s_reg[26]
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 2.217ns (32.678%)  route 4.567ns (67.322%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.348     5.755    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     5.879 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=9, routed)           1.329     7.208    axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y12         LUT5 (Prop_lut5_I4_O)        0.118     7.326 f  axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           0.627     7.953    pid3_setpoint/U0/add_constHandComm/s00_axi_wvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.320     8.273 r  pid3_setpoint/U0/add_constHandComm/readdata_s[31]_i_3/O
                         net (fo=18, routed)          0.458     8.731    pid3_setpoint/U0/add_constHandComm/readdata_s[31]_i_3_n_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.321     9.052 r  pid3_setpoint/U0/add_constHandComm/readdata_s[31]_i_1/O
                         net (fo=14, routed)          0.805     9.857    pid3_setpoint/U0/wb_add_const_inst/axi_awaddr_reg[3][0]
    SLICE_X15Y13         FDCE                                         r  pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.496    10.688    pid3_setpoint/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X15Y13         FDCE                                         r  pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[10]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X15Y13         FDCE (Setup_fdce_C_CE)      -0.413    10.381    pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 2.217ns (32.678%)  route 4.567ns (67.322%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.348     5.755    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     5.879 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=9, routed)           1.329     7.208    axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y12         LUT5 (Prop_lut5_I4_O)        0.118     7.326 f  axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           0.627     7.953    pid3_setpoint/U0/add_constHandComm/s00_axi_wvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.320     8.273 r  pid3_setpoint/U0/add_constHandComm/readdata_s[31]_i_3/O
                         net (fo=18, routed)          0.458     8.731    pid3_setpoint/U0/add_constHandComm/readdata_s[31]_i_3_n_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.321     9.052 r  pid3_setpoint/U0/add_constHandComm/readdata_s[31]_i_1/O
                         net (fo=14, routed)          0.805     9.857    pid3_setpoint/U0/wb_add_const_inst/axi_awaddr_reg[3][0]
    SLICE_X15Y13         FDCE                                         r  pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.496    10.688    pid3_setpoint/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X15Y13         FDCE                                         r  pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[12]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X15Y13         FDCE (Setup_fdce_C_CE)      -0.413    10.381    pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[12]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 2.217ns (32.678%)  route 4.567ns (67.322%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.348     5.755    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124     5.879 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=9, routed)           1.329     7.208    axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y12         LUT5 (Prop_lut5_I4_O)        0.118     7.326 f  axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           0.627     7.953    pid3_setpoint/U0/add_constHandComm/s00_axi_wvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.320     8.273 r  pid3_setpoint/U0/add_constHandComm/readdata_s[31]_i_3/O
                         net (fo=18, routed)          0.458     8.731    pid3_setpoint/U0/add_constHandComm/readdata_s[31]_i_3_n_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.321     9.052 r  pid3_setpoint/U0/add_constHandComm/readdata_s[31]_i_1/O
                         net (fo=14, routed)          0.805     9.857    pid3_setpoint/U0/wb_add_const_inst/axi_awaddr_reg[3][0]
    SLICE_X15Y13         FDCE                                         r  pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.496    10.688    pid3_setpoint/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X15Y13         FDCE                                         r  pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[3]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X15Y13         FDCE (Setup_fdce_C_CE)      -0.413    10.381    pid3_setpoint/U0/wb_add_const_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  0.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.260%)  route 0.284ns (65.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.580     0.921    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y59          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.148     1.069 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.284     1.353    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y49          SRL16E                                       r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.852     1.222    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y49          SRL16E                                       r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.323    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.563     0.904    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y37          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.112     1.157    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y38          SRLC32E                                      r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.832     1.202    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pid1_sign/U0/add_constHandComm/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid1_sign/U0/add_constHandComm/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.226ns (55.189%)  route 0.184ns (44.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.554     0.895    pid1_sign/U0/add_constHandComm/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  pid1_sign/U0/add_constHandComm/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  pid1_sign/U0/add_constHandComm/axi_awready_reg/Q
                         net (fo=6, routed)           0.184     1.206    pid1_sign/U0/add_constHandComm/s00_axi_awready
    SLICE_X23Y32         LUT5 (Prop_lut5_I3_O)        0.098     1.304 r  pid1_sign/U0/add_constHandComm/axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.304    pid1_sign/U0/add_constHandComm/axi_awaddr[3]_i_1_n_0
    SLICE_X23Y32         FDRE                                         r  pid1_sign/U0/add_constHandComm/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.820     1.190    pid1_sign/U0/add_constHandComm/s00_axi_aclk
    SLICE_X23Y32         FDRE                                         r  pid1_sign/U0/add_constHandComm/axi_awaddr_reg[3]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.092     1.248    pid1_sign/U0/add_constHandComm/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.026%)  route 0.226ns (57.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.582     0.923    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y52          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/Q
                         net (fo=8, routed)           0.226     1.313    axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[24]
    SLICE_X0Y45          FDRE                                         r  axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.851     1.221    axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y45          FDRE                                         r  axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.063     1.255    axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.227ns (52.370%)  route 0.206ns (47.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.582     0.923    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[55]/Q
                         net (fo=1, routed)           0.206     1.257    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[55]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.099     1.356 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[55]_i_1/O
                         net (fo=1, routed)           0.000     1.356    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[55]
    SLICE_X2Y49          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.854     1.224    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.453%)  route 0.252ns (60.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.582     0.923    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/Q
                         net (fo=8, routed)           0.252     1.338    axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[22]
    SLICE_X0Y45          FDRE                                         r  axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.851     1.221    axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y45          FDRE                                         r  axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.076     1.268    axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.700%)  route 0.277ns (66.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.582     0.923    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.277     1.341    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][26]
    SLICE_X4Y49          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.854     1.224    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y49          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.060     1.255    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.571     0.912    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y72          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.053 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.054     1.107    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.045     1.152 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.152    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.837     1.207    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X0Y72          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.282     0.925    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.121     1.046    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.224%)  route 0.277ns (62.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.582     0.923    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/Q
                         net (fo=6, routed)           0.277     1.363    axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[27]
    SLICE_X0Y45          FDRE                                         r  axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.851     1.221    axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y45          FDRE                                         r  axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.060     1.252    axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 switchComplex_0/U0/handle_comm/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            switchComplex_0/U0/handle_comm/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.315%)  route 0.275ns (59.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.555     0.896    switchComplex_0/U0/handle_comm/s00_axi_aclk
    SLICE_X19Y30         FDRE                                         r  switchComplex_0/U0/handle_comm/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  switchComplex_0/U0/handle_comm/axi_arready_reg/Q
                         net (fo=6, routed)           0.275     1.312    switchComplex_0/U0/handle_comm/s00_axi_arready
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.357 r  switchComplex_0/U0/handle_comm/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.357    switchComplex_0/U0/handle_comm/axi_araddr[3]_i_1_n_0
    SLICE_X22Y29         FDSE                                         r  switchComplex_0/U0/handle_comm/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.817     1.187    switchComplex_0/U0/handle_comm/s00_axi_aclk
    SLICE_X22Y29         FDSE                                         r  switchComplex_0/U0/handle_comm/axi_araddr_reg[3]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X22Y29         FDSE (Hold_fdse_C_D)         0.092     1.245    switchComplex_0/U0/handle_comm/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y0    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y18   mod_amp_dds_ampl/U0/add_constHandComm/addr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y18   mod_amp_dds_ampl/U0/add_constHandComm/addr_reg_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X18Y18   mod_amp_dds_ampl/U0/add_constHandComm/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X18Y18   mod_amp_dds_ampl/U0/add_constHandComm/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y18   mod_amp_dds_ampl/U0/add_constHandComm/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y16   mod_amp_dds_ampl/U0/add_constHandComm/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y16   mod_amp_dds_ampl/U0/add_constHandComm/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y16   mod_amp_dds_ampl/U0/add_constHandComm/axi_awready_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y46   proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y34    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y34    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y34    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y35    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y34   axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y34   axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y36    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y34    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y35    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y46   proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y33    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y33    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/val_alpha_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 2.571ns (33.187%)  route 5.176ns (66.813%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.668     2.976    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/val_alpha_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.395 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/val_alpha_s_reg[2]/Q
                         net (fo=2, routed)           3.081     6.476    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/val_alpha_s[2]
    SLICE_X24Y37         LUT1 (Prop_lut1_I0_O)        0.296     6.772 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s[4]_i_6__9/O
                         net (fo=1, routed)           0.000     6.772    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s[4]_i_6__9_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.305 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[4]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000     7.305    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[4]_i_2__9_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[8]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000     7.422    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[8]_i_2__9_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.539 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[12]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000     7.539    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[12]_i_2__9_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.656 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[16]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000     7.656    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[16]_i_2__9_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.773 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[20]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000     7.773    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[20]_i_2__9_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[24]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000     7.890    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[24]_i_2__9_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[28]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000     8.007    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[28]_i_2__9_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.261 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[32]_i_2__10/CO[0]
                         net (fo=1, routed)           2.095    10.356    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/val_alpha_s_reg[28]_0[0]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.367    10.723 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/s_alpha_s[32]_i_1__9/O
                         net (fo=1, routed)           0.000    10.723    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/D[0]
    SLICE_X28Y45         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.499    12.411    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/data_clk_i
    SLICE_X28Y45         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[32]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.077    12.363    cordicAtan_0/U0/cordic_top_inst/generate_cordic[11].cordic_impl_inst/s_alpha_s_reg[32]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/val_alpha_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 2.417ns (31.757%)  route 5.194ns (68.243%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.654     2.962    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s00_axi_aclk
    SLICE_X31Y25         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/val_alpha_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.419     3.381 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/val_alpha_s_reg[4]/Q
                         net (fo=2, routed)           3.405     6.786    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/val_alpha_s[4]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.299     7.085 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s[4]_i_4__7/O
                         net (fo=1, routed)           0.000     7.085    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s[4]_i_4__7_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.461 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[4]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     7.461    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[4]_i_2__7_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[8]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     7.578    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[8]_i_2__7_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[12]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     7.695    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[12]_i_2__7_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.812 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[16]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     7.812    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[16]_i_2__7_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[20]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     7.929    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[20]_i_2__7_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.046 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[24]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     8.046    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[24]_i_2__7_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.163 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[28]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     8.163    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[28]_i_2__7_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.417 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[32]_i_2__8/CO[0]
                         net (fo=1, routed)           1.789    10.206    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/CO[0]
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.367    10.573 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s[32]_i_1__7/O
                         net (fo=1, routed)           0.000    10.573    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/D[0]
    SLICE_X31Y35         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.494    12.406    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/data_clk_i
    SLICE_X31Y35         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[32]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X31Y35         FDRE (Setup_fdre_C_D)        0.029    12.310    cordicAtan_0/U0/cordic_top_inst/generate_cordic[9].cordic_impl_inst/s_alpha_s_reg[32]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 2.498ns (32.963%)  route 5.080ns (67.037%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.665     2.973    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s00_axi_aclk
    SLICE_X15Y56         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s_reg[0]/Q
                         net (fo=2, routed)           1.803     5.232    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/val_alpha_s[0]
    SLICE_X15Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s[4]_i_3__14/O
                         net (fo=1, routed)           1.386     6.742    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s[4]_i_3__14_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.337 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[4]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     7.337    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[4]_i_2__14_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[8]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     7.454    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[8]_i_2__14_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[12]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     7.571    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[12]_i_2__14_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[16]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     7.688    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[16]_i_2__14_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[20]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     7.805    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[20]_i_2__14_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[24]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     7.922    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[24]_i_2__14_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.039 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[28]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     8.039    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[28]_i_2__14_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.293 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[32]_i_2__15/CO[0]
                         net (fo=1, routed)           1.891    10.184    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/CO[0]
    SLICE_X23Y63         LUT3 (Prop_lut3_I1_O)        0.367    10.551 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s[32]_i_1__14/O
                         net (fo=1, routed)           0.000    10.551    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/D[0]
    SLICE_X23Y63         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.480    12.392    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/data_clk_i
    SLICE_X23Y63         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[32]/C
                         clock pessimism              0.000    12.392    
                         clock uncertainty           -0.125    12.267    
    SLICE_X23Y63         FDRE (Setup_fdre_C_D)        0.029    12.296    cordicAtan_0/U0/cordic_top_inst/generate_cordic[16].cordic_impl_inst/s_alpha_s_reg[32]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.718ns (10.113%)  route 6.382ns (89.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.183     7.587    mod_out_pid2_nco/U0/nco_inst1/ref_rst_i
    SLICE_X6Y64          LUT2 (Prop_lut2_I0_O)        0.299     7.886 r  mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.199    10.085    mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.540    12.452    mod_out_pid2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X3Y58          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[4]/C
                         clock pessimism              0.000    12.452    
                         clock uncertainty           -0.125    12.327    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.429    11.898    mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.718ns (10.113%)  route 6.382ns (89.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.183     7.587    mod_out_pid2_nco/U0/nco_inst1/ref_rst_i
    SLICE_X6Y64          LUT2 (Prop_lut2_I0_O)        0.299     7.886 r  mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.199    10.085    mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.540    12.452    mod_out_pid2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X3Y58          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[5]/C
                         clock pessimism              0.000    12.452    
                         clock uncertainty           -0.125    12.327    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.429    11.898    mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.718ns (10.113%)  route 6.382ns (89.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.183     7.587    mod_out_pid2_nco/U0/nco_inst1/ref_rst_i
    SLICE_X6Y64          LUT2 (Prop_lut2_I0_O)        0.299     7.886 r  mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.199    10.085    mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.540    12.452    mod_out_pid2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X3Y58          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[6]/C
                         clock pessimism              0.000    12.452    
                         clock uncertainty           -0.125    12.327    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.429    11.898    mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.718ns (10.113%)  route 6.382ns (89.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.183     7.587    mod_out_pid2_nco/U0/nco_inst1/ref_rst_i
    SLICE_X6Y64          LUT2 (Prop_lut2_I0_O)        0.299     7.886 r  mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.199    10.085    mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.540    12.452    mod_out_pid2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X3Y58          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[7]/C
                         clock pessimism              0.000    12.452    
                         clock uncertainty           -0.125    12.327    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.429    11.898    mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[7]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.440ns (32.552%)  route 5.056ns (67.448%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.663     2.971    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s00_axi_aclk
    SLICE_X19Y53         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s_reg[1]/Q
                         net (fo=2, routed)           3.170     6.597    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/val_alpha_s[1]
    SLICE_X19Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.721 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s[4]_i_7__13/O
                         net (fo=1, routed)           0.000     6.721    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s[4]_i_7__13_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.253 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[4]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     7.253    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[4]_i_2__13_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[8]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     7.367    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[8]_i_2__13_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[12]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     7.481    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[12]_i_2__13_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[16]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     7.595    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[16]_i_2__13_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[20]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     7.709    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[20]_i_2__13_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[24]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     7.823    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[24]_i_2__13_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.937 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[28]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     7.937    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[28]_i_2__13_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.208 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[32]_i_2__14/CO[0]
                         net (fo=1, routed)           1.886    10.094    cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/val_alpha_s_reg[28]_0[0]
    SLICE_X21Y59         LUT3 (Prop_lut3_I1_O)        0.373    10.467 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[14].cordic_impl_inst/s_alpha_s[32]_i_1__13/O
                         net (fo=1, routed)           0.000    10.467    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/D[0]
    SLICE_X21Y59         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.487    12.399    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/data_clk_i
    SLICE_X21Y59         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[32]/C
                         clock pessimism              0.000    12.399    
                         clock uncertainty           -0.125    12.274    
    SLICE_X21Y59         FDRE (Setup_fdre_C_D)        0.029    12.303    cordicAtan_0/U0/cordic_top_inst/generate_cordic[15].cordic_impl_inst/s_alpha_s_reg[32]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.718ns (10.160%)  route 6.349ns (89.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 12.451 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.183     7.587    mod_out_pid2_nco/U0/nco_inst1/ref_rst_i
    SLICE_X6Y64          LUT2 (Prop_lut2_I0_O)        0.299     7.886 r  mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.166    10.052    mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.539    12.451    mod_out_pid2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X3Y60          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[12]/C
                         clock pessimism              0.000    12.451    
                         clock uncertainty           -0.125    12.326    
    SLICE_X3Y60          FDRE (Setup_fdre_C_R)       -0.429    11.897    mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.897    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.718ns (10.160%)  route 6.349ns (89.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 12.451 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.183     7.587    mod_out_pid2_nco/U0/nco_inst1/ref_rst_i
    SLICE_X6Y64          LUT2 (Prop_lut2_I0_O)        0.299     7.886 r  mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.166    10.052    mod_out_pid2_nco/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.539    12.451    mod_out_pid2_nco/U0/nco_inst1/ref_clk_i
    SLICE_X3Y60          FDRE                                         r  mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[13]/C
                         clock pessimism              0.000    12.451    
                         clock uncertainty           -0.125    12.326    
    SLICE_X3Y60          FDRE (Setup_fdre_C_R)       -0.429    11.897    mod_out_pid2_nco/U0/nco_inst1/counter_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.897    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  1.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/val_alpha_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.578ns (21.989%)  route 2.051ns (78.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.549     2.741    cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s00_axi_aclk
    SLICE_X43Y74         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/val_alpha_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.337     3.078 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/val_alpha_s_reg[4]/Q
                         net (fo=2, routed)           2.051     5.128    cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/val_alpha_s[4]
    SLICE_X38Y74         LUT4 (Prop_lut4_I0_O)        0.241     5.369 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_s[4]_i_1__20/O
                         net (fo=1, routed)           0.000     5.369    cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_next_s[4]
    SLICE_X38Y74         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.721     4.882    cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/data_clk_i
    SLICE_X38Y74         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_s_reg[4]/C
                         clock pessimism              0.000     4.882    
                         clock uncertainty            0.125     5.007    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.331     5.338    cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.338    
                         arrival time                           5.369    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/val_alpha_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.467ns (17.930%)  route 2.138ns (82.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.487     2.679    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s00_axi_aclk
    SLICE_X26Y21         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/val_alpha_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.367     3.046 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/val_alpha_s_reg[3]/Q
                         net (fo=2, routed)           2.138     5.184    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/val_alpha_s[3]
    SLICE_X26Y22         LUT4 (Prop_lut4_I0_O)        0.100     5.284 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s[3]_i_1__6/O
                         net (fo=1, routed)           0.000     5.284    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_next_s[3]
    SLICE_X26Y22         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.656     4.817    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/data_clk_i
    SLICE_X26Y22         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s_reg[3]/C
                         clock pessimism              0.000     4.817    
                         clock uncertainty            0.125     4.942    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.269     5.211    cordicAtan_0/U0/cordic_top_inst/generate_cordic[8].cordic_impl_inst/s_alpha_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.211    
                         arrival time                           5.284    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.467ns (17.860%)  route 2.148ns (82.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.554     2.746    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s00_axi_aclk
    SLICE_X41Y71         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.367     3.113 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s_reg[12]/Q
                         net (fo=2, routed)           2.148     5.261    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/val_alpha_s[12]
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.100     5.361 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s[12]_i_1__19/O
                         net (fo=1, routed)           0.000     5.361    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_next_s[12]
    SLICE_X41Y72         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.726     4.887    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/data_clk_i
    SLICE_X41Y72         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[12]/C
                         clock pessimism              0.000     4.887    
                         clock uncertainty            0.125     5.012    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.270     5.282    cordicAtan_0/U0/cordic_top_inst/generate_cordic[21].cordic_impl_inst/s_alpha_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.282    
                         arrival time                           5.361    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/val_alpha_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.576ns (21.833%)  route 2.062ns (78.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.549     2.741    cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s00_axi_aclk
    SLICE_X43Y74         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/val_alpha_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.337     3.078 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/val_alpha_s_reg[7]/Q
                         net (fo=2, routed)           2.062     5.140    cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/val_alpha_s[7]
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.239     5.379 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_s[7]_i_1__20/O
                         net (fo=1, routed)           0.000     5.379    cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_next_s[7]
    SLICE_X43Y73         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.725     4.886    cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/data_clk_i
    SLICE_X43Y73         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_s_reg[7]/C
                         clock pessimism              0.000     4.886    
                         clock uncertainty            0.125     5.011    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.270     5.281    cordicAtan_0/U0/cordic_top_inst/generate_cordic[22].cordic_impl_inst/s_alpha_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.281    
                         arrival time                           5.379    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.467ns (17.159%)  route 2.255ns (82.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.559     2.751    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s00_axi_aclk
    SLICE_X41Y83         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.367     3.118 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s_reg[15]/Q
                         net (fo=2, routed)           2.255     5.372    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/val_alpha_s[15]
    SLICE_X38Y83         LUT4 (Prop_lut4_I0_O)        0.100     5.472 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_s[15]_i_1__21/O
                         net (fo=1, routed)           0.000     5.472    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_next_s[15]
    SLICE_X38Y83         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.733     4.894    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/data_clk_i
    SLICE_X38Y83         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_s_reg[15]/C
                         clock pessimism              0.000     4.894    
                         clock uncertainty            0.125     5.019    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.331     5.350    cordicAtan_0/U0/cordic_top_inst/generate_cordic[23].cordic_impl_inst/s_alpha_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.350    
                         arrival time                           5.472    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/val_alpha_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.186ns (12.852%)  route 1.261ns (87.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.561     0.902    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s00_axi_aclk
    SLICE_X9Y87          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/val_alpha_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/val_alpha_s_reg[11]/Q
                         net (fo=2, routed)           1.261     2.304    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/val_alpha_s[11]
    SLICE_X8Y87          LUT4 (Prop_lut4_I0_O)        0.045     2.349 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s[11]_i_1__25/O
                         net (fo=1, routed)           0.000     2.349    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_next_s[11]
    SLICE_X8Y87          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.829     1.975    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/data_clk_i
    SLICE_X8Y87          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[11]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.120     2.220    cordicAtan_0/U0/cordic_top_inst/generate_cordic[27].cordic_impl_inst/s_alpha_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.186ns (13.093%)  route 1.235ns (86.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.557     0.898    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s00_axi_aclk
    SLICE_X14Y63         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s_reg[15]/Q
                         net (fo=2, routed)           1.235     2.273    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/val_alpha_s[15]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.045     2.318 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s[15]_i_1__15/O
                         net (fo=1, routed)           0.000     2.318    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_next_s[15]
    SLICE_X15Y64         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.825     1.971    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/data_clk_i
    SLICE_X15Y64         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[15]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.092     2.188    cordicAtan_0/U0/cordic_top_inst/generate_cordic[17].cordic_impl_inst/s_alpha_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/val_alpha_s_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/s_alpha_s_reg[16]_inv/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.186ns (13.098%)  route 1.234ns (86.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.563     0.904    cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/s00_axi_aclk
    SLICE_X15Y6          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/val_alpha_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/val_alpha_s_reg[16]/Q
                         net (fo=2, routed)           1.234     2.279    cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/val_alpha_s[16]
    SLICE_X14Y6          LUT4 (Prop_lut4_I0_O)        0.045     2.324 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/s_alpha_s[16]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.324    cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/s_alpha_next_s[16]
    SLICE_X14Y6          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/s_alpha_s_reg[16]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.831     1.977    cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/data_clk_i
    SLICE_X14Y6          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/s_alpha_s_reg[16]_inv/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.091     2.193    cordicAtan_0/U0/cordic_top_inst/generate_cordic[0].cordic_impl_inst/s_alpha_s_reg[16]_inv
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/val_alpha_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/s_alpha_s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.186ns (13.141%)  route 1.229ns (86.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.559     0.900    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/s00_axi_aclk
    SLICE_X27Y35         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/val_alpha_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/val_alpha_s_reg[11]/Q
                         net (fo=2, routed)           1.229     2.270    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/val_alpha_s[11]
    SLICE_X27Y31         LUT4 (Prop_lut4_I0_O)        0.045     2.315 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/s_alpha_s[11]_i_1__8/O
                         net (fo=1, routed)           0.000     2.315    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/s_alpha_next_s[11]
    SLICE_X27Y31         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/s_alpha_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.822     1.968    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/data_clk_i
    SLICE_X27Y31         FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/s_alpha_s_reg[11]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X27Y31         FDRE (Hold_fdre_C_D)         0.091     2.184    cordicAtan_0/U0/cordic_top_inst/generate_cordic[10].cordic_impl_inst/s_alpha_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/val_alpha_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.186ns (13.075%)  route 1.237ns (86.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s00_axi_aclk
    SLICE_X35Y1          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/val_alpha_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/val_alpha_s_reg[15]/Q
                         net (fo=2, routed)           1.237     2.282    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/val_alpha_s[15]
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.045     2.327 r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s[15]_i_1__2/O
                         net (fo=1, routed)           0.000     2.327    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_next_s[15]
    SLICE_X35Y2          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.833     1.979    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/data_clk_i
    SLICE_X35Y2          FDRE                                         r  cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s_reg[15]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.092     2.196    cordicAtan_0/U0/cordic_top_inst/generate_cordic[4].cordic_impl_inst/s_alpha_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 0.580ns (7.977%)  route 6.691ns (92.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.824     6.269    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.393 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.867    10.260    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.554    12.466    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000    12.466    
                         clock uncertainty           -0.125    12.341    
    ILOGIC_X0Y40         FDCE (Recov_fdce_C_CLR)     -0.795    11.546    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.580ns (8.000%)  route 6.670ns (92.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.824     6.269    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.393 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.846    10.239    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.554    12.466    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000    12.466    
                         clock uncertainty           -0.125    12.341    
    ILOGIC_X0Y39         FDCE (Recov_fdce_C_CLR)     -0.795    11.546    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 0.580ns (8.042%)  route 6.632ns (91.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.824     6.269    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.393 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.808    10.201    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.551    12.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y36         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 0.580ns (8.061%)  route 6.615ns (91.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.824     6.269    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.393 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.792    10.184    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y33         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.550    12.462    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y33         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.125    12.337    
    ILOGIC_X0Y33         FDCE (Recov_fdce_C_CLR)     -0.795    11.542    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 0.580ns (8.114%)  route 6.568ns (91.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.824     6.269    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.393 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.744    10.137    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y29         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.546    12.458    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y29         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.125    12.333    
    ILOGIC_X0Y29         FDCE (Recov_fdce_C_CLR)     -0.795    11.538    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 0.580ns (8.201%)  route 6.493ns (91.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.824     6.269    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.393 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.669    10.062    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y34         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.550    12.462    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y34         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.125    12.337    
    ILOGIC_X0Y34         FDCE (Recov_fdce_C_CLR)     -0.795    11.542    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 0.580ns (8.200%)  route 6.493ns (91.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.824     6.269    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.393 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.670    10.062    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.551    12.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y35         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 0.580ns (8.213%)  route 6.482ns (91.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.824     6.269    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.393 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.658    10.051    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y32         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.549    12.461    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y32         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.125    12.336    
    ILOGIC_X0Y32         FDCE (Recov_fdce_C_CLR)     -0.795    11.541    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 0.580ns (8.288%)  route 6.418ns (91.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.824     6.269    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.393 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.594     9.987    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y18         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.549    12.461    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y18         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[8]/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.125    12.336    
    ILOGIC_X0Y18         FDCE (Recov_fdce_C_CLR)     -0.795    11.541    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[8]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 0.580ns (8.402%)  route 6.324ns (91.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.681     2.989    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.824     6.269    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.393 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.500     9.893    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y30         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       1.546    12.458    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y30         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.125    12.333    
    ILOGIC_X0Y30         FDCE (Recov_fdce_C_CLR)     -0.795    11.538    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  1.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.186ns (7.482%)  route 2.300ns (92.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.271     2.318    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.363 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.029     3.392    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    SLICE_X24Y1          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.829     1.975    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    SLICE_X24Y1          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     2.033    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.186ns (7.477%)  route 2.302ns (92.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.271     2.318    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.363 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.031     3.394    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y42         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y42         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.186ns (7.376%)  route 2.336ns (92.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.271     2.318    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.363 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.065     3.428    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y41         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y41         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y41         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.186ns (7.320%)  route 2.355ns (92.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.271     2.318    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.363 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.084     3.448    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y43         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y43         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y43         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.605ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.186ns (7.104%)  route 2.432ns (92.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.271     2.318    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.363 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.162     3.525    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y49         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.856     2.002    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y49         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.125     2.127    
    ILOGIC_X0Y49         FDCE (Remov_fdce_C_CLR)     -0.207     1.920    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.664ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.186ns (6.950%)  route 2.490ns (93.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.271     2.318    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.363 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.219     3.583    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y4          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.855     2.001    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y4          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.125     2.126    
    ILOGIC_X0Y4          FDCE (Remov_fdce_C_CLR)     -0.207     1.919    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.718ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.186ns (6.813%)  route 2.544ns (93.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.271     2.318    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.363 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.273     3.637    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y3          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.855     2.001    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y3          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.125     2.126    
    ILOGIC_X0Y3          FDCE (Remov_fdce_C_CLR)     -0.207     1.919    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.186ns (6.789%)  route 2.554ns (93.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.271     2.318    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.363 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.283     3.646    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y5          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y5          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y5          FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.646    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.186ns (6.642%)  route 2.614ns (93.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.271     2.318    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.363 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.343     3.707    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y1          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.856     2.002    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y1          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.125     2.127    
    ILOGIC_X0Y1          FDCE (Remov_fdce_C_CLR)     -0.207     1.920    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.791ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.186ns (6.636%)  route 2.617ns (93.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.566     0.907    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y45         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.271     2.318    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.363 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.346     3.709    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y6          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=14654, routed)       0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y6          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y6          FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.709    
  -------------------------------------------------------------------
                         slack                                  1.791    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid2_sign/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.419ns (8.653%)  route 4.423ns (91.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.423     7.827    pid2_sign/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X5Y50          FDCE                                         f  pid2_sign/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.542    10.734    pid2_sign/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X5Y50          FDCE                                         r  pid2_sign/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X5Y50          FDCE (Recov_fdce_C_CLR)     -0.580    10.145    pid2_sign/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.145    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid2_sign/U0/wb_add_const_inst/readdata_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.419ns (8.653%)  route 4.423ns (91.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.423     7.827    pid2_sign/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X5Y50          FDCE                                         f  pid2_sign/U0/wb_add_const_inst/readdata_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.542    10.734    pid2_sign/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X5Y50          FDCE                                         r  pid2_sign/U0/wb_add_const_inst/readdata_s_reg[0]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X5Y50          FDCE (Recov_fdce_C_CLR)     -0.580    10.145    pid2_sign/U0/wb_add_const_inst/readdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.145    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_range/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.419ns (8.847%)  route 4.317ns (91.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.317     7.721    dds1_range/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y28         FDCE                                         f  dds1_range/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.487    10.679    dds1_range/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y28         FDCE                                         r  dds1_range/U0/wb_add_const_inst/readdata_s_reg[1]/C
                         clock pessimism              0.230    10.910    
                         clock uncertainty           -0.125    10.785    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.580    10.205    dds1_range/U0/wb_add_const_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_range/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.419ns (8.847%)  route 4.317ns (91.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.317     7.721    dds1_range/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y28         FDCE                                         f  dds1_range/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.487    10.679    dds1_range/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y28         FDCE                                         r  dds1_range/U0/wb_add_const_inst/readdata_s_reg[4]/C
                         clock pessimism              0.230    10.910    
                         clock uncertainty           -0.125    10.785    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.580    10.205    dds1_range/U0/wb_add_const_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_range/U0/wb_add_const_inst/readdata_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.419ns (8.847%)  route 4.317ns (91.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.317     7.721    dds1_range/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y28         FDCE                                         f  dds1_range/U0/wb_add_const_inst/readdata_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.487    10.679    dds1_range/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y28         FDCE                                         r  dds1_range/U0/wb_add_const_inst/readdata_s_reg[6]/C
                         clock pessimism              0.230    10.910    
                         clock uncertainty           -0.125    10.785    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.580    10.205    dds1_range/U0/wb_add_const_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_range/U0/wb_add_const_inst/readdata_s_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.419ns (8.847%)  route 4.317ns (91.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.317     7.721    dds1_range/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y28         FDCE                                         f  dds1_range/U0/wb_add_const_inst/readdata_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.487    10.679    dds1_range/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y28         FDCE                                         r  dds1_range/U0/wb_add_const_inst/readdata_s_reg[8]/C
                         clock pessimism              0.230    10.910    
                         clock uncertainty           -0.125    10.785    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.580    10.205    dds1_range/U0/wb_add_const_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.419ns (8.822%)  route 4.330ns (91.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.330     7.734    dds1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X7Y9           FDCE                                         f  dds1_offset/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.504    10.696    dds1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X7Y9           FDCE                                         r  dds1_offset/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y9           FDCE (Recov_fdce_C_CLR)     -0.580    10.222    dds1_offset/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/wb_add_const_inst/offset_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.419ns (8.822%)  route 4.330ns (91.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.330     7.734    dds1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X7Y9           FDCE                                         f  dds1_offset/U0/wb_add_const_inst/offset_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.504    10.696    dds1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X7Y9           FDCE                                         r  dds1_offset/U0/wb_add_const_inst/offset_s_reg[1]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y9           FDCE (Recov_fdce_C_CLR)     -0.580    10.222    dds1_offset/U0/wb_add_const_inst/offset_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/wb_add_const_inst/offset_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.419ns (8.822%)  route 4.330ns (91.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.330     7.734    dds1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X7Y9           FDCE                                         f  dds1_offset/U0/wb_add_const_inst/offset_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.504    10.696    dds1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X7Y9           FDCE                                         r  dds1_offset/U0/wb_add_const_inst/offset_s_reg[3]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y9           FDCE (Recov_fdce_C_CLR)     -0.580    10.222    dds1_offset/U0/wb_add_const_inst/offset_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds1_offset/U0/wb_add_const_inst/offset_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.419ns (8.822%)  route 4.330ns (91.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.677     2.985    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        4.330     7.734    dds1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X7Y9           FDCE                                         f  dds1_offset/U0/wb_add_const_inst/offset_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        1.504    10.696    dds1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X7Y9           FDCE                                         r  dds1_offset/U0/wb_add_const_inst/offset_s_reg[4]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y9           FDCE (Recov_fdce_C_CLR)     -0.580    10.222    dds1_offset/U0/wb_add_const_inst/offset_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  2.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.213%)  route 0.296ns (69.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        0.296     1.328    mod_input_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X15Y52         FDCE                                         f  mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.831     1.201    mod_input_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X15Y52         FDCE                                         r  mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y52         FDCE (Remov_fdce_C_CLR)     -0.146     1.026    mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.213%)  route 0.296ns (69.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        0.296     1.328    mod_input_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X15Y52         FDCE                                         f  mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.831     1.201    mod_input_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X15Y52         FDCE                                         r  mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[6]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y52         FDCE (Remov_fdce_C_CLR)     -0.146     1.026    mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.213%)  route 0.296ns (69.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        0.296     1.328    mod_input_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X15Y52         FDCE                                         f  mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.831     1.201    mod_input_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X15Y52         FDCE                                         r  mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[7]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y52         FDCE (Remov_fdce_C_CLR)     -0.146     1.026    mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.905%)  route 0.300ns (70.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        0.300     1.333    mod_input_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X14Y52         FDCE                                         f  mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.831     1.201    mod_input_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X14Y52         FDCE                                         r  mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y52         FDCE (Remov_fdce_C_CLR)     -0.146     1.026    mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.905%)  route 0.300ns (70.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        0.300     1.333    mod_input_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X14Y52         FDCE                                         f  mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.831     1.201    mod_input_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X14Y52         FDCE                                         r  mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[12]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y52         FDCE (Remov_fdce_C_CLR)     -0.146     1.026    mod_input_ampl/U0/wb_add_const_inst/readdata_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid1_ki/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.128ns (17.394%)  route 0.608ns (82.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        0.608     1.640    pid1_ki/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X23Y36         FDCE                                         f  pid1_ki/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.823     1.193    pid1_ki/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y36         FDCE                                         r  pid1_ki/U0/wb_add_const_inst/readdata_s_reg[4]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y36         FDCE (Remov_fdce_C_CLR)     -0.146     1.013    pid1_ki/U0/wb_add_const_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid1_ki/U0/wb_add_const_inst/readdata_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.128ns (17.394%)  route 0.608ns (82.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        0.608     1.640    pid1_ki/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X23Y36         FDCE                                         f  pid1_ki/U0/wb_add_const_inst/readdata_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.823     1.193    pid1_ki/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y36         FDCE                                         r  pid1_ki/U0/wb_add_const_inst/readdata_s_reg[6]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y36         FDCE (Remov_fdce_C_CLR)     -0.146     1.013    pid1_ki/U0/wb_add_const_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid1_ki/U0/wb_add_const_inst/offset_s_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.128ns (17.292%)  route 0.612ns (82.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        0.612     1.645    pid1_ki/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X22Y36         FDCE                                         f  pid1_ki/U0/wb_add_const_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.823     1.193    pid1_ki/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X22Y36         FDCE                                         r  pid1_ki/U0/wb_add_const_inst/offset_s_reg[11]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y36         FDCE (Remov_fdce_C_CLR)     -0.146     1.013    pid1_ki/U0/wb_add_const_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid1_ki/U0/wb_add_const_inst/offset_s_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.128ns (17.292%)  route 0.612ns (82.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        0.612     1.645    pid1_ki/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X22Y36         FDCE                                         f  pid1_ki/U0/wb_add_const_inst/offset_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.823     1.193    pid1_ki/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X22Y36         FDCE                                         r  pid1_ki/U0/wb_add_const_inst/offset_s_reg[12]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y36         FDCE (Remov_fdce_C_CLR)     -0.146     1.013    pid1_ki/U0/wb_add_const_inst/offset_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid1_ki/U0/wb_add_const_inst/offset_s_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.128ns (17.292%)  route 0.612ns (82.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.564     0.905    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=6289, routed)        0.612     1.645    pid1_ki/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X22Y36         FDCE                                         f  pid1_ki/U0/wb_add_const_inst/offset_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3828, routed)        0.823     1.193    pid1_ki/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X22Y36         FDCE                                         r  pid1_ki/U0/wb_add_const_inst/offset_s_reg[13]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y36         FDCE (Remov_fdce_C_CLR)     -0.146     1.013    pid1_ki/U0/wb_add_const_inst/offset_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.632    





