Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jul 23 15:26:49 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : report_drc -file softMC_top_drc_routed.rpt -pb softMC_top_drc_routed.pb -rpx softMC_top_drc_routed.rpx
| Design       : softMC_top
| Device       : xcvu095-ffvb2104-2-e
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| RTSTAT-10 | Warning  | No routable loads | 1          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
145 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12],
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13],
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14],
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15],
u_ddr4_0/inst/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg[1]
 (the first 15 of 138 listed).
Related violations: <none>


