Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/archangel/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_axil_conv2D0_top glbl -Oenable_linking_all_libraries -prj axil_conv2D0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s axil_conv2D0 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axil_conv2D0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D0_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0_axil_conv2D0_Pipeline_loop_k1_loop_k2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D0_axil_conv2D0_Pipeline_loop_k1_loop_k2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/axil_conv2D0_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D0_BUS1_s_axi
INFO: [VRFC 10-311] analyzing module axil_conv2D0_BUS1_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/AESL_axi_slave_BUS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.axil_conv2D0_mac_muladd_8ns_8s_2...
Compiling module xil_defaultlib.axil_conv2D0_mac_muladd_8ns_8s_2...
Compiling module xil_defaultlib.axil_conv2D0_flow_control_loop_p...
Compiling module xil_defaultlib.axil_conv2D0_axil_conv2D0_Pipeli...
Compiling module xil_defaultlib.axil_conv2D0_BUS1_s_axi_ram(MEM_...
Compiling module xil_defaultlib.axil_conv2D0_BUS1_s_axi_ram(MEM_...
Compiling module xil_defaultlib.axil_conv2D0_BUS1_s_axi_ram(DEPT...
Compiling module xil_defaultlib.axil_conv2D0_BUS1_s_axi
Compiling module xil_defaultlib.axil_conv2D0
Compiling module xil_defaultlib.AESL_axi_slave_BUS1
WARNING: [XSIM 43-3373] "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/AESL_axi_slave_BUS1.v" Line 750. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/AESL_axi_slave_BUS1.v" Line 759. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/AESL_axi_slave_BUS1.v" Line 800. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/AESL_axi_slave_BUS1.v" Line 998. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/AESL_axi_slave_BUS1.v" Line 1007. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS/project1/sim/verilog/AESL_axi_slave_BUS1.v" Line 1048. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_axil_conv2D0_top
Compiling module work.glbl
Built simulation snapshot axil_conv2D0
