// Seed: 2430498152
`define pp_0 0
`timescale 1ps / 1ps
module module_0 ();
  always @(negedge id_0) begin
    if (id_0) id_0 <= 1'd0;
    id_0 = id_0;
  end
  logic id_1;
  logic id_2, id_3;
  assign id_2 = 1 ? 1 : id_3;
  logic id_4;
  logic id_5 = 1'h0;
endmodule
