{
  "module_name": "dra752-bandgap.h",
  "hash_id": "61b9cbaccb2ea25b28faecf2e32aff09fdf1b5ad707a248519e21ca84e1d1eee",
  "original_prompt": "Ingested from linux-6.6.14/drivers/thermal/ti-soc-thermal/dra752-bandgap.h",
  "human_readable_source": " \n \n#ifndef __DRA752_BANDGAP_H\n#define __DRA752_BANDGAP_H\n\n \n\n \n\n\n \n#define DRA752_BANDGAP_CTRL_1_OFFSET\t\t0x1a0\n#define DRA752_BANDGAP_STATUS_1_OFFSET\t\t0x1c8\n#define DRA752_BANDGAP_CTRL_2_OFFSET\t\t0x39c\n#define DRA752_BANDGAP_STATUS_2_OFFSET\t\t0x3b8\n\n \n#define DRA752_STD_FUSE_OPP_BGAP_CORE_OFFSET\t\t0x8\n#define DRA752_TEMP_SENSOR_CORE_OFFSET\t\t\t0x154\n#define DRA752_BANDGAP_THRESHOLD_CORE_OFFSET\t\t0x1ac\n#define DRA752_DTEMP_CORE_1_OFFSET\t\t\t0x20c\n#define DRA752_DTEMP_CORE_2_OFFSET\t\t\t0x210\n\n \n#define DRA752_STD_FUSE_OPP_BGAP_IVA_OFFSET\t\t0x388\n#define DRA752_TEMP_SENSOR_IVA_OFFSET\t\t\t0x398\n#define DRA752_BANDGAP_THRESHOLD_IVA_OFFSET\t\t0x3a4\n#define DRA752_DTEMP_IVA_1_OFFSET\t\t\t0x3d4\n#define DRA752_DTEMP_IVA_2_OFFSET\t\t\t0x3d8\n\n \n#define DRA752_STD_FUSE_OPP_BGAP_MPU_OFFSET\t\t0x4\n#define DRA752_TEMP_SENSOR_MPU_OFFSET\t\t\t0x14c\n#define DRA752_BANDGAP_THRESHOLD_MPU_OFFSET\t\t0x1a4\n#define DRA752_DTEMP_MPU_1_OFFSET\t\t\t0x1e4\n#define DRA752_DTEMP_MPU_2_OFFSET\t\t\t0x1e8\n\n \n#define DRA752_STD_FUSE_OPP_BGAP_DSPEVE_OFFSET\t\t\t0x384\n#define DRA752_TEMP_SENSOR_DSPEVE_OFFSET\t\t\t0x394\n#define DRA752_BANDGAP_THRESHOLD_DSPEVE_OFFSET\t\t\t0x3a0\n#define DRA752_DTEMP_DSPEVE_1_OFFSET\t\t\t\t0x3c0\n#define DRA752_DTEMP_DSPEVE_2_OFFSET\t\t\t\t0x3c4\n\n \n#define DRA752_STD_FUSE_OPP_BGAP_GPU_OFFSET\t\t0x0\n#define DRA752_TEMP_SENSOR_GPU_OFFSET\t\t\t0x150\n#define DRA752_BANDGAP_THRESHOLD_GPU_OFFSET\t\t0x1a8\n#define DRA752_DTEMP_GPU_1_OFFSET\t\t\t0x1f8\n#define DRA752_DTEMP_GPU_2_OFFSET\t\t\t0x1fc\n\n \n\n \n#define DRA752_BANDGAP_STATUS_1_HOT_CORE_MASK\t\tBIT(5)\n#define DRA752_BANDGAP_STATUS_1_COLD_CORE_MASK\t\tBIT(4)\n#define DRA752_BANDGAP_STATUS_1_HOT_GPU_MASK\t\tBIT(3)\n#define DRA752_BANDGAP_STATUS_1_COLD_GPU_MASK\t\tBIT(2)\n#define DRA752_BANDGAP_STATUS_1_HOT_MPU_MASK\t\tBIT(1)\n#define DRA752_BANDGAP_STATUS_1_COLD_MPU_MASK\t\tBIT(0)\n\n \n#define DRA752_BANDGAP_CTRL_2_FREEZE_IVA_MASK\t\t\tBIT(22)\n#define DRA752_BANDGAP_CTRL_2_FREEZE_DSPEVE_MASK\t\tBIT(21)\n#define DRA752_BANDGAP_CTRL_2_MASK_HOT_IVA_MASK\t\t\tBIT(3)\n#define DRA752_BANDGAP_CTRL_2_MASK_COLD_IVA_MASK\t\tBIT(2)\n#define DRA752_BANDGAP_CTRL_2_MASK_HOT_DSPEVE_MASK\t\tBIT(1)\n#define DRA752_BANDGAP_CTRL_2_MASK_COLD_DSPEVE_MASK\t\tBIT(0)\n\n \n#define DRA752_BANDGAP_STATUS_2_HOT_IVA_MASK\t\t\tBIT(3)\n#define DRA752_BANDGAP_STATUS_2_COLD_IVA_MASK\t\t\tBIT(2)\n#define DRA752_BANDGAP_STATUS_2_HOT_DSPEVE_MASK\t\t\tBIT(1)\n#define DRA752_BANDGAP_STATUS_2_COLD_DSPEVE_MASK\t\tBIT(0)\n\n \n#define DRA752_BANDGAP_CTRL_1_COUNTER_DELAY_MASK\t\t(0x7 << 27)\n#define DRA752_BANDGAP_CTRL_1_FREEZE_CORE_MASK\t\t\tBIT(23)\n#define DRA752_BANDGAP_CTRL_1_FREEZE_GPU_MASK\t\t\tBIT(22)\n#define DRA752_BANDGAP_CTRL_1_FREEZE_MPU_MASK\t\t\tBIT(21)\n#define DRA752_BANDGAP_CTRL_1_MASK_HOT_CORE_MASK\t\tBIT(5)\n#define DRA752_BANDGAP_CTRL_1_MASK_COLD_CORE_MASK\t\tBIT(4)\n#define DRA752_BANDGAP_CTRL_1_MASK_HOT_GPU_MASK\t\t\tBIT(3)\n#define DRA752_BANDGAP_CTRL_1_MASK_COLD_GPU_MASK\t\tBIT(2)\n#define DRA752_BANDGAP_CTRL_1_MASK_HOT_MPU_MASK\t\t\tBIT(1)\n#define DRA752_BANDGAP_CTRL_1_MASK_COLD_MPU_MASK\t\tBIT(0)\n\n \n#define DRA752_TEMP_SENSOR_TMPSOFF_MASK\t\tBIT(11)\n#define DRA752_TEMP_SENSOR_EOCZ_MASK\t\tBIT(10)\n#define DRA752_TEMP_SENSOR_DTEMP_MASK\t\t(0x3ff << 0)\n\n \n#define DRA752_BANDGAP_THRESHOLD_HOT_MASK\t\t(0x3ff << 16)\n#define DRA752_BANDGAP_THRESHOLD_COLD_MASK\t\t(0x3ff << 0)\n\n \n\n \n \n#define DRA752_ADC_START_VALUE\t\t540\n#define DRA752_ADC_END_VALUE\t\t945\n\n \n \n#define DRA752_GPU_MAX_FREQ\t\t\t\t1500000\n#define DRA752_GPU_MIN_FREQ\t\t\t\t1000000\n \n#define DRA752_GPU_T_HOT\t\t\t\t800\n#define DRA752_GPU_T_COLD\t\t\t\t795\n\n \n \n#define DRA752_MPU_MAX_FREQ\t\t\t\t1500000\n#define DRA752_MPU_MIN_FREQ\t\t\t\t1000000\n \n#define DRA752_MPU_T_HOT\t\t\t\t800\n#define DRA752_MPU_T_COLD\t\t\t\t795\n\n \n \n#define DRA752_CORE_MAX_FREQ\t\t\t\t1500000\n#define DRA752_CORE_MIN_FREQ\t\t\t\t1000000\n \n#define DRA752_CORE_T_HOT\t\t\t\t800\n#define DRA752_CORE_T_COLD\t\t\t\t795\n\n \n \n#define DRA752_DSPEVE_MAX_FREQ\t\t\t\t1500000\n#define DRA752_DSPEVE_MIN_FREQ\t\t\t\t1000000\n \n#define DRA752_DSPEVE_T_HOT\t\t\t\t800\n#define DRA752_DSPEVE_T_COLD\t\t\t\t795\n\n \n \n#define DRA752_IVA_MAX_FREQ\t\t\t\t1500000\n#define DRA752_IVA_MIN_FREQ\t\t\t\t1000000\n \n#define DRA752_IVA_T_HOT\t\t\t\t800\n#define DRA752_IVA_T_COLD\t\t\t\t795\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}