<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" href="style.css"></link><title>MOVDQU/VMOVDQU8/VMOVDQU16/VMOVDQU32/VMOVDQU64
		— Move Unaligned Packed Integer Values</title></head><body><header><nav><ul><li><a href="./index.html">Index</a></li><li>May 2018</li></ul></nav></header><h1>MOVDQU/VMOVDQU8/VMOVDQU16/VMOVDQU32/VMOVDQU64
		— Move Unaligned Packed Integer Values</h1>





<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>F3 0F 6F /r MOVDQU xmm1, xmm2/m128</td>
<td>A</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move unaligned packed integer values from xmm2/m128 to xmm1.</td></tr>
<tr>
<td>F3 0F 7F /r MOVDQU xmm2/m128, xmm1</td>
<td>B</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move unaligned packed integer values from xmm1 to xmm2/m128.</td></tr>
<tr>
<td>VEX.128.F3.0F.WIG 6F /r VMOVDQU xmm1, xmm2/m128</td>
<td>A</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed integer values from xmm2/m128 to xmm1.</td></tr>
<tr>
<td>VEX.128.F3.0F.WIG 7F /r VMOVDQU xmm2/m128, xmm1</td>
<td>B</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed integer values from xmm1 to xmm2/m128.</td></tr>
<tr>
<td>VEX.256.F3.0F.WIG 6F /r VMOVDQU ymm1, ymm2/m256</td>
<td>A</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed integer values from ymm2/m256 to ymm1.</td></tr>
<tr>
<td>VEX.256.F3.0F.WIG 7F /r VMOVDQU ymm2/m256, ymm1</td>
<td>B</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed integer values from ymm1 to ymm2/m256.</td></tr>
<tr>
<td>EVEX.128.F2.0F.W0 6F /r VMOVDQU8 xmm1 {k1}{z}, xmm2/m128</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Move unaligned packed byte integer values from xmm2/m128 to xmm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.256.F2.0F.W0 6F /r VMOVDQU8 ymm1 {k1}{z}, ymm2/m256</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Move unaligned packed byte integer values from ymm2/m256 to ymm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.512.F2.0F.W0 6F /r VMOVDQU8 zmm1 {k1}{z}, zmm2/m512</td>
<td>C</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move unaligned packed byte integer values from zmm2/m512 to zmm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.128.F2.0F.W0 7F /r VMOVDQU8 xmm2/m128 {k1}{z}, xmm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Move unaligned packed byte integer values from xmm1 to xmm2/m128 using writemask k1.</td></tr>
<tr>
<td>EVEX.256.F2.0F.W0 7F /r VMOVDQU8 ymm2/m256 {k1}{z}, ymm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Move unaligned packed byte integer values from ymm1 to ymm2/m256 using writemask k1.</td></tr>
<tr>
<td>EVEX.512.F2.0F.W0 7F /r VMOVDQU8 zmm2/m512 {k1}{z}, zmm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move unaligned packed byte integer values from zmm1 to zmm2/m512 using writemask k1.</td></tr>
<tr>
<td>EVEX.128.F2.0F.W1 6F /r VMOVDQU16 xmm1 {k1}{z}, xmm2/m128</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Move unaligned packed word integer values from xmm2/m128 to xmm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.256.F2.0F.W1 6F /r VMOVDQU16 ymm1 {k1}{z}, ymm2/m256</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Move unaligned packed word integer values from ymm2/m256 to ymm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.512.F2.0F.W1 6F /r VMOVDQU16 zmm1 {k1}{z}, zmm2/m512</td>
<td>C</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move unaligned packed word integer values from zmm2/m512 to zmm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.128.F2.0F.W1 7F /r VMOVDQU16 xmm2/m128 {k1}{z}, xmm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Move unaligned packed word integer values from xmm1 to xmm2/m128 using writemask k1.</td></tr>
<tr>
<td>EVEX.256.F2.0F.W1 7F /r VMOVDQU16 ymm2/m256 {k1}{z}, ymm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Move unaligned packed word integer values from ymm1 to ymm2/m256 using writemask k1.</td></tr>
<tr>
<td>EVEX.512.F2.0F.W1 7F /r VMOVDQU16 zmm2/m512 {k1}{z}, zmm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move unaligned packed word integer values from zmm1 to zmm2/m512 using writemask k1.</td></tr>
<tr>
<td>EVEX.128.F3.0F.W0 6F /r VMOVDQU32 xmm1 {k1}{z}, xmm2/mm128</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move unaligned packed doubleword integer values from xmm2/m128 to xmm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.256.F3.0F.W0 6F /r VMOVDQU32 ymm1 {k1}{z}, ymm2/m256</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move unaligned packed doubleword integer values from ymm2/m256 to ymm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.512.F3.0F.W0 6F /r VMOVDQU32 zmm1 {k1}{z}, zmm2/m512</td>
<td>C</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move unaligned packed doubleword integer values from zmm2/m512 to zmm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.128.F3.0F.W0 7F /r VMOVDQU32 xmm2/m128 {k1}{z}, xmm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move unaligned packed doubleword integer values from xmm1 to xmm2/m128 using writemask k1.</td></tr>
<tr>
<td>EVEX.256.F3.0F.W0 7F /r VMOVDQU32 ymm2/m256 {k1}{z}, ymm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move unaligned packed doubleword integer values from ymm1 to ymm2/m256 using writemask k1.</td></tr>
<tr>
<td>EVEX.512.F3.0F.W0 7F /r VMOVDQU32 zmm2/m512 {k1}{z}, zmm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move unaligned packed doubleword integer values from zmm1 to zmm2/m512 using writemask k1.</td></tr>
<tr>
<td>EVEX.128.F3.0F.W1 6F /r VMOVDQU64 xmm1 {k1}{z}, xmm2/m128</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move unaligned packed quadword integer values from xmm2/m128 to xmm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.256.F3.0F.W1 6F /r VMOVDQU64 ymm1 {k1}{z}, ymm2/m256</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move unaligned packed quadword integer values from ymm2/m256 to ymm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.512.F3.0F.W1 6F /r VMOVDQU64 zmm1 {k1}{z}, zmm2/m512</td>
<td>C</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move unaligned packed quadword integer values from zmm2/m512 to zmm1 using writemask k1.</td></tr>
<tr>
<td>EVEX.128.F3.0F.W1 7F /r VMOVDQU64 xmm2/m128 {k1}{z}, xmm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move unaligned packed quadword integer values from xmm1 to xmm2/m128 using writemask k1.</td></tr>
<tr>
<td>EVEX.256.F3.0F.W1 7F /r VMOVDQU64 ymm2/m256 {k1}{z}, ymm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move unaligned packed quadword integer values from ymm1 to ymm2/m256 using writemask k1.</td></tr>
<tr>
<td>EVEX.512.F3.0F.W1 7F /r VMOVDQU64 zmm2/m512 {k1}{z}, zmm1</td>
<td>D</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move unaligned packed quadword integer values from zmm1 to zmm2/m512 using writemask k1.</td></tr></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="#instruction-operand-encoding">
			¶
		</a></h2>
<table>
<tr>
<td>Op/En</td>
<td>Tuple Type</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>B</td>
<td>NA</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>C</td>
<td>Full Mem</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>D</td>
<td>Full Mem</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td></tr></table>
<h3 id="description">Description<a class="anchor" href="#description">
			¶
		</a></h3>
<p>Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.</p>
<p><strong>EVEX encoded versions:</strong></p>
<p>Moves 128, 256 or 512 bits of packed byte/word/doubleword/quadword integer values from the source operand (the second operand) to the destination operand (first operand). This instruction can be used to load a vector register from a memory location, to store the contents of a vector register into a memory location, or to move data between two vector registers.</p>
<p>The destination operand is updated at 8-bit (VMOVDQU8), 16-bit (VMOVDQU16), 32-bit (VMOVDQU32), or 64-bit (VMOVDQU64) granularity according to the writemask.</p>
<p><strong>VEX.256 encoded version:</strong></p>
<p>Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.</p>
<p>Bits (MAXVL-1:256) of the destination register are zeroed.</p>
<h3 id="128-bit-versions-">128-bit versions:<a class="anchor" href="#128-bit-versions-">
			¶
		</a></h3>
<p>Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.</p>
<p><strong>128-bit Legacy SSE version</strong>: Bits (MAXVL-1:128) of the corresponding destination register remain unchanged.</p>
<p>When the source or destination operand is a memory operand, the operand may be unaligned to any alignment without causing a general-protection exception (#GP) to be generated</p>
<p><strong>VEX.128 encoded version</strong>: Bits (MAXVL-1:128) of the destination register are zeroed.</p>
<h3 id="operation">Operation<a class="anchor" href="#operation">
			¶
		</a></h3>
<h4 id="vmovdqu8--evex-encoded-versions--register-copy-form-">VMOVDQU8 (EVEX encoded versions, register-copy form)<a class="anchor" href="#vmovdqu8--evex-encoded-versions--register-copy-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j←0 TO KL-1
    i←j * 8
    IF k1[j] OR *no writemask*
        THEN DEST[i+7:i]←SRC[i+7:i]
        ELSE
            IF *merging-masking*
                THEN *DEST[i+7:i] remains unchanged*
                ELSE DEST[i+7:i]←0 ; zeroing-masking
            FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] ← 0
</pre>
<h4 id="vmovdqu8--evex-encoded-versions--store-form-">VMOVDQU8 (EVEX encoded versions, store-form)<a class="anchor" href="#vmovdqu8--evex-encoded-versions--store-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j←0 TO KL-1
    i←j * 8
    IF k1[j] OR *no writemask*
                THEN DEST[i+7:i]←
                    SRC[i+7:i]
                ELSE *DEST[i+7:i] remains unchanged*
                        ; merging-masking
        I
            ;
ENDFOR;
</pre>
<h4 id="vmovdqu8--evex-encoded-versions--load-form-">VMOVDQU8 (EVEX encoded versions, load-form)<a class="anchor" href="#vmovdqu8--evex-encoded-versions--load-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j←0 TO KL-1
    i←j * 8
    IF k1[j] OR *no writemask*
        THEN DEST[i+7:i]←SRC[i+7:i]
        ELSE
            IF *merging-masking*
                THEN *DEST[i+7:i] remains unchanged*
                ELSE DEST[i+7:i]←0 ; zeroing-masking
            FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] ← 0
</pre>
<h4 id="vmovdqu16--evex-encoded-versions--register-copy-form-">VMOVDQU16 (EVEX encoded versions, register-copy form)<a class="anchor" href="#vmovdqu16--evex-encoded-versions--register-copy-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j←0 TO KL-1
    i←j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i]←SRC[i+15:i]
        ELSE
            IF *merging-masking*
                THEN *DEST[i+15:i] remains unchanged*
                ELSE DEST[i+15:i]←0 ; zeroing-masking
            FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] ← 0
</pre>
<h4 id="vmovdqu16--evex-encoded-versions--store-form-">VMOVDQU16 (EVEX encoded versions, store-form)<a class="anchor" href="#vmovdqu16--evex-encoded-versions--store-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j←0 TO KL-1
    i←j * 16
    IF k1[j] OR *no writemask*
                THEN DEST[i+15:i]←
                    SRC[i+15:i]
                ELSE *DEST[i+15:i] remains unchanged*
                        ; merging-masking
        I
            ;
ENDFOR;
</pre>
<h4 id="vmovdqu16--evex-encoded-versions--load-form-">VMOVDQU16 (EVEX encoded versions, load-form)<a class="anchor" href="#vmovdqu16--evex-encoded-versions--load-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j←0 TO KL-1
    i←j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i]←SRC[i+15:i]
        ELSE
            IF *merging-masking*
                THEN *DEST[i+15:i] remains unchanged*
                ELSE DEST[i+15:i]←0 ; zeroing-masking
            FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] ← 0
</pre>
<h4 id="vmovdqu32--evex-encoded-versions--register-copy-form-">VMOVDQU32 (EVEX encoded versions, register-copy form)<a class="anchor" href="#vmovdqu32--evex-encoded-versions--register-copy-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j←0 TO KL-1
    i←j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i]←SRC[i+31:i]
        ELSE
            IF *merging-masking*
                THEN *DEST[i+31:i] remains unchanged*
                ELSE DEST[i+31:i]←0 ; zeroing-masking
            FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] ← 0
</pre>
<h4 id="vmovdqu32--evex-encoded-versions--store-form-">VMOVDQU32 (EVEX encoded versions, store-form)<a class="anchor" href="#vmovdqu32--evex-encoded-versions--store-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j←0 TO KL-1
    i←j * 32
    IF k1[j] OR *no writemask*
                THEN DEST[i+31:i]←
                    SRC[i+31:i]
                ELSE *DEST[i+31:i] remains unchanged*
                        ; merging-masking
        I
            ;
ENDFOR;
</pre>
<h4 id="vmovdqu32--evex-encoded-versions--load-form-">VMOVDQU32 (EVEX encoded versions, load-form)<a class="anchor" href="#vmovdqu32--evex-encoded-versions--load-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j←0 TO KL-1
    i←j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i]←SRC[i+31:i]
        ELSE
            IF *merging-masking*
                THEN *DEST[i+31:i] remains unchanged*
                ELSE DEST[i+31:i]←0 ; zeroing-masking
            FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] ← 0
</pre>
<h4 id="vmovdqu64--evex-encoded-versions--register-copy-form-">VMOVDQU64 (EVEX encoded versions, register-copy form)<a class="anchor" href="#vmovdqu64--evex-encoded-versions--register-copy-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j←0 TO KL-1
    i←j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i]←SRC[i+63:i]
        ELSE
            IF *merging-masking*
                THEN *DEST[i+63:i] remains unchanged*
                ELSE DEST[i+63:i]←0 ; zeroing-masking
            FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] ← 0
</pre>
<h4 id="vmovdqu64--evex-encoded-versions--store-form-">VMOVDQU64 (EVEX encoded versions, store-form)<a class="anchor" href="#vmovdqu64--evex-encoded-versions--store-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j←0 TO KL-1
    i←j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i]←SRC[i+63:i]
        ELSE *DEST[i+63:i] remains unchanged*
            ; merging-masking
    FI;
ENDFOR;
</pre>
<h4 id="vmovdqu64--evex-encoded-versions--load-form-">VMOVDQU64 (EVEX encoded versions, load-form)<a class="anchor" href="#vmovdqu64--evex-encoded-versions--load-form-">
			¶
		</a></h4>
<pre>(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j←0 TO KL-1
    i←j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i]←SRC[i+63:i]
        ELSE
            IF *merging-masking*
                THEN *DEST[i+63:i] remains unchanged*
                ELSE DEST[i+63:i]←0 ; zeroing-masking
            FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] ← 0
</pre>
<h4 id="vmovdqu--vex-256-encoded-version--load---and-register-copy-">VMOVDQU (VEX.256 encoded version, load - and register copy)<a class="anchor" href="#vmovdqu--vex-256-encoded-version--load---and-register-copy-">
			¶
		</a></h4>
<pre>DEST[255:0] ← SRC[255:0]
DEST[MAXVL-1:256] ← 0
</pre>
<h4 id="vmovdqu--vex-256-encoded-version--store-form-">VMOVDQU (VEX.256 encoded version, store-form)<a class="anchor" href="#vmovdqu--vex-256-encoded-version--store-form-">
			¶
		</a></h4>
<pre>DEST[255:0] ← SRC[255:0]
VMOVDQU (VEX.128 encoded version)
DEST[127:0] ← SRC[127:0]
DEST[MAXVL-1:128] ← 0
</pre>
<h4 id="vmovdqu--128-bit-load--and-register-copy--form-legacy-sse-version-">VMOVDQU (128-bit load- and register-copy- form Legacy SSE version)<a class="anchor" href="#vmovdqu--128-bit-load--and-register-copy--form-legacy-sse-version-">
			¶
		</a></h4>
<pre>DEST[127:0] ← SRC[127:0]
DEST[MAXVL-1:128] (Unmodified)
</pre>
<h4 id="-v-movdqu--128-bit-store-form-version-">(V)MOVDQU (128-bit store-form version)<a class="anchor" href="#-v-movdqu--128-bit-store-form-version-">
			¶
		</a></h4>
<pre>DEST[127:0] ← SRC[127:0]
</pre>
<h3 id="intel-c-c++-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="#intel-c-c++-compiler-intrinsic-equivalent">
			¶
		</a></h3>
<pre>VMOVDQU16 __m512i _mm512_mask_loadu_epi16(__m512i s, __mmask32 k, void * sa);
</pre>
<pre>VMOVDQU16 __m512i _mm512_maskz_loadu_epi16( __mmask32 k, void * sa);
</pre>
<pre>VMOVDQU16 void _mm512_mask_storeu_epi16(void * d, __mmask32 k, __m512i a);
</pre>
<pre>VMOVDQU16 __m256i _mm256_mask_loadu_epi16(__m256i s, __mmask16 k, void * sa);
</pre>
<pre>VMOVDQU16 __m256i _mm256_maskz_loadu_epi16( __mmask16 k, void * sa);
</pre>
<pre>VMOVDQU16 void _mm256_mask_storeu_epi16(void * d, __mmask16 k, __m256i a);
</pre>
<pre>VMOVDQU16 __m128i _mm_mask_loadu_epi16(__m128i s, __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU16 __m128i _mm_maskz_loadu_epi16( __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU16 void _mm_mask_storeu_epi16(void * d, __mmask8 k, __m128i a);
</pre>
<pre>VMOVDQU32 __m512i _mm512_loadu_epi32( void * sa);
</pre>
<pre>VMOVDQU32 __m512i _mm512_mask_loadu_epi32(__m512i s, __mmask16 k, void * sa);
</pre>
<pre>VMOVDQU32 __m512i _mm512_maskz_loadu_epi32( __mmask16 k, void * sa);
</pre>
<pre>VMOVDQU32 void _mm512_storeu_epi32(void * d, __m512i a);
</pre>
<pre>VMOVDQU32 void _mm512_mask_storeu_epi32(void * d, __mmask16 k, __m512i a);
</pre>
<pre>VMOVDQU32 __m256i _mm256_mask_loadu_epi32(__m256i s, __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU32 __m256i _mm256_maskz_loadu_epi32( __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU32 void _mm256_storeu_epi32(void * d, __m256i a);
</pre>
<pre>VMOVDQU32 void _mm256_mask_storeu_epi32(void * d, __mmask8 k, __m256i a);
</pre>
<pre>VMOVDQU32 __m128i _mm_mask_loadu_epi32(__m128i s, __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU32 __m128i _mm_maskz_loadu_epi32( __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU32 void _mm_storeu_epi32(void * d, __m128i a);
</pre>
<pre>VMOVDQU32 void _mm_mask_storeu_epi32(void * d, __mmask8 k, __m128i a);
</pre>
<pre>VMOVDQU64 __m512i _mm512_loadu_epi64( void * sa);
</pre>
<pre>VMOVDQU64 __m512i _mm512_mask_loadu_epi64(__m512i s, __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU64 __m512i _mm512_maskz_loadu_epi64( __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU64 void _mm512_storeu_epi64(void * d, __m512i a);
</pre>
<pre>VMOVDQU64 void _mm512_mask_storeu_epi64(void * d, __mmask8 k, __m512i a);
</pre>
<pre>VMOVDQU64 __m256i _mm256_mask_loadu_epi64(__m256i s, __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU64 __m256i _mm256_maskz_loadu_epi64( __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU64 void _mm256_storeu_epi64(void * d, __m256i a);
</pre>
<pre>VMOVDQU64 void _mm256_mask_storeu_epi64(void * d, __mmask8 k, __m256i a);
</pre>
<pre>VMOVDQU64 __m128i _mm_mask_loadu_epi64(__m128i s, __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU64 __m128i _mm_maskz_loadu_epi64( __mmask8 k, void * sa);
</pre>
<pre>VMOVDQU64 void _mm_storeu_epi64(void * d, __m128i a);
</pre>
<pre>VMOVDQU64 void _mm_mask_storeu_epi64(void * d, __mmask8 k, __m128i a);
</pre>
<pre>VMOVDQU8 __m512i _mm512_mask_loadu_epi8(__m512i s, __mmask64 k, void * sa);
</pre>
<pre>VMOVDQU8 __m512i _mm512_maskz_loadu_epi8( __mmask64 k, void * sa);
</pre>
<pre>VMOVDQU8 void _mm512_mask_storeu_epi8(void * d, __mmask64 k, __m512i a);
</pre>
<pre>VMOVDQU8 __m256i _mm256_mask_loadu_epi8(__m256i s, __mmask32 k, void * sa);
</pre>
<pre>VMOVDQU8 __m256i _mm256_maskz_loadu_epi8( __mmask32 k, void * sa);
</pre>
<pre>VMOVDQU8 void _mm256_mask_storeu_epi8(void * d, __mmask32 k, __m256i a);
</pre>
<pre>VMOVDQU8 __m128i _mm_mask_loadu_epi8(__m128i s, __mmask16 k, void * sa);
</pre>
<pre>VMOVDQU8 __m128i _mm_maskz_loadu_epi8( __mmask16 k, void * sa);
</pre>
<pre>VMOVDQU8 void _mm_mask_storeu_epi8(void * d, __mmask16 k, __m128i a);
</pre>
<pre>MOVDQU __m256i _mm256_loadu_si256 (__m256i * p);
</pre>
<pre>MOVDQU _mm256_storeu_si256(_m256i *p, __m256i a);
</pre>
<pre>MOVDQU __m128i _mm_loadu_si128 (__m128i * p);
</pre>
<pre>MOVDQU _mm_storeu_si128(__m128i *p, __m128i a);
</pre>
<h3 class="exceptions" id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions<a class="anchor" href="#simd-floating-point-exceptions">
			¶
		</a></h3>
<p>None</p>
<h3 class="exceptions" id="other-exceptions">Other Exceptions<a class="anchor" href="#other-exceptions">
			¶
		</a></h3>
<p>Non-EVEX-encoded instruction, see Exceptions Type 4;</p>
<p>EVEX-encoded instruction, see Exceptions Type E4.nb.</p>
<table>
<tr>
<td>#UD</td>
<td>If EVEX.vvvv != 1111B or VEX.vvvv != 1111B.</td></tr></table><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> for anything serious.
	</p></footer></body></html>
