#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Aug 23 22:35:40 2023
# Process ID: 23588
# Current directory: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15352 C:\Users\Njfre\Downloads\U55C_SPAR.xpr\U55C_SPAR_Ready\ZCU_104_SPAR\ZCU_104_SPAR.xpr
# Log file: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/vivado.log
# Journal file: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR\vivado.jou
# Running On: Nathan_Macbook, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 16788 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Njfre/Downloads/U55C_SPAR.xpr/ZCU_104_SPAR/.Xil/Vivado-20168-Nathan_Macbook/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.ipdefs/uark.edu_user_mySPAR_v1_1.0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2022/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1817.625 ; gain = 380.152
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 10
[Wed Aug 23 23:06:52 2023] Launched config_mpsoc_mySPAR_v1_0_0_synth_1, config_mpsoc_mdm_1_1_synth_1, config_mpsoc_dlmb_v10_1_synth_1, config_mpsoc_ilmb_v10_1_synth_1, config_mpsoc_dlmb_bram_if_cntlr_1_synth_1, config_mpsoc_xbar_7_synth_1, synth_1...
Run output will be captured here:
config_mpsoc_mySPAR_v1_0_0_synth_1: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/config_mpsoc_mySPAR_v1_0_0_synth_1/runme.log
config_mpsoc_mdm_1_1_synth_1: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/config_mpsoc_mdm_1_1_synth_1/runme.log
config_mpsoc_dlmb_v10_1_synth_1: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/config_mpsoc_dlmb_v10_1_synth_1/runme.log
config_mpsoc_ilmb_v10_1_synth_1: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/config_mpsoc_ilmb_v10_1_synth_1/runme.log
config_mpsoc_dlmb_bram_if_cntlr_1_synth_1: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/config_mpsoc_dlmb_bram_if_cntlr_1_synth_1/runme.log
config_mpsoc_xbar_7_synth_1: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/config_mpsoc_xbar_7_synth_1/runme.log
synth_1: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/runme.log
[Wed Aug 23 23:06:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4038.141 ; gain = 59.672
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4038.141 ; gain = 59.672
Generating merged BMM file for the design top 'config_mpsoc_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 4350.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:01:20 ; elapsed = 00:01:54 . Memory (MB): peak = 4762.344 ; gain = 2905.152
open_report: Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 5782.277 ; gain = 783.516
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 24 10:06:35 2023...
