--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml exampleVerilog.twx exampleVerilog.ncd -o
exampleVerilog.twr exampleVerilog.pcf

Design file:              exampleVerilog.ncd
Physical constraint file: exampleVerilog.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7322 paths analyzed, 1070 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.333ns.
--------------------------------------------------------------------------------

Paths for end point leds_7 (SLICE_X30Y31.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.C5      net (fanout=7)        1.205   processor/bank
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      6.295ns (1.516ns logic, 4.779ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.242   processor/bank
    SLICE_X30Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y34.D3      net (fanout=2)        0.512   processor/sy<1>
    SLICE_X31Y34.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A2      net (fanout=17)       1.720   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (1.404ns logic, 4.781ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.062ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.242   processor/bank
    SLICE_X30Y32.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y34.D5      net (fanout=2)        0.433   processor/sy<0>
    SLICE_X31Y34.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A4      net (fanout=17)       1.564   port_id<0>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      6.062ns (1.516ns logic, 4.546ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point leds_6 (SLICE_X30Y31.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.260ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.C5      net (fanout=7)        1.205   processor/bank
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      6.260ns (1.481ns logic, 4.779ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.242   processor/bank
    SLICE_X30Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y34.D3      net (fanout=2)        0.512   processor/sy<1>
    SLICE_X31Y34.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A2      net (fanout=17)       1.720   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      6.150ns (1.369ns logic, 4.781ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.242   processor/bank
    SLICE_X30Y32.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y34.D5      net (fanout=2)        0.433   processor/sy<0>
    SLICE_X31Y34.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A4      net (fanout=17)       1.564   port_id<0>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (1.481ns logic, 4.546ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point leds_3 (SLICE_X30Y31.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.C5      net (fanout=7)        1.205   processor/bank
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (1.480ns logic, 4.779ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.149ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.242   processor/bank
    SLICE_X30Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y34.D3      net (fanout=2)        0.512   processor/sy<1>
    SLICE_X31Y34.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A2      net (fanout=17)       1.720   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      6.149ns (1.368ns logic, 4.781ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.026ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.460 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.242   processor/bank
    SLICE_X30Y32.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y34.D5      net (fanout=2)        0.433   processor/sy<0>
    SLICE_X31Y34.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A4      net (fanout=17)       1.564   port_id<0>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (1.480ns logic, 4.546ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point processor/stack_loop[3].upper_stack.pointer_flop (SLICE_X28Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/internal_reset_flop (FF)
  Destination:          processor/stack_loop[3].upper_stack.pointer_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.001ns (0.036 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/internal_reset_flop to processor/stack_loop[3].upper_stack.pointer_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y36.CQ      Tcko                  0.200   processor/KCPSM6_CONTROL
                                                       processor/internal_reset_flop
    SLICE_X28Y37.SR      net (fanout=9)        0.149   processor/internal_reset
    SLICE_X28Y37.CLK     Tcksr       (-Th)    -0.001   processor/KCPSM6_STACK0
                                                       processor/stack_loop[3].upper_stack.pointer_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.201ns logic, 0.149ns route)
                                                       (57.4% logic, 42.6% route)
--------------------------------------------------------------------------------

Paths for end point processor/stack_loop[2].upper_stack.pointer_flop (SLICE_X28Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/internal_reset_flop (FF)
  Destination:          processor/stack_loop[2].upper_stack.pointer_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.001ns (0.036 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/internal_reset_flop to processor/stack_loop[2].upper_stack.pointer_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y36.CQ      Tcko                  0.200   processor/KCPSM6_CONTROL
                                                       processor/internal_reset_flop
    SLICE_X28Y37.SR      net (fanout=9)        0.149   processor/internal_reset
    SLICE_X28Y37.CLK     Tcksr       (-Th)    -0.014   processor/KCPSM6_STACK0
                                                       processor/stack_loop[2].upper_stack.pointer_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (0.214ns logic, 0.149ns route)
                                                       (59.0% logic, 41.0% route)
--------------------------------------------------------------------------------

Paths for end point processor/stack_loop[0].lsb_stack.pointer_flop (SLICE_X28Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/internal_reset_flop (FF)
  Destination:          processor/stack_loop[0].lsb_stack.pointer_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.001ns (0.036 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/internal_reset_flop to processor/stack_loop[0].lsb_stack.pointer_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y36.CQ      Tcko                  0.200   processor/KCPSM6_CONTROL
                                                       processor/internal_reset_flop
    SLICE_X28Y37.SR      net (fanout=9)        0.149   processor/internal_reset
    SLICE_X28Y37.CLK     Tcksr       (-Th)    -0.025   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.pointer_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.225ns logic, 0.149ns route)
                                                       (60.2% logic, 39.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6837 paths analyzed, 793 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.049ns.
--------------------------------------------------------------------------------

Paths for end point leds_7 (SLICE_X30Y31.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C2      net (fanout=7)        1.459   instruction<5>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      7.991ns (2.958ns logic, 5.033ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C1      net (fanout=7)        1.423   instruction<4>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (2.958ns logic, 4.997ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.806ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C3      net (fanout=7)        1.274   instruction<6>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      7.806ns (2.958ns logic, 4.848ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point leds_6 (SLICE_X30Y31.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C2      net (fanout=7)        1.459   instruction<5>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      7.956ns (2.923ns logic, 5.033ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C1      net (fanout=7)        1.423   instruction<4>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      7.920ns (2.923ns logic, 4.997ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C3      net (fanout=7)        1.274   instruction<6>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (2.923ns logic, 4.848ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point leds_3 (SLICE_X30Y31.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C2      net (fanout=7)        1.459   instruction<5>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (2.922ns logic, 5.033ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C1      net (fanout=7)        1.423   instruction<4>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      7.919ns (2.922ns logic, 4.997ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.770ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C3      net (fanout=7)        1.274   instruction<6>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y34.C3      net (fanout=2)        0.743   processor/sy<2>
    SLICE_X31Y34.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=12)       1.524   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y31.CE      net (fanout=2)        1.307   _n0089_inv
    SLICE_X30Y31.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (2.922ns logic, 4.848ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point simple/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y18.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[9].pc_flop (FF)
  Destination:          simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.116 - 0.109)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[9].pc_flop to simple/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.BQ      Tcko                  0.234   processor/KCPSM6_PC2
                                                       processor/address_loop[9].pc_flop
    RAMB16_X1Y18.ADDRA13 net (fanout=3)        0.244   address<9>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.168ns logic, 0.244ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMA (SLICE_X30Y37.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_low_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.111 - 0.095)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[1].upper_stack.pointer_flop to processor/stack_ram_low_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.BQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.pointer_flop
    SLICE_X30Y37.D2      net (fanout=9)        0.545   processor/stack_pointer<1>
    SLICE_X30Y37.CLK     Tah         (-Th)     0.295   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (-0.095ns logic, 0.545ns route)
                                                       (-21.1% logic, 121.1% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMA_D1 (SLICE_X30Y37.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_low_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.111 - 0.095)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[1].upper_stack.pointer_flop to processor/stack_ram_low_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.BQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.pointer_flop
    SLICE_X30Y37.D2      net (fanout=9)        0.545   processor/stack_pointer<1>
    SLICE_X30Y37.CLK     Tah         (-Th)     0.295   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (-0.095ns logic, 0.545ns route)
                                                       (-21.1% logic, 121.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: processor/KCPSM6_SPM0/CLK
  Logical resource: processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMA/CLK
  Location pin: SLICE_X26Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.049|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14159 paths, 0 nets, and 1004 connections

Design statistics:
   Minimum period:   8.049ns{1}   (Maximum frequency: 124.239MHz)
   Maximum path delay from/to any node:   6.333ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 18 19:33:10 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



