# identifiers & number format
eg: Module __;
1) Must always start with an alphabet
2) alphabet, numbers, _
Verilog is case-sensitive  & SystemVerilog isn't case-sensitive 

# reg & wire
Reg type has a history & Wire doesn't have a history
1) Procedural assignment
   
2) Continuous assignment 
