
main-sw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5b8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a20  0800c758  0800c758  0001c758  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d178  0800d178  00020240  2**0
                  CONTENTS
  4 .ARM          00000008  0800d178  0800d178  0001d178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d180  0800d180  00020240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d180  0800d180  0001d180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d184  0800d184  0001d184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  0800d188  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000648  20000240  0800d3c8  00020240  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000888  0800d3c8  00020888  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY
 13 .debug_info   000156f5  00000000  00000000  000202b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003521  00000000  00000000  000359a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012e0  00000000  00000000  00038ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e87  00000000  00000000  0003a1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001995a  00000000  00000000  0003b037  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017061  00000000  00000000  00054991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009367b  00000000  00000000  0006b9f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006334  00000000  00000000  000ff070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  001053a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000240 	.word	0x20000240
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c740 	.word	0x0800c740

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000244 	.word	0x20000244
 80001dc:	0800c740 	.word	0x0800c740

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <ILI9341_SendCommand>:
};

//***** Functions prototypes *****//
//1. Write Command to LCD
void ILI9341_SendCommand(uint8_t com)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60000000) = com;
	uint8_t tmpCmd = com;
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	73fb      	strb	r3, [r7, #15]
	//Set DC HIGH for COMMAND mode
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_RESET);
 800100e:	4b11      	ldr	r3, [pc, #68]	; (8001054 <ILI9341_SendCommand+0x54>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a11      	ldr	r2, [pc, #68]	; (8001058 <ILI9341_SendCommand+0x58>)
 8001014:	8811      	ldrh	r1, [r2, #0]
 8001016:	2200      	movs	r2, #0
 8001018:	4618      	mov	r0, r3
 800101a:	f003 fd83 	bl	8004b24 <HAL_GPIO_WritePin>
	//Put CS LOW
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
 800101e:	4b0f      	ldr	r3, [pc, #60]	; (800105c <ILI9341_SendCommand+0x5c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a0f      	ldr	r2, [pc, #60]	; (8001060 <ILI9341_SendCommand+0x60>)
 8001024:	8811      	ldrh	r1, [r2, #0]
 8001026:	2200      	movs	r2, #0
 8001028:	4618      	mov	r0, r3
 800102a:	f003 fd7b 	bl	8004b24 <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpCmd, 1, 5);
 800102e:	f107 010f 	add.w	r1, r7, #15
 8001032:	2305      	movs	r3, #5
 8001034:	2201      	movs	r2, #1
 8001036:	480b      	ldr	r0, [pc, #44]	; (8001064 <ILI9341_SendCommand+0x64>)
 8001038:	f004 faaf 	bl	800559a <HAL_SPI_Transmit>
	//Bring CS HIGH
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 800103c:	4b07      	ldr	r3, [pc, #28]	; (800105c <ILI9341_SendCommand+0x5c>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a07      	ldr	r2, [pc, #28]	; (8001060 <ILI9341_SendCommand+0x60>)
 8001042:	8811      	ldrh	r1, [r2, #0]
 8001044:	2201      	movs	r2, #1
 8001046:	4618      	mov	r0, r3
 8001048:	f003 fd6c 	bl	8004b24 <HAL_GPIO_WritePin>
}
 800104c:	bf00      	nop
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	200002c0 	.word	0x200002c0
 8001058:	200002c4 	.word	0x200002c4
 800105c:	200002b8 	.word	0x200002b8
 8001060:	200002bc 	.word	0x200002bc
 8001064:	20000260 	.word	0x20000260

08001068 <ILI9341_SendData>:

//2. Write data to LCD
void ILI9341_SendData(uint8_t data)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60040000) = data;
	uint8_t tmpCmd = data;
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	73fb      	strb	r3, [r7, #15]
	//Set DC LOW for DATA mode
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_SET);
 8001076:	4b11      	ldr	r3, [pc, #68]	; (80010bc <ILI9341_SendData+0x54>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a11      	ldr	r2, [pc, #68]	; (80010c0 <ILI9341_SendData+0x58>)
 800107c:	8811      	ldrh	r1, [r2, #0]
 800107e:	2201      	movs	r2, #1
 8001080:	4618      	mov	r0, r3
 8001082:	f003 fd4f 	bl	8004b24 <HAL_GPIO_WritePin>
	//Put CS LOW
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <ILI9341_SendData+0x5c>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a0f      	ldr	r2, [pc, #60]	; (80010c8 <ILI9341_SendData+0x60>)
 800108c:	8811      	ldrh	r1, [r2, #0]
 800108e:	2200      	movs	r2, #0
 8001090:	4618      	mov	r0, r3
 8001092:	f003 fd47 	bl	8004b24 <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpCmd, 1, 5);
 8001096:	f107 010f 	add.w	r1, r7, #15
 800109a:	2305      	movs	r3, #5
 800109c:	2201      	movs	r2, #1
 800109e:	480b      	ldr	r0, [pc, #44]	; (80010cc <ILI9341_SendData+0x64>)
 80010a0:	f004 fa7b 	bl	800559a <HAL_SPI_Transmit>
	//Bring CS HIGH
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 80010a4:	4b07      	ldr	r3, [pc, #28]	; (80010c4 <ILI9341_SendData+0x5c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <ILI9341_SendData+0x60>)
 80010aa:	8811      	ldrh	r1, [r2, #0]
 80010ac:	2201      	movs	r2, #1
 80010ae:	4618      	mov	r0, r3
 80010b0:	f003 fd38 	bl	8004b24 <HAL_GPIO_WritePin>
}
 80010b4:	bf00      	nop
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	200002c0 	.word	0x200002c0
 80010c0:	200002c4 	.word	0x200002c4
 80010c4:	200002b8 	.word	0x200002b8
 80010c8:	200002bc 	.word	0x200002bc
 80010cc:	20000260 	.word	0x20000260

080010d0 <ILI9341_SetCursorPosition>:
	//Bring CS HIGH
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}

//3. Set cursor position
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4604      	mov	r4, r0
 80010d8:	4608      	mov	r0, r1
 80010da:	4611      	mov	r1, r2
 80010dc:	461a      	mov	r2, r3
 80010de:	4623      	mov	r3, r4
 80010e0:	80fb      	strh	r3, [r7, #6]
 80010e2:	4603      	mov	r3, r0
 80010e4:	80bb      	strh	r3, [r7, #4]
 80010e6:	460b      	mov	r3, r1
 80010e8:	807b      	strh	r3, [r7, #2]
 80010ea:	4613      	mov	r3, r2
 80010ec:	803b      	strh	r3, [r7, #0]

  ILI9341_SendCommand (ILI9341_COLUMN_ADDR);
 80010ee:	202a      	movs	r0, #42	; 0x2a
 80010f0:	f7ff ff86 	bl	8001000 <ILI9341_SendCommand>
  ILI9341_SendData(x1>>8);
 80010f4:	88fb      	ldrh	r3, [r7, #6]
 80010f6:	0a1b      	lsrs	r3, r3, #8
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff ffb3 	bl	8001068 <ILI9341_SendData>
  ILI9341_SendData(x1 & 0xFF);
 8001102:	88fb      	ldrh	r3, [r7, #6]
 8001104:	b2db      	uxtb	r3, r3
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ffae 	bl	8001068 <ILI9341_SendData>
  ILI9341_SendData(x2>>8);
 800110c:	887b      	ldrh	r3, [r7, #2]
 800110e:	0a1b      	lsrs	r3, r3, #8
 8001110:	b29b      	uxth	r3, r3
 8001112:	b2db      	uxtb	r3, r3
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ffa7 	bl	8001068 <ILI9341_SendData>
  ILI9341_SendData(x2 & 0xFF);
 800111a:	887b      	ldrh	r3, [r7, #2]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff ffa2 	bl	8001068 <ILI9341_SendData>

  ILI9341_SendCommand (ILI9341_PAGE_ADDR);
 8001124:	202b      	movs	r0, #43	; 0x2b
 8001126:	f7ff ff6b 	bl	8001000 <ILI9341_SendCommand>
  ILI9341_SendData(y1>>8);
 800112a:	88bb      	ldrh	r3, [r7, #4]
 800112c:	0a1b      	lsrs	r3, r3, #8
 800112e:	b29b      	uxth	r3, r3
 8001130:	b2db      	uxtb	r3, r3
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff98 	bl	8001068 <ILI9341_SendData>
  ILI9341_SendData(y1 & 0xFF);
 8001138:	88bb      	ldrh	r3, [r7, #4]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ff93 	bl	8001068 <ILI9341_SendData>
  ILI9341_SendData(y2>>8);
 8001142:	883b      	ldrh	r3, [r7, #0]
 8001144:	0a1b      	lsrs	r3, r3, #8
 8001146:	b29b      	uxth	r3, r3
 8001148:	b2db      	uxtb	r3, r3
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff ff8c 	bl	8001068 <ILI9341_SendData>
  ILI9341_SendData(y2 & 0xFF);
 8001150:	883b      	ldrh	r3, [r7, #0]
 8001152:	b2db      	uxtb	r3, r3
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff87 	bl	8001068 <ILI9341_SendData>
  ILI9341_SendCommand (ILI9341_GRAM);
 800115a:	202c      	movs	r0, #44	; 0x2c
 800115c:	f7ff ff50 	bl	8001000 <ILI9341_SendCommand>
}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	bd90      	pop	{r4, r7, pc}

08001168 <ILI9341_Init>:
//4. Initialise function
void ILI9341_Init(SPI_HandleTypeDef *spiLcdHandle, GPIO_TypeDef *csPORT, uint16_t csPIN, GPIO_TypeDef *dcPORT, uint16_t dcPIN, GPIO_TypeDef *resetPORT, uint16_t resetPIN)
 {
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	4613      	mov	r3, r2
 8001176:	80fb      	strh	r3, [r7, #6]
	 //Copy SPI settings
	 memcpy(&lcdSPIhandle, spiLcdHandle, sizeof(*spiLcdHandle));
 8001178:	2258      	movs	r2, #88	; 0x58
 800117a:	68f9      	ldr	r1, [r7, #12]
 800117c:	4853      	ldr	r0, [pc, #332]	; (80012cc <ILI9341_Init+0x164>)
 800117e:	f008 fd42 	bl	8009c06 <memcpy>
	 //CS pin
	 tftCS_GPIO = csPORT;
 8001182:	4a53      	ldr	r2, [pc, #332]	; (80012d0 <ILI9341_Init+0x168>)
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	6013      	str	r3, [r2, #0]
	 tftCS_PIN = csPIN;
 8001188:	4a52      	ldr	r2, [pc, #328]	; (80012d4 <ILI9341_Init+0x16c>)
 800118a:	88fb      	ldrh	r3, [r7, #6]
 800118c:	8013      	strh	r3, [r2, #0]
	 //DC pin
	 tftDC_GPIO = dcPORT;
 800118e:	4a52      	ldr	r2, [pc, #328]	; (80012d8 <ILI9341_Init+0x170>)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	6013      	str	r3, [r2, #0]
	 tftDC_PIN = dcPIN;
 8001194:	4a51      	ldr	r2, [pc, #324]	; (80012dc <ILI9341_Init+0x174>)
 8001196:	8b3b      	ldrh	r3, [r7, #24]
 8001198:	8013      	strh	r3, [r2, #0]
	 HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 800119a:	4b4d      	ldr	r3, [pc, #308]	; (80012d0 <ILI9341_Init+0x168>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a4d      	ldr	r2, [pc, #308]	; (80012d4 <ILI9341_Init+0x16c>)
 80011a0:	8811      	ldrh	r1, [r2, #0]
 80011a2:	2201      	movs	r2, #1
 80011a4:	4618      	mov	r0, r3
 80011a6:	f003 fcbd 	bl	8004b24 <HAL_GPIO_WritePin>
	 //RESET pin
	 tftRESET_GPIO = resetPORT;
 80011aa:	4a4d      	ldr	r2, [pc, #308]	; (80012e0 <ILI9341_Init+0x178>)
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	6013      	str	r3, [r2, #0]
	 tftRESET_PIN = resetPIN;
 80011b0:	4a4c      	ldr	r2, [pc, #304]	; (80012e4 <ILI9341_Init+0x17c>)
 80011b2:	8c3b      	ldrh	r3, [r7, #32]
 80011b4:	8013      	strh	r3, [r2, #0]
	 HAL_GPIO_WritePin(resetPORT, resetPIN, GPIO_PIN_SET);  //Turn LCD ON
 80011b6:	8c3b      	ldrh	r3, [r7, #32]
 80011b8:	2201      	movs	r2, #1
 80011ba:	4619      	mov	r1, r3
 80011bc:	69f8      	ldr	r0, [r7, #28]
 80011be:	f003 fcb1 	bl	8004b24 <HAL_GPIO_WritePin>
	 
   ILI9341_SendCommand (ILI9341_RESET); // software reset comand
 80011c2:	2001      	movs	r0, #1
 80011c4:	f7ff ff1c 	bl	8001000 <ILI9341_SendCommand>
   HAL_Delay(100);
 80011c8:	2064      	movs	r0, #100	; 0x64
 80011ca:	f003 f95f 	bl	800448c <HAL_Delay>
   ILI9341_SendCommand (ILI9341_DISPLAY_OFF); // display off
 80011ce:	2028      	movs	r0, #40	; 0x28
 80011d0:	f7ff ff16 	bl	8001000 <ILI9341_SendCommand>
   //------------power control------------------------------
   ILI9341_SendCommand (ILI9341_POWER1); // power control
 80011d4:	20c0      	movs	r0, #192	; 0xc0
 80011d6:	f7ff ff13 	bl	8001000 <ILI9341_SendCommand>
   ILI9341_SendData   (0x26); // GVDD = 4.75v
 80011da:	2026      	movs	r0, #38	; 0x26
 80011dc:	f7ff ff44 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendCommand (ILI9341_POWER2); // power control
 80011e0:	20c1      	movs	r0, #193	; 0xc1
 80011e2:	f7ff ff0d 	bl	8001000 <ILI9341_SendCommand>
   ILI9341_SendData   (0x11); // AVDD=VCIx2, VGH=VCIx7, VGL=-VCIx3
 80011e6:	2011      	movs	r0, #17
 80011e8:	f7ff ff3e 	bl	8001068 <ILI9341_SendData>
   //--------------VCOM-------------------------------------
   ILI9341_SendCommand (ILI9341_VCOM1); // vcom control
 80011ec:	20c5      	movs	r0, #197	; 0xc5
 80011ee:	f7ff ff07 	bl	8001000 <ILI9341_SendCommand>
   ILI9341_SendData   (0x35); // Set the VCOMH voltage (0x35 = 4.025v)
 80011f2:	2035      	movs	r0, #53	; 0x35
 80011f4:	f7ff ff38 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendData   (0x3e); // Set the VCOML voltage (0x3E = -0.950v)
 80011f8:	203e      	movs	r0, #62	; 0x3e
 80011fa:	f7ff ff35 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendCommand (ILI9341_VCOM2); // vcom control
 80011fe:	20c7      	movs	r0, #199	; 0xc7
 8001200:	f7ff fefe 	bl	8001000 <ILI9341_SendCommand>
   ILI9341_SendData   (0xbe);
 8001204:	20be      	movs	r0, #190	; 0xbe
 8001206:	f7ff ff2f 	bl	8001068 <ILI9341_SendData>

   //------------memory access control------------------------
   ILI9341_SendCommand (ILI9341_MAC); // memory access control
 800120a:	2036      	movs	r0, #54	; 0x36
 800120c:	f7ff fef8 	bl	8001000 <ILI9341_SendCommand>
   ILI9341_SendData(0x48);
 8001210:	2048      	movs	r0, #72	; 0x48
 8001212:	f7ff ff29 	bl	8001068 <ILI9341_SendData>

   ILI9341_SendCommand (ILI9341_PIXEL_FORMAT); // pixel format set
 8001216:	203a      	movs	r0, #58	; 0x3a
 8001218:	f7ff fef2 	bl	8001000 <ILI9341_SendCommand>
   ILI9341_SendData   (0x55); // 16bit /pixel
 800121c:	2055      	movs	r0, #85	; 0x55
 800121e:	f7ff ff23 	bl	8001068 <ILI9341_SendData>

	 ILI9341_SendCommand(ILI9341_FRC);
 8001222:	20b1      	movs	r0, #177	; 0xb1
 8001224:	f7ff feec 	bl	8001000 <ILI9341_SendCommand>
   ILI9341_SendData(0);
 8001228:	2000      	movs	r0, #0
 800122a:	f7ff ff1d 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendData(0x1F);
 800122e:	201f      	movs	r0, #31
 8001230:	f7ff ff1a 	bl	8001068 <ILI9341_SendData>
   //-------------ddram ----------------------------
   ILI9341_SendCommand (ILI9341_COLUMN_ADDR); // column set
 8001234:	202a      	movs	r0, #42	; 0x2a
 8001236:	f7ff fee3 	bl	8001000 <ILI9341_SendCommand>
   ILI9341_SendData   (0x00); // x0_HIGH---0
 800123a:	2000      	movs	r0, #0
 800123c:	f7ff ff14 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendData   (0x00); // x0_LOW----0
 8001240:	2000      	movs	r0, #0
 8001242:	f7ff ff11 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendData   (0x00); // x1_HIGH---240
 8001246:	2000      	movs	r0, #0
 8001248:	f7ff ff0e 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendData   (0xEF); // x1_LOW----240
 800124c:	20ef      	movs	r0, #239	; 0xef
 800124e:	f7ff ff0b 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendCommand (ILI9341_PAGE_ADDR); // page address set
 8001252:	202b      	movs	r0, #43	; 0x2b
 8001254:	f7ff fed4 	bl	8001000 <ILI9341_SendCommand>
   ILI9341_SendData   (0x00); // y0_HIGH---0
 8001258:	2000      	movs	r0, #0
 800125a:	f7ff ff05 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendData   (0x00); // y0_LOW----0
 800125e:	2000      	movs	r0, #0
 8001260:	f7ff ff02 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendData   (0x01); // y1_HIGH---320
 8001264:	2001      	movs	r0, #1
 8001266:	f7ff feff 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendData   (0x3F); // y1_LOW----320
 800126a:	203f      	movs	r0, #63	; 0x3f
 800126c:	f7ff fefc 	bl	8001068 <ILI9341_SendData>

   ILI9341_SendCommand (ILI9341_TEARING_OFF); // tearing effect off
 8001270:	2034      	movs	r0, #52	; 0x34
 8001272:	f7ff fec5 	bl	8001000 <ILI9341_SendCommand>
   //LCD_write_cmd(ILI9341_TEARING_ON); // tearing effect on
   //LCD_write_cmd(ILI9341_DISPLAY_INVERSION); // display inversion
   ILI9341_SendCommand (ILI9341_Entry_Mode_Set); // entry mode set
 8001276:	20b7      	movs	r0, #183	; 0xb7
 8001278:	f7ff fec2 	bl	8001000 <ILI9341_SendCommand>
   // Deep Standby Mode: OFF
   // Set the output level of gate driver G1-G320: Normal display
   // Low voltage detection: Disable
   ILI9341_SendData   (0x07);
 800127c:	2007      	movs	r0, #7
 800127e:	f7ff fef3 	bl	8001068 <ILI9341_SendData>
   //-----------------display------------------------
   ILI9341_SendCommand (ILI9341_DFC); // display function control
 8001282:	20b6      	movs	r0, #182	; 0xb6
 8001284:	f7ff febc 	bl	8001000 <ILI9341_SendCommand>
   //Set the scan mode in non-display area
   //Determine source/VCOM output in a non-display area in the partial display mode
   ILI9341_SendData   (0x0a);
 8001288:	200a      	movs	r0, #10
 800128a:	f7ff feed 	bl	8001068 <ILI9341_SendData>
   //Select whether the liquid crystal type is normally white type or normally black type
   //Sets the direction of scan by the gate driver in the range determined by SCN and NL
   //Select the shift direction of outputs from the source driver
   //Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module
   //Specify the scan cycle interval of gate driver in non-display area when PTG to select interval scan
   ILI9341_SendData   (0x82);
 800128e:	2082      	movs	r0, #130	; 0x82
 8001290:	f7ff feea 	bl	8001068 <ILI9341_SendData>
   // Sets the number of lines to drive the LCD at an interval of 8 lines
   ILI9341_SendData   (0x27);
 8001294:	2027      	movs	r0, #39	; 0x27
 8001296:	f7ff fee7 	bl	8001068 <ILI9341_SendData>
   ILI9341_SendData   (0x00); // clock divisor
 800129a:	2000      	movs	r0, #0
 800129c:	f7ff fee4 	bl	8001068 <ILI9341_SendData>

   ILI9341_SendCommand (ILI9341_SLEEP_OUT); // sleep out
 80012a0:	2011      	movs	r0, #17
 80012a2:	f7ff fead 	bl	8001000 <ILI9341_SendCommand>
   HAL_Delay(100);
 80012a6:	2064      	movs	r0, #100	; 0x64
 80012a8:	f003 f8f0 	bl	800448c <HAL_Delay>
   ILI9341_SendCommand (ILI9341_DISPLAY_ON); // display on
 80012ac:	2029      	movs	r0, #41	; 0x29
 80012ae:	f7ff fea7 	bl	8001000 <ILI9341_SendCommand>
   HAL_Delay(100);
 80012b2:	2064      	movs	r0, #100	; 0x64
 80012b4:	f003 f8ea 	bl	800448c <HAL_Delay>
   ILI9341_SendCommand (ILI9341_GRAM); // memory write
 80012b8:	202c      	movs	r0, #44	; 0x2c
 80012ba:	f7ff fea1 	bl	8001000 <ILI9341_SendCommand>
   HAL_Delay(5);
 80012be:	2005      	movs	r0, #5
 80012c0:	f003 f8e4 	bl	800448c <HAL_Delay>
 }
 80012c4:	bf00      	nop
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000260 	.word	0x20000260
 80012d0:	200002b8 	.word	0x200002b8
 80012d4:	200002bc 	.word	0x200002bc
 80012d8:	200002c0 	.word	0x200002c0
 80012dc:	200002c4 	.word	0x200002c4
 80012e0:	200002c8 	.word	0x200002c8
 80012e4:	200002cc 	.word	0x200002cc

080012e8 <ILI9341_DrawPixel>:

//5. Write data to a single pixel
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	80fb      	strh	r3, [r7, #6]
 80012f2:	460b      	mov	r3, r1
 80012f4:	80bb      	strh	r3, [r7, #4]
 80012f6:	4613      	mov	r3, r2
 80012f8:	807b      	strh	r3, [r7, #2]
  ILI9341_SetCursorPosition(x, y, x, y);
 80012fa:	88bb      	ldrh	r3, [r7, #4]
 80012fc:	88fa      	ldrh	r2, [r7, #6]
 80012fe:	88b9      	ldrh	r1, [r7, #4]
 8001300:	88f8      	ldrh	r0, [r7, #6]
 8001302:	f7ff fee5 	bl	80010d0 <ILI9341_SetCursorPosition>
	ILI9341_SendData(color>>8);
 8001306:	887b      	ldrh	r3, [r7, #2]
 8001308:	0a1b      	lsrs	r3, r3, #8
 800130a:	b29b      	uxth	r3, r3
 800130c:	b2db      	uxtb	r3, r3
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff feaa 	bl	8001068 <ILI9341_SendData>
	ILI9341_SendData(color&0xFF);
 8001314:	887b      	ldrh	r3, [r7, #2]
 8001316:	b2db      	uxtb	r3, r3
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff fea5 	bl	8001068 <ILI9341_SendData>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <ILI9341_Fill>:
//6. Fill the entire screen with a background color
void ILI9341_Fill(uint16_t color) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	80fb      	strh	r3, [r7, #6]
	uint32_t n = ILI9341_PIXEL_COUNT;
 8001332:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8001336:	60fb      	str	r3, [r7, #12]
	uint16_t myColor = 0xFF;
 8001338:	23ff      	movs	r3, #255	; 0xff
 800133a:	817b      	strh	r3, [r7, #10]
	
	if(rotationNum==1 || rotationNum==3)
 800133c:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <ILI9341_Fill+0x84>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d003      	beq.n	800134c <ILI9341_Fill+0x24>
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <ILI9341_Fill+0x84>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b03      	cmp	r3, #3
 800134a:	d107      	bne.n	800135c <ILI9341_Fill+0x34>
	{
		ILI9341_SetCursorPosition(0, 0,   ILI9341_WIDTH -1, ILI9341_HEIGHT -1);
 800134c:	f240 133f 	movw	r3, #319	; 0x13f
 8001350:	22ef      	movs	r2, #239	; 0xef
 8001352:	2100      	movs	r1, #0
 8001354:	2000      	movs	r0, #0
 8001356:	f7ff febb 	bl	80010d0 <ILI9341_SetCursorPosition>
 800135a:	e00e      	b.n	800137a <ILI9341_Fill+0x52>
	}
	else if(rotationNum==2 || rotationNum==4)
 800135c:	4b13      	ldr	r3, [pc, #76]	; (80013ac <ILI9341_Fill+0x84>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b02      	cmp	r3, #2
 8001362:	d003      	beq.n	800136c <ILI9341_Fill+0x44>
 8001364:	4b11      	ldr	r3, [pc, #68]	; (80013ac <ILI9341_Fill+0x84>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b04      	cmp	r3, #4
 800136a:	d116      	bne.n	800139a <ILI9341_Fill+0x72>
	{
		ILI9341_SetCursorPosition(0, 0, ILI9341_HEIGHT -1, ILI9341_WIDTH -1);
 800136c:	23ef      	movs	r3, #239	; 0xef
 800136e:	f240 123f 	movw	r2, #319	; 0x13f
 8001372:	2100      	movs	r1, #0
 8001374:	2000      	movs	r0, #0
 8001376:	f7ff feab 	bl	80010d0 <ILI9341_SetCursorPosition>
	}
	
	
	while (n) {
 800137a:	e00e      	b.n	800139a <ILI9341_Fill+0x72>
			n--;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	3b01      	subs	r3, #1
 8001380:	60fb      	str	r3, [r7, #12]
       ILI9341_SendData(color>>8);
 8001382:	88fb      	ldrh	r3, [r7, #6]
 8001384:	0a1b      	lsrs	r3, r3, #8
 8001386:	b29b      	uxth	r3, r3
 8001388:	b2db      	uxtb	r3, r3
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff fe6c 	bl	8001068 <ILI9341_SendData>
				ILI9341_SendData(color&0xff);
 8001390:	88fb      	ldrh	r3, [r7, #6]
 8001392:	b2db      	uxtb	r3, r3
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fe67 	bl	8001068 <ILI9341_SendData>
	while (n) {
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d1ed      	bne.n	800137c <ILI9341_Fill+0x54>
	}
}
 80013a0:	bf00      	nop
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000000 	.word	0x20000000

080013b0 <ILI9341_Fill_Rect>:
//7. Rectangle drawing functions
void ILI9341_Fill_Rect(unsigned int x0,unsigned int y0, unsigned int x1,unsigned int y1, uint16_t color) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
 80013bc:	603b      	str	r3, [r7, #0]
	uint32_t n = ((x1+1)-x0)*((y1+1)-y0);
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	3301      	adds	r3, #1
 80013c6:	6839      	ldr	r1, [r7, #0]
 80013c8:	68ba      	ldr	r2, [r7, #8]
 80013ca:	1a8a      	subs	r2, r1, r2
 80013cc:	3201      	adds	r2, #1
 80013ce:	fb02 f303 	mul.w	r3, r2, r3
 80013d2:	617b      	str	r3, [r7, #20]
	if (n>ILI9341_PIXEL_COUNT) n=ILI9341_PIXEL_COUNT;
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 80013da:	d902      	bls.n	80013e2 <ILI9341_Fill_Rect+0x32>
 80013dc:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80013e0:	617b      	str	r3, [r7, #20]
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	b298      	uxth	r0, r3
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	b299      	uxth	r1, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	f7ff fe6d 	bl	80010d0 <ILI9341_SetCursorPosition>
	while (n) {
 80013f6:	e00e      	b.n	8001416 <ILI9341_Fill_Rect+0x66>
			n--;
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	617b      	str	r3, [r7, #20]
      ILI9341_SendData(color>>8);
 80013fe:	8c3b      	ldrh	r3, [r7, #32]
 8001400:	0a1b      	lsrs	r3, r3, #8
 8001402:	b29b      	uxth	r3, r3
 8001404:	b2db      	uxtb	r3, r3
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff fe2e 	bl	8001068 <ILI9341_SendData>
				ILI9341_SendData(color&0xff);
 800140c:	8c3b      	ldrh	r3, [r7, #32]
 800140e:	b2db      	uxtb	r3, r3
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff fe29 	bl	8001068 <ILI9341_SendData>
	while (n) {
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1ed      	bne.n	80013f8 <ILI9341_Fill_Rect+0x48>
	}
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3718      	adds	r7, #24
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <fillCircleHelper>:
      ILI9341_DrawPixel(x0 - x, y0 - y, color);
    }
  }
}
static void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color)
{
 8001426:	b590      	push	{r4, r7, lr}
 8001428:	b087      	sub	sp, #28
 800142a:	af00      	add	r7, sp, #0
 800142c:	4604      	mov	r4, r0
 800142e:	4608      	mov	r0, r1
 8001430:	4611      	mov	r1, r2
 8001432:	461a      	mov	r2, r3
 8001434:	4623      	mov	r3, r4
 8001436:	80fb      	strh	r3, [r7, #6]
 8001438:	4603      	mov	r3, r0
 800143a:	80bb      	strh	r3, [r7, #4]
 800143c:	460b      	mov	r3, r1
 800143e:	807b      	strh	r3, [r7, #2]
 8001440:	4613      	mov	r3, r2
 8001442:	707b      	strb	r3, [r7, #1]
	int16_t f     = 1 - r;
 8001444:	887b      	ldrh	r3, [r7, #2]
 8001446:	f1c3 0301 	rsb	r3, r3, #1
 800144a:	b29b      	uxth	r3, r3
 800144c:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 800144e:	2301      	movs	r3, #1
 8001450:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 8001452:	887b      	ldrh	r3, [r7, #2]
 8001454:	461a      	mov	r2, r3
 8001456:	03d2      	lsls	r2, r2, #15
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	b29b      	uxth	r3, r3
 800145e:	827b      	strh	r3, [r7, #18]
  int16_t x     = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	823b      	strh	r3, [r7, #16]
  int16_t y     = r;
 8001464:	887b      	ldrh	r3, [r7, #2]
 8001466:	81fb      	strh	r3, [r7, #14]

  while (x<y) {
 8001468:	e083      	b.n	8001572 <fillCircleHelper+0x14c>
    if (f >= 0) {
 800146a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800146e:	2b00      	cmp	r3, #0
 8001470:	db0e      	blt.n	8001490 <fillCircleHelper+0x6a>
      y--;
 8001472:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001476:	b29b      	uxth	r3, r3
 8001478:	3b01      	subs	r3, #1
 800147a:	b29b      	uxth	r3, r3
 800147c:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 800147e:	8a7b      	ldrh	r3, [r7, #18]
 8001480:	3302      	adds	r3, #2
 8001482:	b29b      	uxth	r3, r3
 8001484:	827b      	strh	r3, [r7, #18]
      f     += ddF_y;
 8001486:	8afa      	ldrh	r2, [r7, #22]
 8001488:	8a7b      	ldrh	r3, [r7, #18]
 800148a:	4413      	add	r3, r2
 800148c:	b29b      	uxth	r3, r3
 800148e:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 8001490:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001494:	b29b      	uxth	r3, r3
 8001496:	3301      	adds	r3, #1
 8001498:	b29b      	uxth	r3, r3
 800149a:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 800149c:	8abb      	ldrh	r3, [r7, #20]
 800149e:	3302      	adds	r3, #2
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	82bb      	strh	r3, [r7, #20]
    f     += ddF_x;
 80014a4:	8afa      	ldrh	r2, [r7, #22]
 80014a6:	8abb      	ldrh	r3, [r7, #20]
 80014a8:	4413      	add	r3, r2
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	82fb      	strh	r3, [r7, #22]

    if (cornername & 0x1) {
 80014ae:	787b      	ldrb	r3, [r7, #1]
 80014b0:	f003 0301 	and.w	r3, r3, #1
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d02b      	beq.n	8001510 <fillCircleHelper+0xea>
      ILI9341_drawFastVLine(x0+x, y0-y, 2*y+1+delta, color);
 80014b8:	88fa      	ldrh	r2, [r7, #6]
 80014ba:	8a3b      	ldrh	r3, [r7, #16]
 80014bc:	4413      	add	r3, r2
 80014be:	b29b      	uxth	r3, r3
 80014c0:	b218      	sxth	r0, r3
 80014c2:	88ba      	ldrh	r2, [r7, #4]
 80014c4:	89fb      	ldrh	r3, [r7, #14]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	b219      	sxth	r1, r3
 80014cc:	89fb      	ldrh	r3, [r7, #14]
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80014d4:	4413      	add	r3, r2
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	3301      	adds	r3, #1
 80014da:	b29b      	uxth	r3, r3
 80014dc:	b21a      	sxth	r2, r3
 80014de:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014e0:	f000 f921 	bl	8001726 <ILI9341_drawFastVLine>
      ILI9341_drawFastVLine(x0+y, y0-x, 2*x+1+delta, color);
 80014e4:	88fa      	ldrh	r2, [r7, #6]
 80014e6:	89fb      	ldrh	r3, [r7, #14]
 80014e8:	4413      	add	r3, r2
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	b218      	sxth	r0, r3
 80014ee:	88ba      	ldrh	r2, [r7, #4]
 80014f0:	8a3b      	ldrh	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	b219      	sxth	r1, r3
 80014f8:	8a3b      	ldrh	r3, [r7, #16]
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001500:	4413      	add	r3, r2
 8001502:	b29b      	uxth	r3, r3
 8001504:	3301      	adds	r3, #1
 8001506:	b29b      	uxth	r3, r3
 8001508:	b21a      	sxth	r2, r3
 800150a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800150c:	f000 f90b 	bl	8001726 <ILI9341_drawFastVLine>
    }
    if (cornername & 0x2) {
 8001510:	787b      	ldrb	r3, [r7, #1]
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	2b00      	cmp	r3, #0
 8001518:	d02b      	beq.n	8001572 <fillCircleHelper+0x14c>
      ILI9341_drawFastVLine(x0-x, y0-y, 2*y+1+delta, color);
 800151a:	88fa      	ldrh	r2, [r7, #6]
 800151c:	8a3b      	ldrh	r3, [r7, #16]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	b29b      	uxth	r3, r3
 8001522:	b218      	sxth	r0, r3
 8001524:	88ba      	ldrh	r2, [r7, #4]
 8001526:	89fb      	ldrh	r3, [r7, #14]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	b29b      	uxth	r3, r3
 800152c:	b219      	sxth	r1, r3
 800152e:	89fb      	ldrh	r3, [r7, #14]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	b29a      	uxth	r2, r3
 8001534:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001536:	4413      	add	r3, r2
 8001538:	b29b      	uxth	r3, r3
 800153a:	3301      	adds	r3, #1
 800153c:	b29b      	uxth	r3, r3
 800153e:	b21a      	sxth	r2, r3
 8001540:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001542:	f000 f8f0 	bl	8001726 <ILI9341_drawFastVLine>
      ILI9341_drawFastVLine(x0-y, y0-x, 2*x+1+delta, color);
 8001546:	88fa      	ldrh	r2, [r7, #6]
 8001548:	89fb      	ldrh	r3, [r7, #14]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	b29b      	uxth	r3, r3
 800154e:	b218      	sxth	r0, r3
 8001550:	88ba      	ldrh	r2, [r7, #4]
 8001552:	8a3b      	ldrh	r3, [r7, #16]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	b29b      	uxth	r3, r3
 8001558:	b219      	sxth	r1, r3
 800155a:	8a3b      	ldrh	r3, [r7, #16]
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	b29a      	uxth	r2, r3
 8001560:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001562:	4413      	add	r3, r2
 8001564:	b29b      	uxth	r3, r3
 8001566:	3301      	adds	r3, #1
 8001568:	b29b      	uxth	r3, r3
 800156a:	b21a      	sxth	r2, r3
 800156c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800156e:	f000 f8da 	bl	8001726 <ILI9341_drawFastVLine>
  while (x<y) {
 8001572:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001576:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800157a:	429a      	cmp	r2, r3
 800157c:	f6ff af75 	blt.w	800146a <fillCircleHelper+0x44>
    }
  }
}
 8001580:	bf00      	nop
 8001582:	bf00      	nop
 8001584:	371c      	adds	r7, #28
 8001586:	46bd      	mov	sp, r7
 8001588:	bd90      	pop	{r4, r7, pc}

0800158a <ILI9341_fillCircle>:
void ILI9341_fillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 800158a:	b590      	push	{r4, r7, lr}
 800158c:	b085      	sub	sp, #20
 800158e:	af02      	add	r7, sp, #8
 8001590:	4604      	mov	r4, r0
 8001592:	4608      	mov	r0, r1
 8001594:	4611      	mov	r1, r2
 8001596:	461a      	mov	r2, r3
 8001598:	4623      	mov	r3, r4
 800159a:	80fb      	strh	r3, [r7, #6]
 800159c:	4603      	mov	r3, r0
 800159e:	80bb      	strh	r3, [r7, #4]
 80015a0:	460b      	mov	r3, r1
 80015a2:	807b      	strh	r3, [r7, #2]
 80015a4:	4613      	mov	r3, r2
 80015a6:	803b      	strh	r3, [r7, #0]
	ILI9341_drawFastVLine(x0, y0-r, 2*r+1, color);
 80015a8:	88ba      	ldrh	r2, [r7, #4]
 80015aa:	887b      	ldrh	r3, [r7, #2]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	b219      	sxth	r1, r3
 80015b2:	887b      	ldrh	r3, [r7, #2]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	3301      	adds	r3, #1
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	b21a      	sxth	r2, r3
 80015be:	883b      	ldrh	r3, [r7, #0]
 80015c0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80015c4:	f000 f8af 	bl	8001726 <ILI9341_drawFastVLine>
  fillCircleHelper(x0, y0, r, 3, 0, color);
 80015c8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80015cc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80015d0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80015d4:	883b      	ldrh	r3, [r7, #0]
 80015d6:	9301      	str	r3, [sp, #4]
 80015d8:	2300      	movs	r3, #0
 80015da:	9300      	str	r3, [sp, #0]
 80015dc:	2303      	movs	r3, #3
 80015de:	f7ff ff22 	bl	8001426 <fillCircleHelper>
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd90      	pop	{r4, r7, pc}

080015ea <ILI9341_drawLine>:

//9. Line drawing functions
void ILI9341_drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80015ea:	b590      	push	{r4, r7, lr}
 80015ec:	b089      	sub	sp, #36	; 0x24
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	4604      	mov	r4, r0
 80015f2:	4608      	mov	r0, r1
 80015f4:	4611      	mov	r1, r2
 80015f6:	461a      	mov	r2, r3
 80015f8:	4623      	mov	r3, r4
 80015fa:	80fb      	strh	r3, [r7, #6]
 80015fc:	4603      	mov	r3, r0
 80015fe:	80bb      	strh	r3, [r7, #4]
 8001600:	460b      	mov	r3, r1
 8001602:	807b      	strh	r3, [r7, #2]
 8001604:	4613      	mov	r3, r2
 8001606:	803b      	strh	r3, [r7, #0]
	int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8001608:	f9b7 2000 	ldrsh.w	r2, [r7]
 800160c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001616:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800161a:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800161e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001622:	1acb      	subs	r3, r1, r3
 8001624:	2b00      	cmp	r3, #0
 8001626:	bfb8      	it	lt
 8001628:	425b      	neglt	r3, r3
 800162a:	429a      	cmp	r2, r3
 800162c:	bfcc      	ite	gt
 800162e:	2301      	movgt	r3, #1
 8001630:	2300      	movle	r3, #0
 8001632:	b2db      	uxtb	r3, r3
 8001634:	837b      	strh	r3, [r7, #26]
  if (steep) {
 8001636:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d00b      	beq.n	8001656 <ILI9341_drawLine+0x6c>
    swap(x0, y0);
 800163e:	88fb      	ldrh	r3, [r7, #6]
 8001640:	833b      	strh	r3, [r7, #24]
 8001642:	88bb      	ldrh	r3, [r7, #4]
 8001644:	80fb      	strh	r3, [r7, #6]
 8001646:	8b3b      	ldrh	r3, [r7, #24]
 8001648:	80bb      	strh	r3, [r7, #4]
    swap(x1, y1);
 800164a:	887b      	ldrh	r3, [r7, #2]
 800164c:	82fb      	strh	r3, [r7, #22]
 800164e:	883b      	ldrh	r3, [r7, #0]
 8001650:	807b      	strh	r3, [r7, #2]
 8001652:	8afb      	ldrh	r3, [r7, #22]
 8001654:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1) {
 8001656:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800165a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800165e:	429a      	cmp	r2, r3
 8001660:	dd0b      	ble.n	800167a <ILI9341_drawLine+0x90>
    swap(x0, x1);
 8001662:	88fb      	ldrh	r3, [r7, #6]
 8001664:	82bb      	strh	r3, [r7, #20]
 8001666:	887b      	ldrh	r3, [r7, #2]
 8001668:	80fb      	strh	r3, [r7, #6]
 800166a:	8abb      	ldrh	r3, [r7, #20]
 800166c:	807b      	strh	r3, [r7, #2]
    swap(y0, y1);
 800166e:	88bb      	ldrh	r3, [r7, #4]
 8001670:	827b      	strh	r3, [r7, #18]
 8001672:	883b      	ldrh	r3, [r7, #0]
 8001674:	80bb      	strh	r3, [r7, #4]
 8001676:	8a7b      	ldrh	r3, [r7, #18]
 8001678:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx, dy;
  dx = x1 - x0;
 800167a:	887a      	ldrh	r2, [r7, #2]
 800167c:	88fb      	ldrh	r3, [r7, #6]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	b29b      	uxth	r3, r3
 8001682:	823b      	strh	r3, [r7, #16]
  dy = abs(y1 - y0);
 8001684:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001688:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b00      	cmp	r3, #0
 8001690:	bfb8      	it	lt
 8001692:	425b      	neglt	r3, r3
 8001694:	81fb      	strh	r3, [r7, #14]

  int16_t err = dx / 2;
 8001696:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800169a:	0fda      	lsrs	r2, r3, #31
 800169c:	4413      	add	r3, r2
 800169e:	105b      	asrs	r3, r3, #1
 80016a0:	83fb      	strh	r3, [r7, #30]
  int16_t ystep;

  if (y0 < y1) {
 80016a2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80016a6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	da02      	bge.n	80016b4 <ILI9341_drawLine+0xca>
    ystep = 1;
 80016ae:	2301      	movs	r3, #1
 80016b0:	83bb      	strh	r3, [r7, #28]
 80016b2:	e02d      	b.n	8001710 <ILI9341_drawLine+0x126>
  } else {
    ystep = -1;
 80016b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016b8:	83bb      	strh	r3, [r7, #28]
  }

  for (; x0<=x1; x0++) {
 80016ba:	e029      	b.n	8001710 <ILI9341_drawLine+0x126>
    if (steep) {
 80016bc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d006      	beq.n	80016d2 <ILI9341_drawLine+0xe8>
      ILI9341_DrawPixel(y0, x0, color);
 80016c4:	88bb      	ldrh	r3, [r7, #4]
 80016c6:	88f9      	ldrh	r1, [r7, #6]
 80016c8:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fe0c 	bl	80012e8 <ILI9341_DrawPixel>
 80016d0:	e005      	b.n	80016de <ILI9341_drawLine+0xf4>
    } else {
      ILI9341_DrawPixel(x0, y0, color);
 80016d2:	88fb      	ldrh	r3, [r7, #6]
 80016d4:	88b9      	ldrh	r1, [r7, #4]
 80016d6:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fe05 	bl	80012e8 <ILI9341_DrawPixel>
    }
    err -= dy;
 80016de:	8bfa      	ldrh	r2, [r7, #30]
 80016e0:	89fb      	ldrh	r3, [r7, #14]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	83fb      	strh	r3, [r7, #30]
    if (err < 0) {
 80016e8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	da09      	bge.n	8001704 <ILI9341_drawLine+0x11a>
      y0 += ystep;
 80016f0:	88ba      	ldrh	r2, [r7, #4]
 80016f2:	8bbb      	ldrh	r3, [r7, #28]
 80016f4:	4413      	add	r3, r2
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	80bb      	strh	r3, [r7, #4]
      err += dx;
 80016fa:	8bfa      	ldrh	r2, [r7, #30]
 80016fc:	8a3b      	ldrh	r3, [r7, #16]
 80016fe:	4413      	add	r3, r2
 8001700:	b29b      	uxth	r3, r3
 8001702:	83fb      	strh	r3, [r7, #30]
  for (; x0<=x1; x0++) {
 8001704:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001708:	b29b      	uxth	r3, r3
 800170a:	3301      	adds	r3, #1
 800170c:	b29b      	uxth	r3, r3
 800170e:	80fb      	strh	r3, [r7, #6]
 8001710:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001714:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001718:	429a      	cmp	r2, r3
 800171a:	ddcf      	ble.n	80016bc <ILI9341_drawLine+0xd2>
    }
  }
}	
 800171c:	bf00      	nop
 800171e:	bf00      	nop
 8001720:	3724      	adds	r7, #36	; 0x24
 8001722:	46bd      	mov	sp, r7
 8001724:	bd90      	pop	{r4, r7, pc}

08001726 <ILI9341_drawFastVLine>:
{
	ILI9341_drawLine(x, y, x+w-1, y, color);
}

void ILI9341_drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8001726:	b590      	push	{r4, r7, lr}
 8001728:	b085      	sub	sp, #20
 800172a:	af02      	add	r7, sp, #8
 800172c:	4604      	mov	r4, r0
 800172e:	4608      	mov	r0, r1
 8001730:	4611      	mov	r1, r2
 8001732:	461a      	mov	r2, r3
 8001734:	4623      	mov	r3, r4
 8001736:	80fb      	strh	r3, [r7, #6]
 8001738:	4603      	mov	r3, r0
 800173a:	80bb      	strh	r3, [r7, #4]
 800173c:	460b      	mov	r3, r1
 800173e:	807b      	strh	r3, [r7, #2]
 8001740:	4613      	mov	r3, r2
 8001742:	803b      	strh	r3, [r7, #0]
	ILI9341_drawLine(x, y, x, y+h-1, color);
 8001744:	88ba      	ldrh	r2, [r7, #4]
 8001746:	887b      	ldrh	r3, [r7, #2]
 8001748:	4413      	add	r3, r2
 800174a:	b29b      	uxth	r3, r3
 800174c:	3b01      	subs	r3, #1
 800174e:	b29b      	uxth	r3, r3
 8001750:	b21c      	sxth	r4, r3
 8001752:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001756:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800175a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800175e:	883b      	ldrh	r3, [r7, #0]
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	4623      	mov	r3, r4
 8001764:	f7ff ff41 	bl	80015ea <ILI9341_drawLine>
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	bd90      	pop	{r4, r7, pc}

08001770 <ILI9341_drawChar>:
	}
}

//11. Text printing functions
void ILI9341_drawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size)
{
 8001770:	b5b0      	push	{r4, r5, r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af02      	add	r7, sp, #8
 8001776:	4604      	mov	r4, r0
 8001778:	4608      	mov	r0, r1
 800177a:	4611      	mov	r1, r2
 800177c:	461a      	mov	r2, r3
 800177e:	4623      	mov	r3, r4
 8001780:	80fb      	strh	r3, [r7, #6]
 8001782:	4603      	mov	r3, r0
 8001784:	80bb      	strh	r3, [r7, #4]
 8001786:	460b      	mov	r3, r1
 8001788:	70fb      	strb	r3, [r7, #3]
 800178a:	4613      	mov	r3, r2
 800178c:	803b      	strh	r3, [r7, #0]
	if(rotationNum == 1 || rotationNum ==3)
 800178e:	4b98      	ldr	r3, [pc, #608]	; (80019f0 <ILI9341_drawChar+0x280>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d003      	beq.n	800179e <ILI9341_drawChar+0x2e>
 8001796:	4b96      	ldr	r3, [pc, #600]	; (80019f0 <ILI9341_drawChar+0x280>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b03      	cmp	r3, #3
 800179c:	d11f      	bne.n	80017de <ILI9341_drawChar+0x6e>
	{
		if((x >= ILI9341_WIDTH)            || // Clip right
 800179e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017a2:	2bef      	cmp	r3, #239	; 0xef
 80017a4:	f300 811d 	bgt.w	80019e2 <ILI9341_drawChar+0x272>
 80017a8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017ac:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80017b0:	f280 8117 	bge.w	80019e2 <ILI9341_drawChar+0x272>
     (y >= ILI9341_HEIGHT)           || // Clip bottom
     ((x + 6 * size - 1) < 0) || // Clip left
 80017b4:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80017b8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80017bc:	4613      	mov	r3, r2
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	4413      	add	r3, r2
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	440b      	add	r3, r1
     (y >= ILI9341_HEIGHT)           || // Clip bottom
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	f340 810b 	ble.w	80019e2 <ILI9341_drawChar+0x272>
     ((y + 8 * size - 1) < 0))   // Clip top
 80017cc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80017d0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80017d4:	00db      	lsls	r3, r3, #3
 80017d6:	4413      	add	r3, r2
     ((x + 6 * size - 1) < 0) || // Clip left
 80017d8:	2b00      	cmp	r3, #0
 80017da:	dc21      	bgt.n	8001820 <ILI9341_drawChar+0xb0>
    return;
 80017dc:	e101      	b.n	80019e2 <ILI9341_drawChar+0x272>
	}
	else
	{
		if((y >= ILI9341_WIDTH)            || // Clip right
 80017de:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017e2:	2bef      	cmp	r3, #239	; 0xef
 80017e4:	f300 80ff 	bgt.w	80019e6 <ILI9341_drawChar+0x276>
 80017e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ec:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80017f0:	f280 80f9 	bge.w	80019e6 <ILI9341_drawChar+0x276>
     (x >= ILI9341_HEIGHT)           || // Clip bottom
     ((y + 6 * size - 1) < 0) || // Clip left
 80017f4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80017f8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80017fc:	4613      	mov	r3, r2
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	4413      	add	r3, r2
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	440b      	add	r3, r1
     (x >= ILI9341_HEIGHT)           || // Clip bottom
 8001806:	2b00      	cmp	r3, #0
 8001808:	f340 80ed 	ble.w	80019e6 <ILI9341_drawChar+0x276>
     ((x + 8 * size - 1) < 0))   // Clip top
 800180c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001810:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001814:	00db      	lsls	r3, r3, #3
 8001816:	4413      	add	r3, r2
     ((y + 6 * size - 1) < 0) || // Clip left
 8001818:	2b00      	cmp	r3, #0
 800181a:	f340 80e4 	ble.w	80019e6 <ILI9341_drawChar+0x276>
 800181e:	e000      	b.n	8001822 <ILI9341_drawChar+0xb2>
		if((x >= ILI9341_WIDTH)            || // Clip right
 8001820:	bf00      	nop
    return;
	}	
	

  if(!_cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior
 8001822:	4b74      	ldr	r3, [pc, #464]	; (80019f4 <ILI9341_drawChar+0x284>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	f083 0301 	eor.w	r3, r3, #1
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <ILI9341_drawChar+0xcc>
 8001830:	78fb      	ldrb	r3, [r7, #3]
 8001832:	2baf      	cmp	r3, #175	; 0xaf
 8001834:	d902      	bls.n	800183c <ILI9341_drawChar+0xcc>
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	3301      	adds	r3, #1
 800183a:	70fb      	strb	r3, [r7, #3]

  for (int8_t i=0; i<6; i++ ) {
 800183c:	2300      	movs	r3, #0
 800183e:	73fb      	strb	r3, [r7, #15]
 8001840:	e0c9      	b.n	80019d6 <ILI9341_drawChar+0x266>
    uint8_t line;
    if (i == 5) 
 8001842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001846:	2b05      	cmp	r3, #5
 8001848:	d102      	bne.n	8001850 <ILI9341_drawChar+0xe0>
      line = 0x0;
 800184a:	2300      	movs	r3, #0
 800184c:	73bb      	strb	r3, [r7, #14]
 800184e:	e00b      	b.n	8001868 <ILI9341_drawChar+0xf8>
    else 
      line = pgm_read_byte(font1+(c*5)+i);
 8001850:	78fa      	ldrb	r2, [r7, #3]
 8001852:	4613      	mov	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
 8001858:	461a      	mov	r2, r3
 800185a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800185e:	4413      	add	r3, r2
 8001860:	4a65      	ldr	r2, [pc, #404]	; (80019f8 <ILI9341_drawChar+0x288>)
 8001862:	4413      	add	r3, r2
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 8001868:	2300      	movs	r3, #0
 800186a:	737b      	strb	r3, [r7, #13]
 800186c:	e0a8      	b.n	80019c0 <ILI9341_drawChar+0x250>
      if (line & 0x1) {
 800186e:	7bbb      	ldrb	r3, [r7, #14]
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	2b00      	cmp	r3, #0
 8001876:	d04b      	beq.n	8001910 <ILI9341_drawChar+0x1a0>
        if (size == 1) // default size
 8001878:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800187c:	2b01      	cmp	r3, #1
 800187e:	d110      	bne.n	80018a2 <ILI9341_drawChar+0x132>
          ILI9341_DrawPixel(x+i, y+j, color);
 8001880:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001884:	b29a      	uxth	r2, r3
 8001886:	88fb      	ldrh	r3, [r7, #6]
 8001888:	4413      	add	r3, r2
 800188a:	b298      	uxth	r0, r3
 800188c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001890:	b29a      	uxth	r2, r3
 8001892:	88bb      	ldrh	r3, [r7, #4]
 8001894:	4413      	add	r3, r2
 8001896:	b29b      	uxth	r3, r3
 8001898:	883a      	ldrh	r2, [r7, #0]
 800189a:	4619      	mov	r1, r3
 800189c:	f7ff fd24 	bl	80012e8 <ILI9341_DrawPixel>
 80018a0:	e085      	b.n	80019ae <ILI9341_drawChar+0x23e>
        else {  // big size
          ILI9341_Fill_Rect(x+(i*size), y+(j*size), size + x+(i*size), size+1 + y+(j*size), color);
 80018a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018aa:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80018ae:	fb01 f303 	mul.w	r3, r1, r3
 80018b2:	4413      	add	r3, r2
 80018b4:	4618      	mov	r0, r3
 80018b6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80018ba:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80018be:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80018c2:	fb01 f303 	mul.w	r3, r1, r3
 80018c6:	4413      	add	r3, r2
 80018c8:	461c      	mov	r4, r3
 80018ca:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80018ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018d2:	441a      	add	r2, r3
 80018d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018d8:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80018dc:	fb01 f303 	mul.w	r3, r1, r3
 80018e0:	4413      	add	r3, r2
 80018e2:	461d      	mov	r5, r3
 80018e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80018e8:	1c5a      	adds	r2, r3, #1
 80018ea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018ee:	441a      	add	r2, r3
 80018f0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80018f4:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80018f8:	fb01 f303 	mul.w	r3, r1, r3
 80018fc:	4413      	add	r3, r2
 80018fe:	461a      	mov	r2, r3
 8001900:	883b      	ldrh	r3, [r7, #0]
 8001902:	9300      	str	r3, [sp, #0]
 8001904:	4613      	mov	r3, r2
 8001906:	462a      	mov	r2, r5
 8001908:	4621      	mov	r1, r4
 800190a:	f7ff fd51 	bl	80013b0 <ILI9341_Fill_Rect>
 800190e:	e04e      	b.n	80019ae <ILI9341_drawChar+0x23e>
        } 
      } else if (bg != color) {
 8001910:	8c3a      	ldrh	r2, [r7, #32]
 8001912:	883b      	ldrh	r3, [r7, #0]
 8001914:	429a      	cmp	r2, r3
 8001916:	d04a      	beq.n	80019ae <ILI9341_drawChar+0x23e>
        if (size == 1) // default size
 8001918:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800191c:	2b01      	cmp	r3, #1
 800191e:	d110      	bne.n	8001942 <ILI9341_drawChar+0x1d2>
          ILI9341_DrawPixel(x+i, y+j, bg);
 8001920:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001924:	b29a      	uxth	r2, r3
 8001926:	88fb      	ldrh	r3, [r7, #6]
 8001928:	4413      	add	r3, r2
 800192a:	b298      	uxth	r0, r3
 800192c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001930:	b29a      	uxth	r2, r3
 8001932:	88bb      	ldrh	r3, [r7, #4]
 8001934:	4413      	add	r3, r2
 8001936:	b29b      	uxth	r3, r3
 8001938:	8c3a      	ldrh	r2, [r7, #32]
 800193a:	4619      	mov	r1, r3
 800193c:	f7ff fcd4 	bl	80012e8 <ILI9341_DrawPixel>
 8001940:	e035      	b.n	80019ae <ILI9341_drawChar+0x23e>
        else {  // big size
          ILI9341_Fill_Rect(x+i*size, y+j*size, size + x+i*size, size+1 + y+j*size, bg);
 8001942:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800194a:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 800194e:	fb01 f303 	mul.w	r3, r1, r3
 8001952:	4413      	add	r3, r2
 8001954:	4618      	mov	r0, r3
 8001956:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800195a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800195e:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8001962:	fb01 f303 	mul.w	r3, r1, r3
 8001966:	4413      	add	r3, r2
 8001968:	461c      	mov	r4, r3
 800196a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800196e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001972:	441a      	add	r2, r3
 8001974:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001978:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 800197c:	fb01 f303 	mul.w	r3, r1, r3
 8001980:	4413      	add	r3, r2
 8001982:	461d      	mov	r5, r3
 8001984:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001988:	1c5a      	adds	r2, r3, #1
 800198a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800198e:	441a      	add	r2, r3
 8001990:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001994:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8001998:	fb01 f303 	mul.w	r3, r1, r3
 800199c:	4413      	add	r3, r2
 800199e:	461a      	mov	r2, r3
 80019a0:	8c3b      	ldrh	r3, [r7, #32]
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	4613      	mov	r3, r2
 80019a6:	462a      	mov	r2, r5
 80019a8:	4621      	mov	r1, r4
 80019aa:	f7ff fd01 	bl	80013b0 <ILI9341_Fill_Rect>
        }
      }
      line >>= 1;
 80019ae:	7bbb      	ldrb	r3, [r7, #14]
 80019b0:	085b      	lsrs	r3, r3, #1
 80019b2:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 80019b4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	3301      	adds	r3, #1
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	737b      	strb	r3, [r7, #13]
 80019c0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80019c4:	2b07      	cmp	r3, #7
 80019c6:	f77f af52 	ble.w	800186e <ILI9341_drawChar+0xfe>
  for (int8_t i=0; i<6; i++ ) {
 80019ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	3301      	adds	r3, #1
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	73fb      	strb	r3, [r7, #15]
 80019d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019da:	2b05      	cmp	r3, #5
 80019dc:	f77f af31 	ble.w	8001842 <ILI9341_drawChar+0xd2>
 80019e0:	e002      	b.n	80019e8 <ILI9341_drawChar+0x278>
    return;
 80019e2:	bf00      	nop
 80019e4:	e000      	b.n	80019e8 <ILI9341_drawChar+0x278>
    return;
 80019e6:	bf00      	nop
    }
  }
}
 80019e8:	3710      	adds	r7, #16
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bdb0      	pop	{r4, r5, r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20000000 	.word	0x20000000
 80019f4:	2000025c 	.word	0x2000025c
 80019f8:	0800c838 	.word	0x0800c838

080019fc <ILI9341_printText>:
void ILI9341_printText(char text[], int16_t x, int16_t y, uint16_t color, uint16_t bg, uint8_t size)
{
 80019fc:	b590      	push	{r4, r7, lr}
 80019fe:	b089      	sub	sp, #36	; 0x24
 8001a00:	af02      	add	r7, sp, #8
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	4608      	mov	r0, r1
 8001a06:	4611      	mov	r1, r2
 8001a08:	461a      	mov	r2, r3
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	817b      	strh	r3, [r7, #10]
 8001a0e:	460b      	mov	r3, r1
 8001a10:	813b      	strh	r3, [r7, #8]
 8001a12:	4613      	mov	r3, r2
 8001a14:	80fb      	strh	r3, [r7, #6]
	int16_t offset;
	offset = size*6;
 8001a16:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	0052      	lsls	r2, r2, #1
 8001a20:	4413      	add	r3, r2
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 8001a28:	2300      	movs	r3, #0
 8001a2a:	82fb      	strh	r3, [r7, #22]
 8001a2c:	e01a      	b.n	8001a64 <ILI9341_printText+0x68>
	{
		ILI9341_drawChar(x+(offset*i), y, text[i],color,bg,size);
 8001a2e:	8abb      	ldrh	r3, [r7, #20]
 8001a30:	8afa      	ldrh	r2, [r7, #22]
 8001a32:	fb12 f303 	smulbb	r3, r2, r3
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	897b      	ldrh	r3, [r7, #10]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	b218      	sxth	r0, r3
 8001a40:	8afb      	ldrh	r3, [r7, #22]
 8001a42:	68fa      	ldr	r2, [r7, #12]
 8001a44:	4413      	add	r3, r2
 8001a46:	781a      	ldrb	r2, [r3, #0]
 8001a48:	88fc      	ldrh	r4, [r7, #6]
 8001a4a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001a4e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a52:	9301      	str	r3, [sp, #4]
 8001a54:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	4623      	mov	r3, r4
 8001a5a:	f7ff fe89 	bl	8001770 <ILI9341_drawChar>
	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 8001a5e:	8afb      	ldrh	r3, [r7, #22]
 8001a60:	3301      	adds	r3, #1
 8001a62:	82fb      	strh	r3, [r7, #22]
 8001a64:	8afb      	ldrh	r3, [r7, #22]
 8001a66:	2b27      	cmp	r3, #39	; 0x27
 8001a68:	d805      	bhi.n	8001a76 <ILI9341_printText+0x7a>
 8001a6a:	8afb      	ldrh	r3, [r7, #22]
 8001a6c:	68fa      	ldr	r2, [r7, #12]
 8001a6e:	4413      	add	r3, r2
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1db      	bne.n	8001a2e <ILI9341_printText+0x32>
	}
}
 8001a76:	bf00      	nop
 8001a78:	371c      	adds	r7, #28
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd90      	pop	{r4, r7, pc}
	...

08001a80 <ILI9341_setRotation>:
	}
}

//13. Set screen rotation
void ILI9341_setRotation(uint8_t rotate)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	71fb      	strb	r3, [r7, #7]
	switch(rotate)
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	2b03      	cmp	r3, #3
 8001a90:	d832      	bhi.n	8001af8 <ILI9341_setRotation+0x78>
 8001a92:	a201      	add	r2, pc, #4	; (adr r2, 8001a98 <ILI9341_setRotation+0x18>)
 8001a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a98:	08001aa9 	.word	0x08001aa9
 8001a9c:	08001abd 	.word	0x08001abd
 8001aa0:	08001ad1 	.word	0x08001ad1
 8001aa4:	08001ae5 	.word	0x08001ae5
	{
		case 1:
			rotationNum = 1;
 8001aa8:	4b1a      	ldr	r3, [pc, #104]	; (8001b14 <ILI9341_setRotation+0x94>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	701a      	strb	r2, [r3, #0]
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
 8001aae:	2036      	movs	r0, #54	; 0x36
 8001ab0:	f7ff faa6 	bl	8001000 <ILI9341_SendCommand>
			ILI9341_SendData(ILI9341_MADCTL_MY | ILI9341_MADCTL_BGR);
 8001ab4:	2088      	movs	r0, #136	; 0x88
 8001ab6:	f7ff fad7 	bl	8001068 <ILI9341_SendData>
			break;
 8001aba:	e027      	b.n	8001b0c <ILI9341_setRotation+0x8c>
		case 2:
			rotationNum = 2;
 8001abc:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <ILI9341_setRotation+0x94>)
 8001abe:	2202      	movs	r2, #2
 8001ac0:	701a      	strb	r2, [r3, #0]
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
 8001ac2:	2036      	movs	r0, #54	; 0x36
 8001ac4:	f7ff fa9c 	bl	8001000 <ILI9341_SendCommand>
			ILI9341_SendData(ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
 8001ac8:	2028      	movs	r0, #40	; 0x28
 8001aca:	f7ff facd 	bl	8001068 <ILI9341_SendData>
			break;
 8001ace:	e01d      	b.n	8001b0c <ILI9341_setRotation+0x8c>
		case 3:
			rotationNum = 3;
 8001ad0:	4b10      	ldr	r3, [pc, #64]	; (8001b14 <ILI9341_setRotation+0x94>)
 8001ad2:	2203      	movs	r2, #3
 8001ad4:	701a      	strb	r2, [r3, #0]
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
 8001ad6:	2036      	movs	r0, #54	; 0x36
 8001ad8:	f7ff fa92 	bl	8001000 <ILI9341_SendCommand>
			ILI9341_SendData(ILI9341_MADCTL_MX | ILI9341_MADCTL_BGR);
 8001adc:	2048      	movs	r0, #72	; 0x48
 8001ade:	f7ff fac3 	bl	8001068 <ILI9341_SendData>
			break;
 8001ae2:	e013      	b.n	8001b0c <ILI9341_setRotation+0x8c>
		case 4:
			rotationNum = 4;
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <ILI9341_setRotation+0x94>)
 8001ae6:	2204      	movs	r2, #4
 8001ae8:	701a      	strb	r2, [r3, #0]
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
 8001aea:	2036      	movs	r0, #54	; 0x36
 8001aec:	f7ff fa88 	bl	8001000 <ILI9341_SendCommand>
			ILI9341_SendData(ILI9341_MADCTL_MX | ILI9341_MADCTL_MY | ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
 8001af0:	20e8      	movs	r0, #232	; 0xe8
 8001af2:	f7ff fab9 	bl	8001068 <ILI9341_SendData>
			break;
 8001af6:	e009      	b.n	8001b0c <ILI9341_setRotation+0x8c>
		default:
			rotationNum = 1;
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <ILI9341_setRotation+0x94>)
 8001afa:	2201      	movs	r2, #1
 8001afc:	701a      	strb	r2, [r3, #0]
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
 8001afe:	2036      	movs	r0, #54	; 0x36
 8001b00:	f7ff fa7e 	bl	8001000 <ILI9341_SendCommand>
			ILI9341_SendData(ILI9341_MADCTL_MY | ILI9341_MADCTL_BGR);
 8001b04:	2088      	movs	r0, #136	; 0x88
 8001b06:	f7ff faaf 	bl	8001068 <ILI9341_SendData>
			break;
 8001b0a:	bf00      	nop
	}
}
 8001b0c:	bf00      	nop
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20000000 	.word	0x20000000

08001b18 <ILI9341_getRotation>:
//14. Get screen rotation
uint8_t ILI9341_getRotation(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
	return rotationNum;
 8001b1c:	4b03      	ldr	r3, [pc, #12]	; (8001b2c <ILI9341_getRotation+0x14>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	20000000 	.word	0x20000000

08001b30 <TSC2046_SendCommand>:
#define _TS_CS_DISABLE		HAL_GPIO_WritePin(tsCS_GPIO, tsCS_PIN, GPIO_PIN_SET);

//Functions definitions
//1. Send TSC2046 Command and wait for a response
uint16_t TSC2046_SendCommand(uint8_t cmd)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3] = {0,0,0};
 8001b3a:	4a1e      	ldr	r2, [pc, #120]	; (8001bb4 <TSC2046_SendCommand+0x84>)
 8001b3c:	f107 0308 	add.w	r3, r7, #8
 8001b40:	6812      	ldr	r2, [r2, #0]
 8001b42:	4611      	mov	r1, r2
 8001b44:	8019      	strh	r1, [r3, #0]
 8001b46:	3302      	adds	r3, #2
 8001b48:	0c12      	lsrs	r2, r2, #16
 8001b4a:	701a      	strb	r2, [r3, #0]
	uint16_t return16=0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	81fb      	strh	r3, [r7, #14]
	
	_TS_CS_ENBALE;
 8001b50:	4b19      	ldr	r3, [pc, #100]	; (8001bb8 <TSC2046_SendCommand+0x88>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a19      	ldr	r2, [pc, #100]	; (8001bbc <TSC2046_SendCommand+0x8c>)
 8001b56:	8811      	ldrh	r1, [r2, #0]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f002 ffe2 	bl	8004b24 <HAL_GPIO_WritePin>
	spiBuf[0] = cmd;
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	723b      	strb	r3, [r7, #8]
	HAL_SPI_Transmit(&tsSPIhandle, spiBuf, 1, 10);
 8001b64:	f107 0108 	add.w	r1, r7, #8
 8001b68:	230a      	movs	r3, #10
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	4814      	ldr	r0, [pc, #80]	; (8001bc0 <TSC2046_SendCommand+0x90>)
 8001b6e:	f003 fd14 	bl	800559a <HAL_SPI_Transmit>
	//Wait for response (3 ms)
	HAL_Delay(3);
 8001b72:	2003      	movs	r0, #3
 8001b74:	f002 fc8a 	bl	800448c <HAL_Delay>
	if(HAL_SPI_Receive(&tsSPIhandle, &spiBuf[1], 2, 10) == HAL_OK) return16 = (spiBuf[1]<<4) + (spiBuf[2]>>4);
 8001b78:	f107 0308 	add.w	r3, r7, #8
 8001b7c:	1c59      	adds	r1, r3, #1
 8001b7e:	230a      	movs	r3, #10
 8001b80:	2202      	movs	r2, #2
 8001b82:	480f      	ldr	r0, [pc, #60]	; (8001bc0 <TSC2046_SendCommand+0x90>)
 8001b84:	f003 fe45 	bl	8005812 <HAL_SPI_Receive>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10a      	bne.n	8001ba4 <TSC2046_SendCommand+0x74>
 8001b8e:	7a7b      	ldrb	r3, [r7, #9]
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	011b      	lsls	r3, r3, #4
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	7abb      	ldrb	r3, [r7, #10]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	4413      	add	r3, r2
 8001ba0:	81fb      	strh	r3, [r7, #14]
 8001ba2:	e001      	b.n	8001ba8 <TSC2046_SendCommand+0x78>
	else return16 = 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	81fb      	strh	r3, [r7, #14]
	
	
	return return16;
 8001ba8:	89fb      	ldrh	r3, [r7, #14]
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	0800c758 	.word	0x0800c758
 8001bb8:	20000328 	.word	0x20000328
 8001bbc:	2000032c 	.word	0x2000032c
 8001bc0:	200002d0 	.word	0x200002d0
 8001bc4:	00000000 	.word	0x00000000

08001bc8 <TSC2046_Calibrate>:
//2. Calibrate resistive touch panel
void TSC2046_Calibrate(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
	uint16_t watchVar1=0;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	80bb      	strh	r3, [r7, #4]
	TS_TOUCH_RAW_Def myRawTouchDef;
	//Get Top-Left corner calibration coordinate
	TSC2046_TL_point();
 8001bd2:	f000 f9f7 	bl	8001fc4 <TSC2046_TL_point>
	myTS_Calibrate.TL_X = 0;
 8001bd6:	4b8c      	ldr	r3, [pc, #560]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	801a      	strh	r2, [r3, #0]
	myTS_Calibrate.TL_Y = 0;
 8001bdc:	4b8a      	ldr	r3, [pc, #552]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	805a      	strh	r2, [r3, #2]
	myTS_Calibrate.BR_X = 0;
 8001be2:	4b89      	ldr	r3, [pc, #548]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	809a      	strh	r2, [r3, #4]
	myTS_Calibrate.BR_Y = 0;
 8001be8:	4b87      	ldr	r3, [pc, #540]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	80da      	strh	r2, [r3, #6]
	
	while(1)
	{
		watchVar1 = TSC2046_getRaw_Z();
 8001bee:	f000 f9d9 	bl	8001fa4 <TSC2046_getRaw_Z>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	80bb      	strh	r3, [r7, #4]
		if(watchVar1>50)
 8001bf6:	88bb      	ldrh	r3, [r7, #4]
 8001bf8:	2b32      	cmp	r3, #50	; 0x32
 8001bfa:	d91b      	bls.n	8001c34 <TSC2046_Calibrate+0x6c>
		{
			for(uint8_t i=0; i<10; i++)
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	71fb      	strb	r3, [r7, #7]
 8001c00:	e014      	b.n	8001c2c <TSC2046_Calibrate+0x64>
			{
				myRawTouchDef = TSC2046_GetRawTouch();
 8001c02:	f000 f905 	bl	8001e10 <TSC2046_GetRawTouch>
 8001c06:	4603      	mov	r3, r0
 8001c08:	603b      	str	r3, [r7, #0]
				myTS_Calibrate.TL_X += myRawTouchDef.x_touch;
 8001c0a:	4b7f      	ldr	r3, [pc, #508]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001c0c:	881a      	ldrh	r2, [r3, #0]
 8001c0e:	883b      	ldrh	r3, [r7, #0]
 8001c10:	4413      	add	r3, r2
 8001c12:	b29a      	uxth	r2, r3
 8001c14:	4b7c      	ldr	r3, [pc, #496]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001c16:	801a      	strh	r2, [r3, #0]
				myTS_Calibrate.TL_Y += myRawTouchDef.y_touch;
 8001c18:	4b7b      	ldr	r3, [pc, #492]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001c1a:	885a      	ldrh	r2, [r3, #2]
 8001c1c:	887b      	ldrh	r3, [r7, #2]
 8001c1e:	4413      	add	r3, r2
 8001c20:	b29a      	uxth	r2, r3
 8001c22:	4b79      	ldr	r3, [pc, #484]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001c24:	805a      	strh	r2, [r3, #2]
			for(uint8_t i=0; i<10; i++)
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	71fb      	strb	r3, [r7, #7]
 8001c2c:	79fb      	ldrb	r3, [r7, #7]
 8001c2e:	2b09      	cmp	r3, #9
 8001c30:	d9e7      	bls.n	8001c02 <TSC2046_Calibrate+0x3a>
			}
			
			break;
 8001c32:	e003      	b.n	8001c3c <TSC2046_Calibrate+0x74>
		}
		HAL_Delay(10);
 8001c34:	200a      	movs	r0, #10
 8001c36:	f002 fc29 	bl	800448c <HAL_Delay>
		watchVar1 = TSC2046_getRaw_Z();
 8001c3a:	e7d8      	b.n	8001bee <TSC2046_Calibrate+0x26>
	}
	HAL_Delay(1000);
 8001c3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c40:	f002 fc24 	bl	800448c <HAL_Delay>
	//Get Bottom-Right corner calibration coordinate
	TSC2046_BR_point();
 8001c44:	f000 f9da 	bl	8001ffc <TSC2046_BR_point>
	while(1)
	{
		watchVar1 = TSC2046_getRaw_Z();
 8001c48:	f000 f9ac 	bl	8001fa4 <TSC2046_getRaw_Z>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	80bb      	strh	r3, [r7, #4]
		if(watchVar1>50)
 8001c50:	88bb      	ldrh	r3, [r7, #4]
 8001c52:	2b32      	cmp	r3, #50	; 0x32
 8001c54:	d91b      	bls.n	8001c8e <TSC2046_Calibrate+0xc6>
		{
			for(uint8_t i=0; i<10; i++)
 8001c56:	2300      	movs	r3, #0
 8001c58:	71bb      	strb	r3, [r7, #6]
 8001c5a:	e014      	b.n	8001c86 <TSC2046_Calibrate+0xbe>
			{
				myRawTouchDef = TSC2046_GetRawTouch();
 8001c5c:	f000 f8d8 	bl	8001e10 <TSC2046_GetRawTouch>
 8001c60:	4603      	mov	r3, r0
 8001c62:	603b      	str	r3, [r7, #0]
				myTS_Calibrate.BR_X += myRawTouchDef.x_touch;
 8001c64:	4b68      	ldr	r3, [pc, #416]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001c66:	889a      	ldrh	r2, [r3, #4]
 8001c68:	883b      	ldrh	r3, [r7, #0]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	b29a      	uxth	r2, r3
 8001c6e:	4b66      	ldr	r3, [pc, #408]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001c70:	809a      	strh	r2, [r3, #4]
				myTS_Calibrate.BR_Y += myRawTouchDef.y_touch;
 8001c72:	4b65      	ldr	r3, [pc, #404]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001c74:	88da      	ldrh	r2, [r3, #6]
 8001c76:	887b      	ldrh	r3, [r7, #2]
 8001c78:	4413      	add	r3, r2
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	4b62      	ldr	r3, [pc, #392]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001c7e:	80da      	strh	r2, [r3, #6]
			for(uint8_t i=0; i<10; i++)
 8001c80:	79bb      	ldrb	r3, [r7, #6]
 8001c82:	3301      	adds	r3, #1
 8001c84:	71bb      	strb	r3, [r7, #6]
 8001c86:	79bb      	ldrb	r3, [r7, #6]
 8001c88:	2b09      	cmp	r3, #9
 8001c8a:	d9e7      	bls.n	8001c5c <TSC2046_Calibrate+0x94>
			}
			break;
 8001c8c:	e003      	b.n	8001c96 <TSC2046_Calibrate+0xce>
		}
		HAL_Delay(10);
 8001c8e:	200a      	movs	r0, #10
 8001c90:	f002 fbfc 	bl	800448c <HAL_Delay>
		watchVar1 = TSC2046_getRaw_Z();
 8001c94:	e7d8      	b.n	8001c48 <TSC2046_Calibrate+0x80>
	}
	
	myTS_Calibrate.TL_X *=0.1;
 8001c96:	4b5c      	ldr	r3, [pc, #368]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001c98:	881b      	ldrh	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7fe fc4a 	bl	8000534 <__aeabi_i2d>
 8001ca0:	a357      	add	r3, pc, #348	; (adr r3, 8001e00 <TSC2046_Calibrate+0x238>)
 8001ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca6:	f7fe fcaf 	bl	8000608 <__aeabi_dmul>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4610      	mov	r0, r2
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f7fe ff81 	bl	8000bb8 <__aeabi_d2uiz>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	4b53      	ldr	r3, [pc, #332]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001cbc:	801a      	strh	r2, [r3, #0]
	myTS_Calibrate.TL_Y *=0.1;
 8001cbe:	4b52      	ldr	r3, [pc, #328]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001cc0:	885b      	ldrh	r3, [r3, #2]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7fe fc36 	bl	8000534 <__aeabi_i2d>
 8001cc8:	a34d      	add	r3, pc, #308	; (adr r3, 8001e00 <TSC2046_Calibrate+0x238>)
 8001cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cce:	f7fe fc9b 	bl	8000608 <__aeabi_dmul>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	4610      	mov	r0, r2
 8001cd8:	4619      	mov	r1, r3
 8001cda:	f7fe ff6d 	bl	8000bb8 <__aeabi_d2uiz>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	4b49      	ldr	r3, [pc, #292]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001ce4:	805a      	strh	r2, [r3, #2]
	
	myTS_Calibrate.BR_X *=0.1;
 8001ce6:	4b48      	ldr	r3, [pc, #288]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001ce8:	889b      	ldrh	r3, [r3, #4]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe fc22 	bl	8000534 <__aeabi_i2d>
 8001cf0:	a343      	add	r3, pc, #268	; (adr r3, 8001e00 <TSC2046_Calibrate+0x238>)
 8001cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf6:	f7fe fc87 	bl	8000608 <__aeabi_dmul>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	4610      	mov	r0, r2
 8001d00:	4619      	mov	r1, r3
 8001d02:	f7fe ff59 	bl	8000bb8 <__aeabi_d2uiz>
 8001d06:	4603      	mov	r3, r0
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	4b3f      	ldr	r3, [pc, #252]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001d0c:	809a      	strh	r2, [r3, #4]
	myTS_Calibrate.BR_Y *=0.1;
 8001d0e:	4b3e      	ldr	r3, [pc, #248]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001d10:	88db      	ldrh	r3, [r3, #6]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe fc0e 	bl	8000534 <__aeabi_i2d>
 8001d18:	a339      	add	r3, pc, #228	; (adr r3, 8001e00 <TSC2046_Calibrate+0x238>)
 8001d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1e:	f7fe fc73 	bl	8000608 <__aeabi_dmul>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	4610      	mov	r0, r2
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f7fe ff45 	bl	8000bb8 <__aeabi_d2uiz>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	4b35      	ldr	r3, [pc, #212]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001d34:	80da      	strh	r2, [r3, #6]
	
	//1. Calculate X_Diff, Y_Diff
	myTS_Calibrate.Scale_X = (myTS_Calibrate.Width + 0.0f)/(myTS_Calibrate.BR_X - myTS_Calibrate.TL_X + 0.0f);
 8001d36:	4b34      	ldr	r3, [pc, #208]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001d38:	8b1b      	ldrh	r3, [r3, #24]
 8001d3a:	ee07 3a90 	vmov	s15, r3
 8001d3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d42:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001e0c <TSC2046_Calibrate+0x244>
 8001d46:	ee77 6a87 	vadd.f32	s13, s15, s14
 8001d4a:	4b2f      	ldr	r3, [pc, #188]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001d4c:	889b      	ldrh	r3, [r3, #4]
 8001d4e:	461a      	mov	r2, r3
 8001d50:	4b2d      	ldr	r3, [pc, #180]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001d52:	881b      	ldrh	r3, [r3, #0]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	ee07 3a90 	vmov	s15, r3
 8001d5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d5e:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001e0c <TSC2046_Calibrate+0x244>
 8001d62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001d66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d6a:	4b27      	ldr	r3, [pc, #156]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001d6c:	edc3 7a02 	vstr	s15, [r3, #8]
	myTS_Calibrate.Scale_Y = (myTS_Calibrate.Height + 0.0f)/(myTS_Calibrate.BR_Y - myTS_Calibrate.TL_Y + 0.0f);
 8001d70:	4b25      	ldr	r3, [pc, #148]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001d72:	8b5b      	ldrh	r3, [r3, #26]
 8001d74:	ee07 3a90 	vmov	s15, r3
 8001d78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d7c:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001e0c <TSC2046_Calibrate+0x244>
 8001d80:	ee77 6a87 	vadd.f32	s13, s15, s14
 8001d84:	4b20      	ldr	r3, [pc, #128]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001d86:	88db      	ldrh	r3, [r3, #6]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	4b1f      	ldr	r3, [pc, #124]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001d8c:	885b      	ldrh	r3, [r3, #2]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	ee07 3a90 	vmov	s15, r3
 8001d94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d98:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001e0c <TSC2046_Calibrate+0x244>
 8001d9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001da0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001da4:	4b18      	ldr	r3, [pc, #96]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001da6:	edc3 7a03 	vstr	s15, [r3, #12]
	//2. Calculate Scalling ()
	myTS_Calibrate.Bias_X = 10 - myTS_Calibrate.Scale_X*myTS_Calibrate.TL_X;
 8001daa:	4b17      	ldr	r3, [pc, #92]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001dac:	ed93 7a02 	vldr	s14, [r3, #8]
 8001db0:	4b15      	ldr	r3, [pc, #84]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001db2:	881b      	ldrh	r3, [r3, #0]
 8001db4:	ee07 3a90 	vmov	s15, r3
 8001db8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dc0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001dc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dc8:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001dca:	edc3 7a04 	vstr	s15, [r3, #16]
	myTS_Calibrate.Bias_Y = 10 - myTS_Calibrate.Scale_Y*myTS_Calibrate.TL_Y;
 8001dce:	4b0e      	ldr	r3, [pc, #56]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001dd0:	ed93 7a03 	vldr	s14, [r3, #12]
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001dd6:	885b      	ldrh	r3, [r3, #2]
 8001dd8:	ee07 3a90 	vmov	s15, r3
 8001ddc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001de4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001de8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dec:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <TSC2046_Calibrate+0x240>)
 8001dee:	edc3 7a05 	vstr	s15, [r3, #20]
	
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	f3af 8000 	nop.w
 8001e00:	9999999a 	.word	0x9999999a
 8001e04:	3fb99999 	.word	0x3fb99999
 8001e08:	20000330 	.word	0x20000330
 8001e0c:	00000000 	.word	0x00000000

08001e10 <TSC2046_GetRawTouch>:
//3. Poll for touch status
TS_TOUCH_RAW_Def TSC2046_GetRawTouch(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
	
	//Assign raw touch based on orientation
	switch (ScreenOrientation)
 8001e16:	4b3d      	ldr	r3, [pc, #244]	; (8001f0c <TSC2046_GetRawTouch+0xfc>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	2b03      	cmp	r3, #3
 8001e1e:	d867      	bhi.n	8001ef0 <TSC2046_GetRawTouch+0xe0>
 8001e20:	a201      	add	r2, pc, #4	; (adr r2, 8001e28 <TSC2046_GetRawTouch+0x18>)
 8001e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e26:	bf00      	nop
 8001e28:	08001e39 	.word	0x08001e39
 8001e2c:	08001e67 	.word	0x08001e67
 8001e30:	08001e9b 	.word	0x08001e9b
 8001e34:	08001ec9 	.word	0x08001ec9
	{
		case 1:
			localRawTouch.x_touch = 4095 - TSC2046_getRaw_X();
 8001e38:	f000 f894 	bl	8001f64 <TSC2046_getRaw_X>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 8001e42:	330f      	adds	r3, #15
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	4b32      	ldr	r3, [pc, #200]	; (8001f10 <TSC2046_GetRawTouch+0x100>)
 8001e48:	801a      	strh	r2, [r3, #0]
			localRawTouch.y_touch = TSC2046_getRaw_Y();
 8001e4a:	f000 f89b 	bl	8001f84 <TSC2046_getRaw_Y>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	461a      	mov	r2, r3
 8001e52:	4b2f      	ldr	r3, [pc, #188]	; (8001f10 <TSC2046_GetRawTouch+0x100>)
 8001e54:	805a      	strh	r2, [r3, #2]
			myTS_Calibrate.Width = 230;
 8001e56:	4b2f      	ldr	r3, [pc, #188]	; (8001f14 <TSC2046_GetRawTouch+0x104>)
 8001e58:	22e6      	movs	r2, #230	; 0xe6
 8001e5a:	831a      	strh	r2, [r3, #24]
			myTS_Calibrate.Height = 320;
 8001e5c:	4b2d      	ldr	r3, [pc, #180]	; (8001f14 <TSC2046_GetRawTouch+0x104>)
 8001e5e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001e62:	835a      	strh	r2, [r3, #26]
			break;
 8001e64:	e044      	b.n	8001ef0 <TSC2046_GetRawTouch+0xe0>
		
		case 2:
			localRawTouch.x_touch = 4095 - TSC2046_getRaw_Y();
 8001e66:	f000 f88d 	bl	8001f84 <TSC2046_getRaw_Y>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 8001e70:	330f      	adds	r3, #15
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	4b26      	ldr	r3, [pc, #152]	; (8001f10 <TSC2046_GetRawTouch+0x100>)
 8001e76:	801a      	strh	r2, [r3, #0]
			localRawTouch.y_touch = 4095 - TSC2046_getRaw_X();
 8001e78:	f000 f874 	bl	8001f64 <TSC2046_getRaw_X>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 8001e82:	330f      	adds	r3, #15
 8001e84:	b29a      	uxth	r2, r3
 8001e86:	4b22      	ldr	r3, [pc, #136]	; (8001f10 <TSC2046_GetRawTouch+0x100>)
 8001e88:	805a      	strh	r2, [r3, #2]
			myTS_Calibrate.Width = 320;
 8001e8a:	4b22      	ldr	r3, [pc, #136]	; (8001f14 <TSC2046_GetRawTouch+0x104>)
 8001e8c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001e90:	831a      	strh	r2, [r3, #24]
			myTS_Calibrate.Height = 240;
 8001e92:	4b20      	ldr	r3, [pc, #128]	; (8001f14 <TSC2046_GetRawTouch+0x104>)
 8001e94:	22f0      	movs	r2, #240	; 0xf0
 8001e96:	835a      	strh	r2, [r3, #26]
			break;
 8001e98:	e02a      	b.n	8001ef0 <TSC2046_GetRawTouch+0xe0>
		
		case 3:
			localRawTouch.x_touch = TSC2046_getRaw_X();
 8001e9a:	f000 f863 	bl	8001f64 <TSC2046_getRaw_X>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4b1b      	ldr	r3, [pc, #108]	; (8001f10 <TSC2046_GetRawTouch+0x100>)
 8001ea4:	801a      	strh	r2, [r3, #0]
			localRawTouch.y_touch = 4095 - TSC2046_getRaw_Y();
 8001ea6:	f000 f86d 	bl	8001f84 <TSC2046_getRaw_Y>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 8001eb0:	330f      	adds	r3, #15
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <TSC2046_GetRawTouch+0x100>)
 8001eb6:	805a      	strh	r2, [r3, #2]
			myTS_Calibrate.Width = 230;
 8001eb8:	4b16      	ldr	r3, [pc, #88]	; (8001f14 <TSC2046_GetRawTouch+0x104>)
 8001eba:	22e6      	movs	r2, #230	; 0xe6
 8001ebc:	831a      	strh	r2, [r3, #24]
			myTS_Calibrate.Height = 320;
 8001ebe:	4b15      	ldr	r3, [pc, #84]	; (8001f14 <TSC2046_GetRawTouch+0x104>)
 8001ec0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001ec4:	835a      	strh	r2, [r3, #26]
			break;
 8001ec6:	e013      	b.n	8001ef0 <TSC2046_GetRawTouch+0xe0>
		
		case 4:
			localRawTouch.x_touch = TSC2046_getRaw_Y();
 8001ec8:	f000 f85c 	bl	8001f84 <TSC2046_getRaw_Y>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	461a      	mov	r2, r3
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <TSC2046_GetRawTouch+0x100>)
 8001ed2:	801a      	strh	r2, [r3, #0]
			localRawTouch.y_touch = TSC2046_getRaw_X();
 8001ed4:	f000 f846 	bl	8001f64 <TSC2046_getRaw_X>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	461a      	mov	r2, r3
 8001edc:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <TSC2046_GetRawTouch+0x100>)
 8001ede:	805a      	strh	r2, [r3, #2]
			myTS_Calibrate.Width = 320;
 8001ee0:	4b0c      	ldr	r3, [pc, #48]	; (8001f14 <TSC2046_GetRawTouch+0x104>)
 8001ee2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001ee6:	831a      	strh	r2, [r3, #24]
			myTS_Calibrate.Height = 240;
 8001ee8:	4b0a      	ldr	r3, [pc, #40]	; (8001f14 <TSC2046_GetRawTouch+0x104>)
 8001eea:	22f0      	movs	r2, #240	; 0xf0
 8001eec:	835a      	strh	r2, [r3, #26]
			break;
 8001eee:	bf00      	nop
	}
	
	return localRawTouch;
 8001ef0:	4b07      	ldr	r3, [pc, #28]	; (8001f10 <TSC2046_GetRawTouch+0x100>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	607b      	str	r3, [r7, #4]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	88ba      	ldrh	r2, [r7, #4]
 8001efa:	f362 030f 	bfi	r3, r2, #0, #16
 8001efe:	88fa      	ldrh	r2, [r7, #6]
 8001f00:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	2000032e 	.word	0x2000032e
 8001f10:	2000034c 	.word	0x2000034c
 8001f14:	20000330 	.word	0x20000330

08001f18 <TSC2046_Begin>:

//4. Begin function
bool  TSC2046_Begin(SPI_HandleTypeDef *touchSPI, GPIO_TypeDef *csPort, uint16_t csPin)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	4613      	mov	r3, r2
 8001f24:	80fb      	strh	r3, [r7, #6]
	//Touch Screen SPI
	memcpy(&tsSPIhandle, touchSPI, sizeof(*touchSPI));
 8001f26:	2258      	movs	r2, #88	; 0x58
 8001f28:	68f9      	ldr	r1, [r7, #12]
 8001f2a:	480a      	ldr	r0, [pc, #40]	; (8001f54 <TSC2046_Begin+0x3c>)
 8001f2c:	f007 fe6b 	bl	8009c06 <memcpy>
	//Chip-Select Port and Pin
	tsCS_GPIO = csPort;
 8001f30:	4a09      	ldr	r2, [pc, #36]	; (8001f58 <TSC2046_Begin+0x40>)
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	6013      	str	r3, [r2, #0]
	tsCS_PIN = csPin;
 8001f36:	4a09      	ldr	r2, [pc, #36]	; (8001f5c <TSC2046_Begin+0x44>)
 8001f38:	88fb      	ldrh	r3, [r7, #6]
 8001f3a:	8013      	strh	r3, [r2, #0]
	//Get screen orientation
	ScreenOrientation = TSC2046_getOrientation();
 8001f3c:	f000 f88c 	bl	8002058 <TSC2046_getOrientation>
 8001f40:	4603      	mov	r3, r0
 8001f42:	461a      	mov	r2, r3
 8001f44:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <TSC2046_Begin+0x48>)
 8001f46:	701a      	strb	r2, [r3, #0]
}
 8001f48:	bf00      	nop
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200002d0 	.word	0x200002d0
 8001f58:	20000328 	.word	0x20000328
 8001f5c:	2000032c 	.word	0x2000032c
 8001f60:	2000032e 	.word	0x2000032e

08001f64 <TSC2046_getRaw_X>:

//5. Get raw touch data
//i. get x-axis raw touch 12-bit value
uint16_t TSC2046_getRaw_X(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
	return TSC2046_SendCommand(CMD_X_AXIS | CMD_Default);
 8001f68:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <TSC2046_getRaw_X+0x1c>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	f063 032f 	orn	r3, r3, #47	; 0x2f
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fddc 	bl	8001b30 <TSC2046_SendCommand>
 8001f78:	4603      	mov	r3, r0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000001 	.word	0x20000001

08001f84 <TSC2046_getRaw_Y>:
//ii. get y-axis raw touch 12-bit value
uint16_t TSC2046_getRaw_Y(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
	return TSC2046_SendCommand(CMD_Y_AXIS | CMD_Default);
 8001f88:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <TSC2046_getRaw_Y+0x1c>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	f063 036f 	orn	r3, r3, #111	; 0x6f
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff fdcc 	bl	8001b30 <TSC2046_SendCommand>
 8001f98:	4603      	mov	r3, r0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	20000001 	.word	0x20000001

08001fa4 <TSC2046_getRaw_Z>:
//iii. get z-axis raw touch 12-bit value
uint16_t TSC2046_getRaw_Z(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
	return TSC2046_SendCommand(CMD_Z_AXIS | CMD_Default);
 8001fa8:	4b05      	ldr	r3, [pc, #20]	; (8001fc0 <TSC2046_getRaw_Z+0x1c>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff fdbc 	bl	8001b30 <TSC2046_SendCommand>
 8001fb8:	4603      	mov	r3, r0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000001 	.word	0x20000001

08001fc4 <TSC2046_TL_point>:

//6. Print calibration points
//i. Top-Left corner point
void TSC2046_TL_point(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af02      	add	r7, sp, #8
	ILI9341_fillCircle(10, 10, 3, COLOR_RED);
 8001fca:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001fce:	2203      	movs	r2, #3
 8001fd0:	210a      	movs	r1, #10
 8001fd2:	200a      	movs	r0, #10
 8001fd4:	f7ff fad9 	bl	800158a <ILI9341_fillCircle>
	ILI9341_printText("Press here", 20, 30, COLOR_RED, COLOR_RED, 1);
 8001fd8:	2301      	movs	r3, #1
 8001fda:	9301      	str	r3, [sp, #4]
 8001fdc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001fe0:	9300      	str	r3, [sp, #0]
 8001fe2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001fe6:	221e      	movs	r2, #30
 8001fe8:	2114      	movs	r1, #20
 8001fea:	4803      	ldr	r0, [pc, #12]	; (8001ff8 <TSC2046_TL_point+0x34>)
 8001fec:	f7ff fd06 	bl	80019fc <ILI9341_printText>
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	0800c75c 	.word	0x0800c75c

08001ffc <TSC2046_BR_point>:
//ii. Bottom-Right corner point
void TSC2046_BR_point(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af02      	add	r7, sp, #8
	ILI9341_fillCircle(myTS_Calibrate.Width-10, myTS_Calibrate.Height-10, 3, COLOR_RED);
 8002002:	4b13      	ldr	r3, [pc, #76]	; (8002050 <TSC2046_BR_point+0x54>)
 8002004:	8b1b      	ldrh	r3, [r3, #24]
 8002006:	3b0a      	subs	r3, #10
 8002008:	b29b      	uxth	r3, r3
 800200a:	b218      	sxth	r0, r3
 800200c:	4b10      	ldr	r3, [pc, #64]	; (8002050 <TSC2046_BR_point+0x54>)
 800200e:	8b5b      	ldrh	r3, [r3, #26]
 8002010:	3b0a      	subs	r3, #10
 8002012:	b29b      	uxth	r3, r3
 8002014:	b219      	sxth	r1, r3
 8002016:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800201a:	2203      	movs	r2, #3
 800201c:	f7ff fab5 	bl	800158a <ILI9341_fillCircle>
	ILI9341_printText("Press here", myTS_Calibrate.Width-80, myTS_Calibrate.Height-40, COLOR_RED, COLOR_RED, 1);
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <TSC2046_BR_point+0x54>)
 8002022:	8b1b      	ldrh	r3, [r3, #24]
 8002024:	3b50      	subs	r3, #80	; 0x50
 8002026:	b29b      	uxth	r3, r3
 8002028:	b219      	sxth	r1, r3
 800202a:	4b09      	ldr	r3, [pc, #36]	; (8002050 <TSC2046_BR_point+0x54>)
 800202c:	8b5b      	ldrh	r3, [r3, #26]
 800202e:	3b28      	subs	r3, #40	; 0x28
 8002030:	b29b      	uxth	r3, r3
 8002032:	b21a      	sxth	r2, r3
 8002034:	2301      	movs	r3, #1
 8002036:	9301      	str	r3, [sp, #4]
 8002038:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800203c:	9300      	str	r3, [sp, #0]
 800203e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002042:	4804      	ldr	r0, [pc, #16]	; (8002054 <TSC2046_BR_point+0x58>)
 8002044:	f7ff fcda 	bl	80019fc <ILI9341_printText>
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000330 	.word	0x20000330
 8002054:	0800c75c 	.word	0x0800c75c

08002058 <TSC2046_getOrientation>:

//7. Get orientation (from LCD driver)
uint8_t TSC2046_getOrientation(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
	return ILI9341_getRotation();
 800205c:	f7ff fd5c 	bl	8001b18 <ILI9341_getRotation>
 8002060:	4603      	mov	r3, r0
}
 8002062:	4618      	mov	r0, r3
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <HMI_init>:
#include "HMI/TSC2046.h"



void HMI_init(float Soll)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b08a      	sub	sp, #40	; 0x28
 800206c:	af02      	add	r7, sp, #8
 800206e:	ed87 0a01 	vstr	s0, [r7, #4]

	TSC2046_Calibrate();
 8002072:	f7ff fda9 	bl	8001bc8 <TSC2046_Calibrate>
	ILI9341_Fill(COLOR_WHITE);
 8002076:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800207a:	f7ff f955 	bl	8001328 <ILI9341_Fill>

	ILI9341_Fill_Rect(5, 10, 315, 50, COLOR_ORANGE);
 800207e:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8002082:	9300      	str	r3, [sp, #0]
 8002084:	2332      	movs	r3, #50	; 0x32
 8002086:	f240 123b 	movw	r2, #315	; 0x13b
 800208a:	210a      	movs	r1, #10
 800208c:	2005      	movs	r0, #5
 800208e:	f7ff f98f 	bl	80013b0 <ILI9341_Fill_Rect>
	ILI9341_printText("Durchmesser: 1.75mm", 50, 25, COLOR_WHITE, COLOR_ORANGE, 2);
 8002092:	2302      	movs	r3, #2
 8002094:	9301      	str	r3, [sp, #4]
 8002096:	f64f 5320 	movw	r3, #64800	; 0xfd20
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020a0:	2219      	movs	r2, #25
 80020a2:	2132      	movs	r1, #50	; 0x32
 80020a4:	4836      	ldr	r0, [pc, #216]	; (8002180 <HMI_init+0x118>)
 80020a6:	f7ff fca9 	bl	80019fc <ILI9341_printText>

	char buf[20];
	sprintf(buf, "Soll: %.2f mm", Soll);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7fe fa54 	bl	8000558 <__aeabi_f2d>
 80020b0:	4602      	mov	r2, r0
 80020b2:	460b      	mov	r3, r1
 80020b4:	f107 000c 	add.w	r0, r7, #12
 80020b8:	4932      	ldr	r1, [pc, #200]	; (8002184 <HMI_init+0x11c>)
 80020ba:	f006 fd5b 	bl	8008b74 <siprintf>

	ILI9341_Fill_Rect(5, 60, 315, 100, COLOR_BLUE);
 80020be:	231f      	movs	r3, #31
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	2364      	movs	r3, #100	; 0x64
 80020c4:	f240 123b 	movw	r2, #315	; 0x13b
 80020c8:	213c      	movs	r1, #60	; 0x3c
 80020ca:	2005      	movs	r0, #5
 80020cc:	f7ff f970 	bl	80013b0 <ILI9341_Fill_Rect>
	ILI9341_printText(buf, 50, 70, COLOR_WHITE, COLOR_BLUE, 2);
 80020d0:	f107 000c 	add.w	r0, r7, #12
 80020d4:	2302      	movs	r3, #2
 80020d6:	9301      	str	r3, [sp, #4]
 80020d8:	231f      	movs	r3, #31
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020e0:	2246      	movs	r2, #70	; 0x46
 80020e2:	2132      	movs	r1, #50	; 0x32
 80020e4:	f7ff fc8a 	bl	80019fc <ILI9341_printText>

	ILI9341_Fill_Rect(30, 110, 70, 150, COLOR_BLUE);
 80020e8:	231f      	movs	r3, #31
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	2396      	movs	r3, #150	; 0x96
 80020ee:	2246      	movs	r2, #70	; 0x46
 80020f0:	216e      	movs	r1, #110	; 0x6e
 80020f2:	201e      	movs	r0, #30
 80020f4:	f7ff f95c 	bl	80013b0 <ILI9341_Fill_Rect>
	ILI9341_printText("UP", 45,  130, COLOR_WHITE, COLOR_BLUE, 1);
 80020f8:	2301      	movs	r3, #1
 80020fa:	9301      	str	r3, [sp, #4]
 80020fc:	231f      	movs	r3, #31
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002104:	2282      	movs	r2, #130	; 0x82
 8002106:	212d      	movs	r1, #45	; 0x2d
 8002108:	481f      	ldr	r0, [pc, #124]	; (8002188 <HMI_init+0x120>)
 800210a:	f7ff fc77 	bl	80019fc <ILI9341_printText>

	ILI9341_Fill_Rect(80, 110, 120, 150, COLOR_BLUE);
 800210e:	231f      	movs	r3, #31
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	2396      	movs	r3, #150	; 0x96
 8002114:	2278      	movs	r2, #120	; 0x78
 8002116:	216e      	movs	r1, #110	; 0x6e
 8002118:	2050      	movs	r0, #80	; 0x50
 800211a:	f7ff f949 	bl	80013b0 <ILI9341_Fill_Rect>
	ILI9341_printText("DOWN", 90,  130, COLOR_WHITE, COLOR_BLUE, 1);
 800211e:	2301      	movs	r3, #1
 8002120:	9301      	str	r3, [sp, #4]
 8002122:	231f      	movs	r3, #31
 8002124:	9300      	str	r3, [sp, #0]
 8002126:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800212a:	2282      	movs	r2, #130	; 0x82
 800212c:	215a      	movs	r1, #90	; 0x5a
 800212e:	4817      	ldr	r0, [pc, #92]	; (800218c <HMI_init+0x124>)
 8002130:	f7ff fc64 	bl	80019fc <ILI9341_printText>

	ILI9341_Fill_Rect(180, 140, 300, 180, COLOR_RED);
 8002134:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	23b4      	movs	r3, #180	; 0xb4
 800213c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002140:	218c      	movs	r1, #140	; 0x8c
 8002142:	20b4      	movs	r0, #180	; 0xb4
 8002144:	f7ff f934 	bl	80013b0 <ILI9341_Fill_Rect>
	ILI9341_printText("AUS", 230,  155, COLOR_WHITE, COLOR_RED, 2);
 8002148:	2302      	movs	r3, #2
 800214a:	9301      	str	r3, [sp, #4]
 800214c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002156:	229b      	movs	r2, #155	; 0x9b
 8002158:	21e6      	movs	r1, #230	; 0xe6
 800215a:	480d      	ldr	r0, [pc, #52]	; (8002190 <HMI_init+0x128>)
 800215c:	f7ff fc4e 	bl	80019fc <ILI9341_printText>

	ILI9341_printText("REGELUNG", 195,  120, COLOR_BLACK, COLOR_WHITE, 2);
 8002160:	2302      	movs	r3, #2
 8002162:	9301      	str	r3, [sp, #4]
 8002164:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	2300      	movs	r3, #0
 800216c:	2278      	movs	r2, #120	; 0x78
 800216e:	21c3      	movs	r1, #195	; 0xc3
 8002170:	4808      	ldr	r0, [pc, #32]	; (8002194 <HMI_init+0x12c>)
 8002172:	f7ff fc43 	bl	80019fc <ILI9341_printText>
}
 8002176:	bf00      	nop
 8002178:	3720      	adds	r7, #32
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	0800c768 	.word	0x0800c768
 8002184:	0800c77c 	.word	0x0800c77c
 8002188:	0800c78c 	.word	0x0800c78c
 800218c:	0800c790 	.word	0x0800c790
 8002190:	0800c798 	.word	0x0800c798
 8002194:	0800c79c 	.word	0x0800c79c

08002198 <createPcReceiveHandler>:
PcReceiveHandler createPcReceiveHandler(StateMachine*  stateMachine,
										PIDController* controller,
		   								Motor* motor,
		   								PcSendHandler* sender,
		   								UART_HandleTypeDef* uart3)
{
 8002198:	b5b0      	push	{r4, r5, r7, lr}
 800219a:	b08a      	sub	sp, #40	; 0x28
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
 80021a4:	603b      	str	r3, [r7, #0]
    PcReceiveHandler handler;
    handler.stateMachine	= stateMachine;
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	613b      	str	r3, [r7, #16]
    handler.pidController 	= controller;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	617b      	str	r3, [r7, #20]
    handler.motor 			= motor;
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	61bb      	str	r3, [r7, #24]
    handler.sender 			= sender;
 80021b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021b4:	61fb      	str	r3, [r7, #28]
    handler.uart3 			= uart3;
 80021b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021b8:	623b      	str	r3, [r7, #32]

    // Zuweisung der globalen Variable
    gPcHandler = handler;
 80021ba:	4b0e      	ldr	r3, [pc, #56]	; (80021f4 <createPcReceiveHandler+0x5c>)
 80021bc:	461d      	mov	r5, r3
 80021be:	f107 0410 	add.w	r4, r7, #16
 80021c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021ca:	e885 0003 	stmia.w	r5, {r0, r1}

    handler.uartProcessor = createUartProcessor(pc_interface_dictionary);
 80021ce:	480a      	ldr	r0, [pc, #40]	; (80021f8 <createPcReceiveHandler+0x60>)
 80021d0:	f000 fe74 	bl	8002ebc <createUartProcessor>
 80021d4:	6278      	str	r0, [r7, #36]	; 0x24
    return handler;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	461d      	mov	r5, r3
 80021da:	f107 0410 	add.w	r4, r7, #16
 80021de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021e6:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	3728      	adds	r7, #40	; 0x28
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bdb0      	pop	{r4, r5, r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000350 	.word	0x20000350
 80021f8:	20000004 	.word	0x20000004

080021fc <handleSetSpeed>:

// Handle-Methods
void handleSetSpeed(uint8_t uartNr, const char* value){
 80021fc:	b5b0      	push	{r4, r5, r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	6039      	str	r1, [r7, #0]
 8002206:	71fb      	strb	r3, [r7, #7]
	if(gPcHandler.stateMachine->getState(gPcHandler.stateMachine) == STATE_MANUAL_CONTROL){
 8002208:	4b0f      	ldr	r3, [pc, #60]	; (8002248 <handleSetSpeed+0x4c>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	4a0e      	ldr	r2, [pc, #56]	; (8002248 <handleSetSpeed+0x4c>)
 8002210:	6812      	ldr	r2, [r2, #0]
 8002212:	4610      	mov	r0, r2
 8002214:	4798      	blx	r3
 8002216:	4603      	mov	r3, r0
 8002218:	2b01      	cmp	r3, #1
 800221a:	d110      	bne.n	800223e <handleSetSpeed+0x42>
		gPcHandler.motor->setSpeed(gPcHandler.motor,extractFloatValue(3,value));
 800221c:	4b0a      	ldr	r3, [pc, #40]	; (8002248 <handleSetSpeed+0x4c>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	68dc      	ldr	r4, [r3, #12]
 8002222:	4b09      	ldr	r3, [pc, #36]	; (8002248 <handleSetSpeed+0x4c>)
 8002224:	689d      	ldr	r5, [r3, #8]
 8002226:	6839      	ldr	r1, [r7, #0]
 8002228:	2003      	movs	r0, #3
 800222a:	f000 f933 	bl	8002494 <extractFloatValue>
 800222e:	eef0 7a40 	vmov.f32	s15, s0
 8002232:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002236:	ee17 1a90 	vmov	r1, s15
 800223a:	4628      	mov	r0, r5
 800223c:	47a0      	blx	r4
	}

}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bdb0      	pop	{r4, r5, r7, pc}
 8002246:	bf00      	nop
 8002248:	20000350 	.word	0x20000350

0800224c <handleSetState>:


void handleSetState(uint8_t uartNr, const char* value){
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	6039      	str	r1, [r7, #0]
 8002256:	71fb      	strb	r3, [r7, #7]
	int state = extractIntValue(3, value);
 8002258:	6839      	ldr	r1, [r7, #0]
 800225a:	2003      	movs	r0, #3
 800225c:	f000 f9a6 	bl	80025ac <extractIntValue>
 8002260:	60b8      	str	r0, [r7, #8]
	State s = STATE_IDLE;
 8002262:	2300      	movs	r3, #0
 8002264:	73fb      	strb	r3, [r7, #15]
	if(state == 1){
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d102      	bne.n	8002272 <handleSetState+0x26>
		s = STATE_MANUAL_CONTROL;
 800226c:	2301      	movs	r3, #1
 800226e:	73fb      	strb	r3, [r7, #15]
 8002270:	e004      	b.n	800227c <handleSetState+0x30>
	}else if(state ==2){
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	2b02      	cmp	r3, #2
 8002276:	d101      	bne.n	800227c <handleSetState+0x30>
		s = STATE_AUTOMATIC_MODE;
 8002278:	2302      	movs	r3, #2
 800227a:	73fb      	strb	r3, [r7, #15]
	}

	gPcHandler.stateMachine->changeState(gPcHandler.stateMachine,s);
 800227c:	4b05      	ldr	r3, [pc, #20]	; (8002294 <handleSetState+0x48>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	4a04      	ldr	r2, [pc, #16]	; (8002294 <handleSetState+0x48>)
 8002284:	6812      	ldr	r2, [r2, #0]
 8002286:	7bf9      	ldrb	r1, [r7, #15]
 8002288:	4610      	mov	r0, r2
 800228a:	4798      	blx	r3
}
 800228c:	bf00      	nop
 800228e:	3710      	adds	r7, #16
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000350 	.word	0x20000350

08002298 <handleSetCP>:

void handleSetCP(uint8_t uartNr, const char* value){
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	6039      	str	r1, [r7, #0]
 80022a2:	71fb      	strb	r3, [r7, #7]
	float kp = extractFloatValue(3, value);
 80022a4:	6839      	ldr	r1, [r7, #0]
 80022a6:	2003      	movs	r0, #3
 80022a8:	f000 f8f4 	bl	8002494 <extractFloatValue>
 80022ac:	ed87 0a03 	vstr	s0, [r7, #12]
	gPcHandler.pidController->set_kp(gPcHandler.pidController,kp);
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <handleSetCP+0x34>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b6:	4a05      	ldr	r2, [pc, #20]	; (80022cc <handleSetCP+0x34>)
 80022b8:	6852      	ldr	r2, [r2, #4]
 80022ba:	ed97 0a03 	vldr	s0, [r7, #12]
 80022be:	4610      	mov	r0, r2
 80022c0:	4798      	blx	r3
}
 80022c2:	bf00      	nop
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	20000350 	.word	0x20000350

080022d0 <handleSetCI>:
void handleSetCI(uint8_t uartNr, const char* value){
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	6039      	str	r1, [r7, #0]
 80022da:	71fb      	strb	r3, [r7, #7]
	float ki = extractFloatValue(3, value);
 80022dc:	6839      	ldr	r1, [r7, #0]
 80022de:	2003      	movs	r0, #3
 80022e0:	f000 f8d8 	bl	8002494 <extractFloatValue>
 80022e4:	ed87 0a03 	vstr	s0, [r7, #12]
	gPcHandler.pidController->set_ki(gPcHandler.pidController,ki);
 80022e8:	4b06      	ldr	r3, [pc, #24]	; (8002304 <handleSetCI+0x34>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ee:	4a05      	ldr	r2, [pc, #20]	; (8002304 <handleSetCI+0x34>)
 80022f0:	6852      	ldr	r2, [r2, #4]
 80022f2:	ed97 0a03 	vldr	s0, [r7, #12]
 80022f6:	4610      	mov	r0, r2
 80022f8:	4798      	blx	r3
}
 80022fa:	bf00      	nop
 80022fc:	3710      	adds	r7, #16
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000350 	.word	0x20000350

08002308 <handleSetCD>:
void handleSetCD(uint8_t uartNr, const char* value){
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	6039      	str	r1, [r7, #0]
 8002312:	71fb      	strb	r3, [r7, #7]
	float kd = extractFloatValue(3, value);
 8002314:	6839      	ldr	r1, [r7, #0]
 8002316:	2003      	movs	r0, #3
 8002318:	f000 f8bc 	bl	8002494 <extractFloatValue>
 800231c:	ed87 0a03 	vstr	s0, [r7, #12]
	gPcHandler.pidController->set_kd(gPcHandler.pidController,kd);
 8002320:	4b06      	ldr	r3, [pc, #24]	; (800233c <handleSetCD+0x34>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002326:	4a05      	ldr	r2, [pc, #20]	; (800233c <handleSetCD+0x34>)
 8002328:	6852      	ldr	r2, [r2, #4]
 800232a:	ed97 0a03 	vldr	s0, [r7, #12]
 800232e:	4610      	mov	r0, r2
 8002330:	4798      	blx	r3
}
 8002332:	bf00      	nop
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	20000350 	.word	0x20000350

08002340 <handleGetState>:

void handleGetState(uint8_t uartNr, const char* value){
 8002340:	b5b0      	push	{r4, r5, r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	6039      	str	r1, [r7, #0]
 800234a:	71fb      	strb	r3, [r7, #7]
	gPcHandler.sender->interface.sendState(gPcHandler.uart3,gPcHandler.stateMachine->getState(gPcHandler.stateMachine));
 800234c:	4b09      	ldr	r3, [pc, #36]	; (8002374 <handleGetState+0x34>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	689c      	ldr	r4, [r3, #8]
 8002352:	4b08      	ldr	r3, [pc, #32]	; (8002374 <handleGetState+0x34>)
 8002354:	691d      	ldr	r5, [r3, #16]
 8002356:	4b07      	ldr	r3, [pc, #28]	; (8002374 <handleGetState+0x34>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	691b      	ldr	r3, [r3, #16]
 800235c:	4a05      	ldr	r2, [pc, #20]	; (8002374 <handleGetState+0x34>)
 800235e:	6812      	ldr	r2, [r2, #0]
 8002360:	4610      	mov	r0, r2
 8002362:	4798      	blx	r3
 8002364:	4603      	mov	r3, r0
 8002366:	4619      	mov	r1, r3
 8002368:	4628      	mov	r0, r5
 800236a:	47a0      	blx	r4
}
 800236c:	bf00      	nop
 800236e:	3708      	adds	r7, #8
 8002370:	46bd      	mov	sp, r7
 8002372:	bdb0      	pop	{r4, r5, r7, pc}
 8002374:	20000350 	.word	0x20000350

08002378 <handleGetSpeed>:
void handleGetSpeed(uint8_t uartNr, const char* value){
 8002378:	b5b0      	push	{r4, r5, r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	6039      	str	r1, [r7, #0]
 8002382:	71fb      	strb	r3, [r7, #7]
	gPcHandler.sender->interface.sendSpeed(gPcHandler.uart3,gPcHandler.motor->getSpeed(gPcHandler.motor));
 8002384:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <handleGetSpeed+0x3c>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	68dc      	ldr	r4, [r3, #12]
 800238a:	4b0a      	ldr	r3, [pc, #40]	; (80023b4 <handleGetSpeed+0x3c>)
 800238c:	691d      	ldr	r5, [r3, #16]
 800238e:	4b09      	ldr	r3, [pc, #36]	; (80023b4 <handleGetSpeed+0x3c>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	4a07      	ldr	r2, [pc, #28]	; (80023b4 <handleGetSpeed+0x3c>)
 8002396:	6892      	ldr	r2, [r2, #8]
 8002398:	4610      	mov	r0, r2
 800239a:	4798      	blx	r3
 800239c:	ee07 0a90 	vmov	s15, r0
 80023a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023a4:	eeb0 0a67 	vmov.f32	s0, s15
 80023a8:	4628      	mov	r0, r5
 80023aa:	47a0      	blx	r4
}
 80023ac:	bf00      	nop
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bdb0      	pop	{r4, r5, r7, pc}
 80023b4:	20000350 	.word	0x20000350

080023b8 <handleGetCP>:
void handleGetCP(uint8_t uartNr, const char* value){
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	6039      	str	r1, [r7, #0]
 80023c2:	71fb      	strb	r3, [r7, #7]
	float kp = gPcHandler.pidController->get_kp(gPcHandler.pidController);
 80023c4:	4b0a      	ldr	r3, [pc, #40]	; (80023f0 <handleGetCP+0x38>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	699b      	ldr	r3, [r3, #24]
 80023ca:	4a09      	ldr	r2, [pc, #36]	; (80023f0 <handleGetCP+0x38>)
 80023cc:	6852      	ldr	r2, [r2, #4]
 80023ce:	4610      	mov	r0, r2
 80023d0:	4798      	blx	r3
 80023d2:	ed87 0a03 	vstr	s0, [r7, #12]
	gPcHandler.sender->interface.sendCPvalue(gPcHandler.uart3,kp);
 80023d6:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <handleGetCP+0x38>)
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	4a04      	ldr	r2, [pc, #16]	; (80023f0 <handleGetCP+0x38>)
 80023de:	6912      	ldr	r2, [r2, #16]
 80023e0:	ed97 0a03 	vldr	s0, [r7, #12]
 80023e4:	4610      	mov	r0, r2
 80023e6:	4798      	blx	r3
}
 80023e8:	bf00      	nop
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	20000350 	.word	0x20000350

080023f4 <handleGetCI>:
void handleGetCI(uint8_t uartNr, const char* value){
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	6039      	str	r1, [r7, #0]
 80023fe:	71fb      	strb	r3, [r7, #7]
	float ki = gPcHandler.pidController->get_ki(gPcHandler.pidController);
 8002400:	4b0a      	ldr	r3, [pc, #40]	; (800242c <handleGetCI+0x38>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	4a09      	ldr	r2, [pc, #36]	; (800242c <handleGetCI+0x38>)
 8002408:	6852      	ldr	r2, [r2, #4]
 800240a:	4610      	mov	r0, r2
 800240c:	4798      	blx	r3
 800240e:	ed87 0a03 	vstr	s0, [r7, #12]
	gPcHandler.sender->interface.sendCIvalue(gPcHandler.uart3,ki);
 8002412:	4b06      	ldr	r3, [pc, #24]	; (800242c <handleGetCI+0x38>)
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	695b      	ldr	r3, [r3, #20]
 8002418:	4a04      	ldr	r2, [pc, #16]	; (800242c <handleGetCI+0x38>)
 800241a:	6912      	ldr	r2, [r2, #16]
 800241c:	ed97 0a03 	vldr	s0, [r7, #12]
 8002420:	4610      	mov	r0, r2
 8002422:	4798      	blx	r3
}
 8002424:	bf00      	nop
 8002426:	3710      	adds	r7, #16
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	20000350 	.word	0x20000350

08002430 <handleGetCD>:
void handleGetCD(uint8_t uartNr, const char* value){
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	4603      	mov	r3, r0
 8002438:	6039      	str	r1, [r7, #0]
 800243a:	71fb      	strb	r3, [r7, #7]
	float kd = gPcHandler.pidController->get_kd(gPcHandler.pidController);
 800243c:	4b0a      	ldr	r3, [pc, #40]	; (8002468 <handleGetCD+0x38>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	4a09      	ldr	r2, [pc, #36]	; (8002468 <handleGetCD+0x38>)
 8002444:	6852      	ldr	r2, [r2, #4]
 8002446:	4610      	mov	r0, r2
 8002448:	4798      	blx	r3
 800244a:	ed87 0a03 	vstr	s0, [r7, #12]
	gPcHandler.sender->interface.sendCDvalue(gPcHandler.uart3,kd);
 800244e:	4b06      	ldr	r3, [pc, #24]	; (8002468 <handleGetCD+0x38>)
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	4a04      	ldr	r2, [pc, #16]	; (8002468 <handleGetCD+0x38>)
 8002456:	6912      	ldr	r2, [r2, #16]
 8002458:	ed97 0a03 	vldr	s0, [r7, #12]
 800245c:	4610      	mov	r0, r2
 800245e:	4798      	blx	r3
}
 8002460:	bf00      	nop
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20000350 	.word	0x20000350

0800246c <processPcInterfaceMessage>:

void processPcInterfaceMessage(PcReceiveHandler* handler,uint8_t* receivedData, uint8_t receivedDataIndex){
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	4613      	mov	r3, r2
 8002478:	71fb      	strb	r3, [r7, #7]
	processCommand(3, &(handler->uartProcessor), receivedData, receivedDataIndex);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f103 0114 	add.w	r1, r3, #20
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	68ba      	ldr	r2, [r7, #8]
 8002484:	2003      	movs	r0, #3
 8002486:	f000 fd57 	bl	8002f38 <processCommand>
}
 800248a:	bf00      	nop
 800248c:	3710      	adds	r7, #16
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
	...

08002494 <extractFloatValue>:

float extractFloatValue(uint8_t uartNr, const char* value) {
 8002494:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002498:	b089      	sub	sp, #36	; 0x24
 800249a:	af00      	add	r7, sp, #0
 800249c:	4603      	mov	r3, r0
 800249e:	6039      	str	r1, [r7, #0]
 80024a0:	71fb      	strb	r3, [r7, #7]
    int length = strlen(value);
 80024a2:	6838      	ldr	r0, [r7, #0]
 80024a4:	f7fd feec 	bl	8000280 <strlen>
 80024a8:	4603      	mov	r3, r0
 80024aa:	613b      	str	r3, [r7, #16]
    int startIndex = -1;  // Index des ersten Leerzeichens
 80024ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024b0:	61fb      	str	r3, [r7, #28]
    int endIndex = -1;    // Index des zweiten Leerzeichens
 80024b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024b6:	61bb      	str	r3, [r7, #24]

    for (int i = 0; i < length; i++) {
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]
 80024bc:	e019      	b.n	80024f2 <extractFloatValue+0x5e>
        if (value[i] == ' ' || value[i] == '\r') {
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	4413      	add	r3, r2
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	2b20      	cmp	r3, #32
 80024c8:	d005      	beq.n	80024d6 <extractFloatValue+0x42>
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	4413      	add	r3, r2
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	2b0d      	cmp	r3, #13
 80024d4:	d10a      	bne.n	80024ec <extractFloatValue+0x58>
            if (startIndex == -1) {
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024dc:	d103      	bne.n	80024e6 <extractFloatValue+0x52>
                startIndex = i + 1;
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	3301      	adds	r3, #1
 80024e2:	61fb      	str	r3, [r7, #28]
 80024e4:	e002      	b.n	80024ec <extractFloatValue+0x58>
            } else {
                endIndex = i;
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	61bb      	str	r3, [r7, #24]
                break;
 80024ea:	e006      	b.n	80024fa <extractFloatValue+0x66>
    for (int i = 0; i < length; i++) {
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	3301      	adds	r3, #1
 80024f0:	617b      	str	r3, [r7, #20]
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	dbe1      	blt.n	80024be <extractFloatValue+0x2a>
            }
        }
    }
    if (startIndex != -1 && endIndex != -1 && startIndex < endIndex) {
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002500:	d04a      	beq.n	8002598 <extractFloatValue+0x104>
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002508:	d046      	beq.n	8002598 <extractFloatValue+0x104>
 800250a:	69fa      	ldr	r2, [r7, #28]
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	429a      	cmp	r2, r3
 8002510:	da42      	bge.n	8002598 <extractFloatValue+0x104>
 8002512:	466b      	mov	r3, sp
 8002514:	461e      	mov	r6, r3
        char floatStr[endIndex - startIndex + 1];
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	1c59      	adds	r1, r3, #1
 800251e:	1e4b      	subs	r3, r1, #1
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	460a      	mov	r2, r1
 8002524:	2300      	movs	r3, #0
 8002526:	4690      	mov	r8, r2
 8002528:	4699      	mov	r9, r3
 800252a:	f04f 0200 	mov.w	r2, #0
 800252e:	f04f 0300 	mov.w	r3, #0
 8002532:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002536:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800253a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800253e:	460a      	mov	r2, r1
 8002540:	2300      	movs	r3, #0
 8002542:	4614      	mov	r4, r2
 8002544:	461d      	mov	r5, r3
 8002546:	f04f 0200 	mov.w	r2, #0
 800254a:	f04f 0300 	mov.w	r3, #0
 800254e:	00eb      	lsls	r3, r5, #3
 8002550:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002554:	00e2      	lsls	r2, r4, #3
 8002556:	460b      	mov	r3, r1
 8002558:	3307      	adds	r3, #7
 800255a:	08db      	lsrs	r3, r3, #3
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	ebad 0d03 	sub.w	sp, sp, r3
 8002562:	466b      	mov	r3, sp
 8002564:	3300      	adds	r3, #0
 8002566:	60bb      	str	r3, [r7, #8]
        strncpy(floatStr, value + startIndex, endIndex - startIndex);
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	18d1      	adds	r1, r2, r3
 800256e:	69ba      	ldr	r2, [r7, #24]
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	461a      	mov	r2, r3
 8002576:	68b8      	ldr	r0, [r7, #8]
 8002578:	f007 faf8 	bl	8009b6c <strncpy>
        floatStr[endIndex - startIndex] = '\0';
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	68ba      	ldr	r2, [r7, #8]
 8002584:	2100      	movs	r1, #0
 8002586:	54d1      	strb	r1, [r2, r3]
        return strtof(floatStr, NULL);
 8002588:	2100      	movs	r1, #0
 800258a:	68b8      	ldr	r0, [r7, #8]
 800258c:	f007 f9ca 	bl	8009924 <strtof>
 8002590:	eef0 7a40 	vmov.f32	s15, s0
 8002594:	46b5      	mov	sp, r6
 8002596:	e001      	b.n	800259c <extractFloatValue+0x108>
    }
    return 0.00;
 8002598:	eddf 7a03 	vldr	s15, [pc, #12]	; 80025a8 <extractFloatValue+0x114>
}
 800259c:	eeb0 0a67 	vmov.f32	s0, s15
 80025a0:	3724      	adds	r7, #36	; 0x24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80025a8:	00000000 	.word	0x00000000

080025ac <extractIntValue>:
int extractIntValue(uint8_t uartNr, const char* value) {
 80025ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80025b0:	b089      	sub	sp, #36	; 0x24
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	4603      	mov	r3, r0
 80025b6:	6039      	str	r1, [r7, #0]
 80025b8:	71fb      	strb	r3, [r7, #7]
    int length = strlen(value);
 80025ba:	6838      	ldr	r0, [r7, #0]
 80025bc:	f7fd fe60 	bl	8000280 <strlen>
 80025c0:	4603      	mov	r3, r0
 80025c2:	613b      	str	r3, [r7, #16]
    int startIndex = -1;  // Index des ersten Leerzeichens
 80025c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025c8:	61fb      	str	r3, [r7, #28]
    int endIndex = -1;    // Index des zweiten Leerzeichens
 80025ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025ce:	61bb      	str	r3, [r7, #24]

    for (int i = 0; i < length; i++) {
 80025d0:	2300      	movs	r3, #0
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	e019      	b.n	800260a <extractIntValue+0x5e>
        if (value[i] == ' ' || value[i] == '\r') {
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	683a      	ldr	r2, [r7, #0]
 80025da:	4413      	add	r3, r2
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	2b20      	cmp	r3, #32
 80025e0:	d005      	beq.n	80025ee <extractIntValue+0x42>
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	683a      	ldr	r2, [r7, #0]
 80025e6:	4413      	add	r3, r2
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2b0d      	cmp	r3, #13
 80025ec:	d10a      	bne.n	8002604 <extractIntValue+0x58>
            if (startIndex == -1) {
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025f4:	d103      	bne.n	80025fe <extractIntValue+0x52>
                startIndex = i + 1;
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	3301      	adds	r3, #1
 80025fa:	61fb      	str	r3, [r7, #28]
 80025fc:	e002      	b.n	8002604 <extractIntValue+0x58>
            } else {
                endIndex = i;
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	61bb      	str	r3, [r7, #24]
                break;
 8002602:	e006      	b.n	8002612 <extractIntValue+0x66>
    for (int i = 0; i < length; i++) {
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	3301      	adds	r3, #1
 8002608:	617b      	str	r3, [r7, #20]
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	429a      	cmp	r2, r3
 8002610:	dbe1      	blt.n	80025d6 <extractIntValue+0x2a>
            }
        }
    }
    if (startIndex != -1 && endIndex != -1 && startIndex < endIndex) {
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002618:	d048      	beq.n	80026ac <extractIntValue+0x100>
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002620:	d044      	beq.n	80026ac <extractIntValue+0x100>
 8002622:	69fa      	ldr	r2, [r7, #28]
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	429a      	cmp	r2, r3
 8002628:	da40      	bge.n	80026ac <extractIntValue+0x100>
 800262a:	466b      	mov	r3, sp
 800262c:	461e      	mov	r6, r3
        char intStr[endIndex - startIndex + 1];
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	1c59      	adds	r1, r3, #1
 8002636:	1e4b      	subs	r3, r1, #1
 8002638:	60fb      	str	r3, [r7, #12]
 800263a:	460a      	mov	r2, r1
 800263c:	2300      	movs	r3, #0
 800263e:	4690      	mov	r8, r2
 8002640:	4699      	mov	r9, r3
 8002642:	f04f 0200 	mov.w	r2, #0
 8002646:	f04f 0300 	mov.w	r3, #0
 800264a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800264e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002652:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002656:	460a      	mov	r2, r1
 8002658:	2300      	movs	r3, #0
 800265a:	4614      	mov	r4, r2
 800265c:	461d      	mov	r5, r3
 800265e:	f04f 0200 	mov.w	r2, #0
 8002662:	f04f 0300 	mov.w	r3, #0
 8002666:	00eb      	lsls	r3, r5, #3
 8002668:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800266c:	00e2      	lsls	r2, r4, #3
 800266e:	460b      	mov	r3, r1
 8002670:	3307      	adds	r3, #7
 8002672:	08db      	lsrs	r3, r3, #3
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	ebad 0d03 	sub.w	sp, sp, r3
 800267a:	466b      	mov	r3, sp
 800267c:	3300      	adds	r3, #0
 800267e:	60bb      	str	r3, [r7, #8]
        strncpy(intStr, value + startIndex, endIndex - startIndex);
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	683a      	ldr	r2, [r7, #0]
 8002684:	18d1      	adds	r1, r2, r3
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	461a      	mov	r2, r3
 800268e:	68b8      	ldr	r0, [r7, #8]
 8002690:	f007 fa6c 	bl	8009b6c <strncpy>
        intStr[endIndex - startIndex] = '\0';
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	68ba      	ldr	r2, [r7, #8]
 800269c:	2100      	movs	r1, #0
 800269e:	54d1      	strb	r1, [r2, r3]
        return atoi(intStr);
 80026a0:	68b8      	ldr	r0, [r7, #8]
 80026a2:	f005 fbe3 	bl	8007e6c <atoi>
 80026a6:	4603      	mov	r3, r0
 80026a8:	46b5      	mov	sp, r6
 80026aa:	e000      	b.n	80026ae <extractIntValue+0x102>
    }
    return 0;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3724      	adds	r7, #36	; 0x24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080026b8 <sendDiamExt_impl>:
#include <stdio.h>
#include <string.h>


// Implementierung der Interface methoden
void sendDiamExt_impl(UART_HandleTypeDef *huart,float value) {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	; 0x28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	ed87 0a00 	vstr	s0, [r7]
	uint8_t tag[] = "DIAMEXT ";
 80026c4:	4a21      	ldr	r2, [pc, #132]	; (800274c <sendDiamExt_impl+0x94>)
 80026c6:	f107 031c 	add.w	r3, r7, #28
 80026ca:	ca07      	ldmia	r2, {r0, r1, r2}
 80026cc:	c303      	stmia	r3!, {r0, r1}
 80026ce:	701a      	strb	r2, [r3, #0]
	uint8_t diameter[10];
	uint8_t endTag[] = " /r/n";
 80026d0:	4a1f      	ldr	r2, [pc, #124]	; (8002750 <sendDiamExt_impl+0x98>)
 80026d2:	f107 0308 	add.w	r3, r7, #8
 80026d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026da:	6018      	str	r0, [r3, #0]
 80026dc:	3304      	adds	r3, #4
 80026de:	8019      	strh	r1, [r3, #0]

	sprintf((char *)diameter, "%.2f", value);
 80026e0:	6838      	ldr	r0, [r7, #0]
 80026e2:	f7fd ff39 	bl	8000558 <__aeabi_f2d>
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	f107 0010 	add.w	r0, r7, #16
 80026ee:	4919      	ldr	r1, [pc, #100]	; (8002754 <sendDiamExt_impl+0x9c>)
 80026f0:	f006 fa40 	bl	8008b74 <siprintf>

	HAL_UART_Transmit(huart, tag, strlen((char*)tag), 10);
 80026f4:	f107 031c 	add.w	r3, r7, #28
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7fd fdc1 	bl	8000280 <strlen>
 80026fe:	4603      	mov	r3, r0
 8002700:	b29a      	uxth	r2, r3
 8002702:	f107 011c 	add.w	r1, r7, #28
 8002706:	230a      	movs	r3, #10
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f004 fb84 	bl	8006e16 <HAL_UART_Transmit>
   	HAL_UART_Transmit(huart, diameter, strlen((char*)diameter), 10);
 800270e:	f107 0310 	add.w	r3, r7, #16
 8002712:	4618      	mov	r0, r3
 8002714:	f7fd fdb4 	bl	8000280 <strlen>
 8002718:	4603      	mov	r3, r0
 800271a:	b29a      	uxth	r2, r3
 800271c:	f107 0110 	add.w	r1, r7, #16
 8002720:	230a      	movs	r3, #10
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f004 fb77 	bl	8006e16 <HAL_UART_Transmit>
	HAL_UART_Transmit(huart, endTag, strlen((char*)endTag), 10);
 8002728:	f107 0308 	add.w	r3, r7, #8
 800272c:	4618      	mov	r0, r3
 800272e:	f7fd fda7 	bl	8000280 <strlen>
 8002732:	4603      	mov	r3, r0
 8002734:	b29a      	uxth	r2, r3
 8002736:	f107 0108 	add.w	r1, r7, #8
 800273a:	230a      	movs	r3, #10
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f004 fb6a 	bl	8006e16 <HAL_UART_Transmit>
}
 8002742:	bf00      	nop
 8002744:	3728      	adds	r7, #40	; 0x28
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	0800c7e8 	.word	0x0800c7e8
 8002750:	0800c7f4 	.word	0x0800c7f4
 8002754:	0800c7e0 	.word	0x0800c7e0

08002758 <sendDiamBack_impl>:
void sendDiamBack_impl(UART_HandleTypeDef *huart,float value) {
 8002758:	b580      	push	{r7, lr}
 800275a:	b08a      	sub	sp, #40	; 0x28
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	ed87 0a00 	vstr	s0, [r7]
	uint8_t tag[] = "DIAMBACK ";
 8002764:	4a21      	ldr	r2, [pc, #132]	; (80027ec <sendDiamBack_impl+0x94>)
 8002766:	f107 031c 	add.w	r3, r7, #28
 800276a:	ca07      	ldmia	r2, {r0, r1, r2}
 800276c:	c303      	stmia	r3!, {r0, r1}
 800276e:	801a      	strh	r2, [r3, #0]
	uint8_t diameter[10];
	uint8_t endTag[] = " /r/n";
 8002770:	4a1f      	ldr	r2, [pc, #124]	; (80027f0 <sendDiamBack_impl+0x98>)
 8002772:	f107 0308 	add.w	r3, r7, #8
 8002776:	e892 0003 	ldmia.w	r2, {r0, r1}
 800277a:	6018      	str	r0, [r3, #0]
 800277c:	3304      	adds	r3, #4
 800277e:	8019      	strh	r1, [r3, #0]

	sprintf((char *)diameter, "%.2f", value);
 8002780:	6838      	ldr	r0, [r7, #0]
 8002782:	f7fd fee9 	bl	8000558 <__aeabi_f2d>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	f107 0010 	add.w	r0, r7, #16
 800278e:	4919      	ldr	r1, [pc, #100]	; (80027f4 <sendDiamBack_impl+0x9c>)
 8002790:	f006 f9f0 	bl	8008b74 <siprintf>

	HAL_UART_Transmit(huart, tag, strlen((char*)tag), 10);
 8002794:	f107 031c 	add.w	r3, r7, #28
 8002798:	4618      	mov	r0, r3
 800279a:	f7fd fd71 	bl	8000280 <strlen>
 800279e:	4603      	mov	r3, r0
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	f107 011c 	add.w	r1, r7, #28
 80027a6:	230a      	movs	r3, #10
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f004 fb34 	bl	8006e16 <HAL_UART_Transmit>
   	HAL_UART_Transmit(huart, diameter, strlen((char*)diameter), 10);
 80027ae:	f107 0310 	add.w	r3, r7, #16
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fd fd64 	bl	8000280 <strlen>
 80027b8:	4603      	mov	r3, r0
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	f107 0110 	add.w	r1, r7, #16
 80027c0:	230a      	movs	r3, #10
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f004 fb27 	bl	8006e16 <HAL_UART_Transmit>
	HAL_UART_Transmit(huart, endTag, strlen((char*)endTag), 10);
 80027c8:	f107 0308 	add.w	r3, r7, #8
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7fd fd57 	bl	8000280 <strlen>
 80027d2:	4603      	mov	r3, r0
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	f107 0108 	add.w	r1, r7, #8
 80027da:	230a      	movs	r3, #10
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f004 fb1a 	bl	8006e16 <HAL_UART_Transmit>
}
 80027e2:	bf00      	nop
 80027e4:	3728      	adds	r7, #40	; 0x28
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	0800c7fc 	.word	0x0800c7fc
 80027f0:	0800c7f4 	.word	0x0800c7f4
 80027f4:	0800c7e0 	.word	0x0800c7e0

080027f8 <sendState_impl>:

void sendState_impl(UART_HandleTypeDef *huart, State state) {
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b088      	sub	sp, #32
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	460b      	mov	r3, r1
 8002802:	70fb      	strb	r3, [r7, #3]
    uint8_t tag[] = "STATE ";
 8002804:	4a22      	ldr	r2, [pc, #136]	; (8002890 <sendState_impl+0x98>)
 8002806:	f107 0318 	add.w	r3, r7, #24
 800280a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800280e:	6018      	str	r0, [r3, #0]
 8002810:	3304      	adds	r3, #4
 8002812:	8019      	strh	r1, [r3, #0]
 8002814:	3302      	adds	r3, #2
 8002816:	0c0a      	lsrs	r2, r1, #16
 8002818:	701a      	strb	r2, [r3, #0]
    uint8_t stateStr[10];
    uint8_t endTag[] = "\r\n";
 800281a:	4a1e      	ldr	r2, [pc, #120]	; (8002894 <sendState_impl+0x9c>)
 800281c:	f107 0308 	add.w	r3, r7, #8
 8002820:	6812      	ldr	r2, [r2, #0]
 8002822:	4611      	mov	r1, r2
 8002824:	8019      	strh	r1, [r3, #0]
 8002826:	3302      	adds	r3, #2
 8002828:	0c12      	lsrs	r2, r2, #16
 800282a:	701a      	strb	r2, [r3, #0]

    sprintf((char *)stateStr, "%d", state);
 800282c:	78fa      	ldrb	r2, [r7, #3]
 800282e:	f107 030c 	add.w	r3, r7, #12
 8002832:	4919      	ldr	r1, [pc, #100]	; (8002898 <sendState_impl+0xa0>)
 8002834:	4618      	mov	r0, r3
 8002836:	f006 f99d 	bl	8008b74 <siprintf>

    HAL_UART_Transmit(huart, tag, strlen((char*)tag), 10);
 800283a:	f107 0318 	add.w	r3, r7, #24
 800283e:	4618      	mov	r0, r3
 8002840:	f7fd fd1e 	bl	8000280 <strlen>
 8002844:	4603      	mov	r3, r0
 8002846:	b29a      	uxth	r2, r3
 8002848:	f107 0118 	add.w	r1, r7, #24
 800284c:	230a      	movs	r3, #10
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f004 fae1 	bl	8006e16 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, stateStr, strlen((char*)stateStr), 10);
 8002854:	f107 030c 	add.w	r3, r7, #12
 8002858:	4618      	mov	r0, r3
 800285a:	f7fd fd11 	bl	8000280 <strlen>
 800285e:	4603      	mov	r3, r0
 8002860:	b29a      	uxth	r2, r3
 8002862:	f107 010c 	add.w	r1, r7, #12
 8002866:	230a      	movs	r3, #10
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f004 fad4 	bl	8006e16 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, endTag, strlen((char*)endTag), 10);
 800286e:	f107 0308 	add.w	r3, r7, #8
 8002872:	4618      	mov	r0, r3
 8002874:	f7fd fd04 	bl	8000280 <strlen>
 8002878:	4603      	mov	r3, r0
 800287a:	b29a      	uxth	r2, r3
 800287c:	f107 0108 	add.w	r1, r7, #8
 8002880:	230a      	movs	r3, #10
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f004 fac7 	bl	8006e16 <HAL_UART_Transmit>
}
 8002888:	bf00      	nop
 800288a:	3720      	adds	r7, #32
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	0800c80c 	.word	0x0800c80c
 8002894:	0800c814 	.word	0x0800c814
 8002898:	0800c808 	.word	0x0800c808

0800289c <sendSpeed_impl>:
void sendSpeed_impl(UART_HandleTypeDef *huart, float speed){
 800289c:	b580      	push	{r7, lr}
 800289e:	b088      	sub	sp, #32
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	ed87 0a00 	vstr	s0, [r7]
    uint8_t tag[] = "SPEED ";
 80028a8:	4a24      	ldr	r2, [pc, #144]	; (800293c <sendSpeed_impl+0xa0>)
 80028aa:	f107 0318 	add.w	r3, r7, #24
 80028ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028b2:	6018      	str	r0, [r3, #0]
 80028b4:	3304      	adds	r3, #4
 80028b6:	8019      	strh	r1, [r3, #0]
 80028b8:	3302      	adds	r3, #2
 80028ba:	0c0a      	lsrs	r2, r1, #16
 80028bc:	701a      	strb	r2, [r3, #0]
    uint8_t value[10];
    uint8_t endTag[] = "\r\n";
 80028be:	4a20      	ldr	r2, [pc, #128]	; (8002940 <sendSpeed_impl+0xa4>)
 80028c0:	f107 0308 	add.w	r3, r7, #8
 80028c4:	6812      	ldr	r2, [r2, #0]
 80028c6:	4611      	mov	r1, r2
 80028c8:	8019      	strh	r1, [r3, #0]
 80028ca:	3302      	adds	r3, #2
 80028cc:	0c12      	lsrs	r2, r2, #16
 80028ce:	701a      	strb	r2, [r3, #0]

    sprintf((char *)value, "%.2f", speed);
 80028d0:	6838      	ldr	r0, [r7, #0]
 80028d2:	f7fd fe41 	bl	8000558 <__aeabi_f2d>
 80028d6:	4602      	mov	r2, r0
 80028d8:	460b      	mov	r3, r1
 80028da:	f107 000c 	add.w	r0, r7, #12
 80028de:	4919      	ldr	r1, [pc, #100]	; (8002944 <sendSpeed_impl+0xa8>)
 80028e0:	f006 f948 	bl	8008b74 <siprintf>

    HAL_UART_Transmit(huart, tag, strlen((char*)tag), 10);
 80028e4:	f107 0318 	add.w	r3, r7, #24
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7fd fcc9 	bl	8000280 <strlen>
 80028ee:	4603      	mov	r3, r0
 80028f0:	b29a      	uxth	r2, r3
 80028f2:	f107 0118 	add.w	r1, r7, #24
 80028f6:	230a      	movs	r3, #10
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f004 fa8c 	bl	8006e16 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, value, strlen((char*)value), 10);
 80028fe:	f107 030c 	add.w	r3, r7, #12
 8002902:	4618      	mov	r0, r3
 8002904:	f7fd fcbc 	bl	8000280 <strlen>
 8002908:	4603      	mov	r3, r0
 800290a:	b29a      	uxth	r2, r3
 800290c:	f107 010c 	add.w	r1, r7, #12
 8002910:	230a      	movs	r3, #10
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f004 fa7f 	bl	8006e16 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, endTag, strlen((char*)endTag), 10);
 8002918:	f107 0308 	add.w	r3, r7, #8
 800291c:	4618      	mov	r0, r3
 800291e:	f7fd fcaf 	bl	8000280 <strlen>
 8002922:	4603      	mov	r3, r0
 8002924:	b29a      	uxth	r2, r3
 8002926:	f107 0108 	add.w	r1, r7, #8
 800292a:	230a      	movs	r3, #10
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f004 fa72 	bl	8006e16 <HAL_UART_Transmit>

}
 8002932:	bf00      	nop
 8002934:	3720      	adds	r7, #32
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	0800c818 	.word	0x0800c818
 8002940:	0800c814 	.word	0x0800c814
 8002944:	0800c7e0 	.word	0x0800c7e0

08002948 <sendCPvalue_impl>:
void sendCPvalue_impl(UART_HandleTypeDef *huart, float cp){
 8002948:	b580      	push	{r7, lr}
 800294a:	b088      	sub	sp, #32
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	ed87 0a00 	vstr	s0, [r7]
    uint8_t tag[] = "CP ";
 8002954:	4b1f      	ldr	r3, [pc, #124]	; (80029d4 <sendCPvalue_impl+0x8c>)
 8002956:	61fb      	str	r3, [r7, #28]
    uint8_t value[10];
    uint8_t endTag[] = "\r\n";
 8002958:	4a1f      	ldr	r2, [pc, #124]	; (80029d8 <sendCPvalue_impl+0x90>)
 800295a:	f107 030c 	add.w	r3, r7, #12
 800295e:	6812      	ldr	r2, [r2, #0]
 8002960:	4611      	mov	r1, r2
 8002962:	8019      	strh	r1, [r3, #0]
 8002964:	3302      	adds	r3, #2
 8002966:	0c12      	lsrs	r2, r2, #16
 8002968:	701a      	strb	r2, [r3, #0]

    sprintf((char *)value, "%.2f", cp);
 800296a:	6838      	ldr	r0, [r7, #0]
 800296c:	f7fd fdf4 	bl	8000558 <__aeabi_f2d>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	f107 0010 	add.w	r0, r7, #16
 8002978:	4918      	ldr	r1, [pc, #96]	; (80029dc <sendCPvalue_impl+0x94>)
 800297a:	f006 f8fb 	bl	8008b74 <siprintf>

    HAL_UART_Transmit(huart, tag, strlen((char*)tag), 10);
 800297e:	f107 031c 	add.w	r3, r7, #28
 8002982:	4618      	mov	r0, r3
 8002984:	f7fd fc7c 	bl	8000280 <strlen>
 8002988:	4603      	mov	r3, r0
 800298a:	b29a      	uxth	r2, r3
 800298c:	f107 011c 	add.w	r1, r7, #28
 8002990:	230a      	movs	r3, #10
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f004 fa3f 	bl	8006e16 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, value, strlen((char*)value), 10);
 8002998:	f107 0310 	add.w	r3, r7, #16
 800299c:	4618      	mov	r0, r3
 800299e:	f7fd fc6f 	bl	8000280 <strlen>
 80029a2:	4603      	mov	r3, r0
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	f107 0110 	add.w	r1, r7, #16
 80029aa:	230a      	movs	r3, #10
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f004 fa32 	bl	8006e16 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, endTag, strlen((char*)endTag), 10);
 80029b2:	f107 030c 	add.w	r3, r7, #12
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fd fc62 	bl	8000280 <strlen>
 80029bc:	4603      	mov	r3, r0
 80029be:	b29a      	uxth	r2, r3
 80029c0:	f107 010c 	add.w	r1, r7, #12
 80029c4:	230a      	movs	r3, #10
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f004 fa25 	bl	8006e16 <HAL_UART_Transmit>
}
 80029cc:	bf00      	nop
 80029ce:	3720      	adds	r7, #32
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	00205043 	.word	0x00205043
 80029d8:	0800c814 	.word	0x0800c814
 80029dc:	0800c7e0 	.word	0x0800c7e0

080029e0 <sendCIvalue_impl>:
void sendCIvalue_impl(UART_HandleTypeDef *huart, float ci){
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b088      	sub	sp, #32
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	ed87 0a00 	vstr	s0, [r7]
    uint8_t tag[] = "CI ";
 80029ec:	4b1f      	ldr	r3, [pc, #124]	; (8002a6c <sendCIvalue_impl+0x8c>)
 80029ee:	61fb      	str	r3, [r7, #28]
    uint8_t value[10];
    uint8_t endTag[] = "\r\n";
 80029f0:	4a1f      	ldr	r2, [pc, #124]	; (8002a70 <sendCIvalue_impl+0x90>)
 80029f2:	f107 030c 	add.w	r3, r7, #12
 80029f6:	6812      	ldr	r2, [r2, #0]
 80029f8:	4611      	mov	r1, r2
 80029fa:	8019      	strh	r1, [r3, #0]
 80029fc:	3302      	adds	r3, #2
 80029fe:	0c12      	lsrs	r2, r2, #16
 8002a00:	701a      	strb	r2, [r3, #0]

    sprintf((char *)value, "%.2f", ci);
 8002a02:	6838      	ldr	r0, [r7, #0]
 8002a04:	f7fd fda8 	bl	8000558 <__aeabi_f2d>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	460b      	mov	r3, r1
 8002a0c:	f107 0010 	add.w	r0, r7, #16
 8002a10:	4918      	ldr	r1, [pc, #96]	; (8002a74 <sendCIvalue_impl+0x94>)
 8002a12:	f006 f8af 	bl	8008b74 <siprintf>

    HAL_UART_Transmit(huart, tag, strlen((char*)tag), 10);
 8002a16:	f107 031c 	add.w	r3, r7, #28
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7fd fc30 	bl	8000280 <strlen>
 8002a20:	4603      	mov	r3, r0
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	f107 011c 	add.w	r1, r7, #28
 8002a28:	230a      	movs	r3, #10
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f004 f9f3 	bl	8006e16 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, value, strlen((char*)value), 10);
 8002a30:	f107 0310 	add.w	r3, r7, #16
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7fd fc23 	bl	8000280 <strlen>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	f107 0110 	add.w	r1, r7, #16
 8002a42:	230a      	movs	r3, #10
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f004 f9e6 	bl	8006e16 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, endTag, strlen((char*)endTag), 10);
 8002a4a:	f107 030c 	add.w	r3, r7, #12
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fd fc16 	bl	8000280 <strlen>
 8002a54:	4603      	mov	r3, r0
 8002a56:	b29a      	uxth	r2, r3
 8002a58:	f107 010c 	add.w	r1, r7, #12
 8002a5c:	230a      	movs	r3, #10
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f004 f9d9 	bl	8006e16 <HAL_UART_Transmit>
}
 8002a64:	bf00      	nop
 8002a66:	3720      	adds	r7, #32
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	00204943 	.word	0x00204943
 8002a70:	0800c814 	.word	0x0800c814
 8002a74:	0800c7e0 	.word	0x0800c7e0

08002a78 <sendCDvalue_impl>:
void sendCDvalue_impl(UART_HandleTypeDef *huart, float cd){
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b088      	sub	sp, #32
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	ed87 0a00 	vstr	s0, [r7]
    uint8_t tag[] = "CD ";
 8002a84:	4b1f      	ldr	r3, [pc, #124]	; (8002b04 <sendCDvalue_impl+0x8c>)
 8002a86:	61fb      	str	r3, [r7, #28]
    uint8_t value[10];
    uint8_t endTag[] = "\r\n";
 8002a88:	4a1f      	ldr	r2, [pc, #124]	; (8002b08 <sendCDvalue_impl+0x90>)
 8002a8a:	f107 030c 	add.w	r3, r7, #12
 8002a8e:	6812      	ldr	r2, [r2, #0]
 8002a90:	4611      	mov	r1, r2
 8002a92:	8019      	strh	r1, [r3, #0]
 8002a94:	3302      	adds	r3, #2
 8002a96:	0c12      	lsrs	r2, r2, #16
 8002a98:	701a      	strb	r2, [r3, #0]

    sprintf((char *)value, "%.2f", cd);
 8002a9a:	6838      	ldr	r0, [r7, #0]
 8002a9c:	f7fd fd5c 	bl	8000558 <__aeabi_f2d>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	f107 0010 	add.w	r0, r7, #16
 8002aa8:	4918      	ldr	r1, [pc, #96]	; (8002b0c <sendCDvalue_impl+0x94>)
 8002aaa:	f006 f863 	bl	8008b74 <siprintf>

    HAL_UART_Transmit(huart, tag, strlen((char*)tag), 10);
 8002aae:	f107 031c 	add.w	r3, r7, #28
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fd fbe4 	bl	8000280 <strlen>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	f107 011c 	add.w	r1, r7, #28
 8002ac0:	230a      	movs	r3, #10
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f004 f9a7 	bl	8006e16 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, value, strlen((char*)value), 10);
 8002ac8:	f107 0310 	add.w	r3, r7, #16
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7fd fbd7 	bl	8000280 <strlen>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	f107 0110 	add.w	r1, r7, #16
 8002ada:	230a      	movs	r3, #10
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f004 f99a 	bl	8006e16 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, endTag, strlen((char*)endTag), 10);
 8002ae2:	f107 030c 	add.w	r3, r7, #12
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fd fbca 	bl	8000280 <strlen>
 8002aec:	4603      	mov	r3, r0
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	f107 010c 	add.w	r1, r7, #12
 8002af4:	230a      	movs	r3, #10
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f004 f98d 	bl	8006e16 <HAL_UART_Transmit>
}
 8002afc:	bf00      	nop
 8002afe:	3720      	adds	r7, #32
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	00204443 	.word	0x00204443
 8002b08:	0800c814 	.word	0x0800c814
 8002b0c:	0800c7e0 	.word	0x0800c7e0

08002b10 <createPcSendHandler>:
PcSendHandler createPcSendHandler(uint32_t timeout) {
 8002b10:	b4b0      	push	{r4, r5, r7}
 8002b12:	b08b      	sub	sp, #44	; 0x2c
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
	PcSendHandler handler;
    handler.interface.sendDiamExt	= sendDiamExt_impl;
 8002b1a:	4b0f      	ldr	r3, [pc, #60]	; (8002b58 <createPcSendHandler+0x48>)
 8002b1c:	60bb      	str	r3, [r7, #8]
    handler.interface.sendDiamBack	= sendDiamBack_impl;
 8002b1e:	4b0f      	ldr	r3, [pc, #60]	; (8002b5c <createPcSendHandler+0x4c>)
 8002b20:	60fb      	str	r3, [r7, #12]
    handler.interface.sendState		= sendState_impl;
 8002b22:	4b0f      	ldr	r3, [pc, #60]	; (8002b60 <createPcSendHandler+0x50>)
 8002b24:	613b      	str	r3, [r7, #16]
    handler.interface.sendSpeed		= sendSpeed_impl;
 8002b26:	4b0f      	ldr	r3, [pc, #60]	; (8002b64 <createPcSendHandler+0x54>)
 8002b28:	617b      	str	r3, [r7, #20]
    handler.interface.sendCPvalue	= sendCPvalue_impl;
 8002b2a:	4b0f      	ldr	r3, [pc, #60]	; (8002b68 <createPcSendHandler+0x58>)
 8002b2c:	61bb      	str	r3, [r7, #24]
    handler.interface.sendCIvalue	= sendCIvalue_impl;
 8002b2e:	4b0f      	ldr	r3, [pc, #60]	; (8002b6c <createPcSendHandler+0x5c>)
 8002b30:	61fb      	str	r3, [r7, #28]
    handler.interface.sendCDvalue	= sendCDvalue_impl;
 8002b32:	4b0f      	ldr	r3, [pc, #60]	; (8002b70 <createPcSendHandler+0x60>)
 8002b34:	623b      	str	r3, [r7, #32]

    handler.interface.timeout = timeout;
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
    return handler;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	461d      	mov	r5, r3
 8002b3e:	f107 0408 	add.w	r4, r7, #8
 8002b42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b46:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002b4a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	372c      	adds	r7, #44	; 0x2c
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bcb0      	pop	{r4, r5, r7}
 8002b56:	4770      	bx	lr
 8002b58:	080026b9 	.word	0x080026b9
 8002b5c:	08002759 	.word	0x08002759
 8002b60:	080027f9 	.word	0x080027f9
 8002b64:	0800289d 	.word	0x0800289d
 8002b68:	08002949 	.word	0x08002949
 8002b6c:	080029e1 	.word	0x080029e1
 8002b70:	08002a79 	.word	0x08002a79

08002b74 <createSensorReceiveHandler>:


// Konstruktor
SensorReceiveHandler createSensorReceiveHandler(Sensor* sensorExtruder,
												Sensor* sensorBack)
{
 8002b74:	b590      	push	{r4, r7, lr}
 8002b76:	b089      	sub	sp, #36	; 0x24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
	SensorReceiveHandler handler;
    handler.sensorExtruder = sensorExtruder;
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	617b      	str	r3, [r7, #20]
    handler.sensorBack = sensorBack;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	61bb      	str	r3, [r7, #24]

    // Zuweisung der globalen Variable
    gHandler = handler;
 8002b88:	4b0b      	ldr	r3, [pc, #44]	; (8002bb8 <createSensorReceiveHandler+0x44>)
 8002b8a:	461c      	mov	r4, r3
 8002b8c:	f107 0314 	add.w	r3, r7, #20
 8002b90:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002b94:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    handler.uartProcessor = createUartProcessor(sensor_interface_dictionary);
 8002b98:	4808      	ldr	r0, [pc, #32]	; (8002bbc <createSensorReceiveHandler+0x48>)
 8002b9a:	f000 f98f 	bl	8002ebc <createUartProcessor>
 8002b9e:	61f8      	str	r0, [r7, #28]
    return handler;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	461c      	mov	r4, r3
 8002ba4:	f107 0314 	add.w	r3, r7, #20
 8002ba8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002bac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	3724      	adds	r7, #36	; 0x24
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd90      	pop	{r4, r7, pc}
 8002bb8:	20000368 	.word	0x20000368
 8002bbc:	2000005c 	.word	0x2000005c

08002bc0 <handleDiamRecieved>:

// Methoden
void handleDiamRecieved(uint8_t uartNr, const char* value){
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	6039      	str	r1, [r7, #0]
 8002bca:	71fb      	strb	r3, [r7, #7]
	uint8_t ext = gHandler.sensorExtruder->getUartPort(gHandler.sensorExtruder);
 8002bcc:	4b1d      	ldr	r3, [pc, #116]	; (8002c44 <handleDiamRecieved+0x84>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	4a1c      	ldr	r2, [pc, #112]	; (8002c44 <handleDiamRecieved+0x84>)
 8002bd4:	6812      	ldr	r2, [r2, #0]
 8002bd6:	4610      	mov	r0, r2
 8002bd8:	4798      	blx	r3
 8002bda:	4603      	mov	r3, r0
 8002bdc:	75fb      	strb	r3, [r7, #23]
	uint8_t back = gHandler.sensorBack->getUartPort(gHandler.sensorBack);
 8002bde:	4b19      	ldr	r3, [pc, #100]	; (8002c44 <handleDiamRecieved+0x84>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	691b      	ldr	r3, [r3, #16]
 8002be4:	4a17      	ldr	r2, [pc, #92]	; (8002c44 <handleDiamRecieved+0x84>)
 8002be6:	6852      	ldr	r2, [r2, #4]
 8002be8:	4610      	mov	r0, r2
 8002bea:	4798      	blx	r3
 8002bec:	4603      	mov	r3, r0
 8002bee:	75bb      	strb	r3, [r7, #22]
	if(ext == uartNr){
 8002bf0:	7dfa      	ldrb	r2, [r7, #23]
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d10e      	bne.n	8002c16 <handleDiamRecieved+0x56>
		float diam = getFloatFromMessage(value);
 8002bf8:	6838      	ldr	r0, [r7, #0]
 8002bfa:	f000 f825 	bl	8002c48 <getFloatFromMessage>
 8002bfe:	ed87 0a03 	vstr	s0, [r7, #12]
		gHandler.sensorExtruder->setDiameter(gHandler.sensorExtruder,diam);
 8002c02:	4b10      	ldr	r3, [pc, #64]	; (8002c44 <handleDiamRecieved+0x84>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	4a0e      	ldr	r2, [pc, #56]	; (8002c44 <handleDiamRecieved+0x84>)
 8002c0a:	6812      	ldr	r2, [r2, #0]
 8002c0c:	ed97 0a03 	vldr	s0, [r7, #12]
 8002c10:	4610      	mov	r0, r2
 8002c12:	4798      	blx	r3
	}
	else if(back == uartNr){
		float diam = getFloatFromMessage(value);
		gHandler.sensorBack->setDiameter(gHandler.sensorBack,diam);
	}
}
 8002c14:	e011      	b.n	8002c3a <handleDiamRecieved+0x7a>
	else if(back == uartNr){
 8002c16:	7dba      	ldrb	r2, [r7, #22]
 8002c18:	79fb      	ldrb	r3, [r7, #7]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d10d      	bne.n	8002c3a <handleDiamRecieved+0x7a>
		float diam = getFloatFromMessage(value);
 8002c1e:	6838      	ldr	r0, [r7, #0]
 8002c20:	f000 f812 	bl	8002c48 <getFloatFromMessage>
 8002c24:	ed87 0a04 	vstr	s0, [r7, #16]
		gHandler.sensorBack->setDiameter(gHandler.sensorBack,diam);
 8002c28:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <handleDiamRecieved+0x84>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	4a05      	ldr	r2, [pc, #20]	; (8002c44 <handleDiamRecieved+0x84>)
 8002c30:	6852      	ldr	r2, [r2, #4]
 8002c32:	ed97 0a04 	vldr	s0, [r7, #16]
 8002c36:	4610      	mov	r0, r2
 8002c38:	4798      	blx	r3
}
 8002c3a:	bf00      	nop
 8002c3c:	3718      	adds	r7, #24
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000368 	.word	0x20000368

08002c48 <getFloatFromMessage>:
float getFloatFromMessage(const char* value) {
 8002c48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c4c:	b089      	sub	sp, #36	; 0x24
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
    int length = strlen(value);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f7fd fb14 	bl	8000280 <strlen>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	613b      	str	r3, [r7, #16]
    int startIndex = -1;  // Index des ersten Leerzeichens
 8002c5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c60:	61fb      	str	r3, [r7, #28]
    int endIndex = -1;    // Index des zweiten Leerzeichens
 8002c62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c66:	61bb      	str	r3, [r7, #24]

    for (int i = 0; i < length; i++) {
 8002c68:	2300      	movs	r3, #0
 8002c6a:	617b      	str	r3, [r7, #20]
 8002c6c:	e019      	b.n	8002ca2 <getFloatFromMessage+0x5a>
        if (value[i] == ' ' || value[i] == '\r') {
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	4413      	add	r3, r2
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	2b20      	cmp	r3, #32
 8002c78:	d005      	beq.n	8002c86 <getFloatFromMessage+0x3e>
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	4413      	add	r3, r2
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	2b0d      	cmp	r3, #13
 8002c84:	d10a      	bne.n	8002c9c <getFloatFromMessage+0x54>
            if (startIndex == -1) {
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c8c:	d103      	bne.n	8002c96 <getFloatFromMessage+0x4e>
                startIndex = i + 1;
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	3301      	adds	r3, #1
 8002c92:	61fb      	str	r3, [r7, #28]
 8002c94:	e002      	b.n	8002c9c <getFloatFromMessage+0x54>
            } else {
                endIndex = i;
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	61bb      	str	r3, [r7, #24]
                break;
 8002c9a:	e006      	b.n	8002caa <getFloatFromMessage+0x62>
    for (int i = 0; i < length; i++) {
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	617b      	str	r3, [r7, #20]
 8002ca2:	697a      	ldr	r2, [r7, #20]
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	dbe1      	blt.n	8002c6e <getFloatFromMessage+0x26>
            }
        }
    }
    if (startIndex != -1 && endIndex != -1 && startIndex < endIndex) {
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cb0:	d04a      	beq.n	8002d48 <getFloatFromMessage+0x100>
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cb8:	d046      	beq.n	8002d48 <getFloatFromMessage+0x100>
 8002cba:	69fa      	ldr	r2, [r7, #28]
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	da42      	bge.n	8002d48 <getFloatFromMessage+0x100>
 8002cc2:	466b      	mov	r3, sp
 8002cc4:	461e      	mov	r6, r3
        char floatStr[endIndex - startIndex + 1];
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	1c59      	adds	r1, r3, #1
 8002cce:	1e4b      	subs	r3, r1, #1
 8002cd0:	60fb      	str	r3, [r7, #12]
 8002cd2:	460a      	mov	r2, r1
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	4690      	mov	r8, r2
 8002cd8:	4699      	mov	r9, r3
 8002cda:	f04f 0200 	mov.w	r2, #0
 8002cde:	f04f 0300 	mov.w	r3, #0
 8002ce2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ce6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cee:	460a      	mov	r2, r1
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	4614      	mov	r4, r2
 8002cf4:	461d      	mov	r5, r3
 8002cf6:	f04f 0200 	mov.w	r2, #0
 8002cfa:	f04f 0300 	mov.w	r3, #0
 8002cfe:	00eb      	lsls	r3, r5, #3
 8002d00:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d04:	00e2      	lsls	r2, r4, #3
 8002d06:	460b      	mov	r3, r1
 8002d08:	3307      	adds	r3, #7
 8002d0a:	08db      	lsrs	r3, r3, #3
 8002d0c:	00db      	lsls	r3, r3, #3
 8002d0e:	ebad 0d03 	sub.w	sp, sp, r3
 8002d12:	466b      	mov	r3, sp
 8002d14:	3300      	adds	r3, #0
 8002d16:	60bb      	str	r3, [r7, #8]
        strncpy(floatStr, value + startIndex, endIndex - startIndex);
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	18d1      	adds	r1, r2, r3
 8002d1e:	69ba      	ldr	r2, [r7, #24]
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	461a      	mov	r2, r3
 8002d26:	68b8      	ldr	r0, [r7, #8]
 8002d28:	f006 ff20 	bl	8009b6c <strncpy>
        floatStr[endIndex - startIndex] = '\0';
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	68ba      	ldr	r2, [r7, #8]
 8002d34:	2100      	movs	r1, #0
 8002d36:	54d1      	strb	r1, [r2, r3]
        return strtof(floatStr, NULL);
 8002d38:	2100      	movs	r1, #0
 8002d3a:	68b8      	ldr	r0, [r7, #8]
 8002d3c:	f006 fdf2 	bl	8009924 <strtof>
 8002d40:	eef0 7a40 	vmov.f32	s15, s0
 8002d44:	46b5      	mov	sp, r6
 8002d46:	e001      	b.n	8002d4c <getFloatFromMessage+0x104>
    }
    return 0.00;
 8002d48:	eddf 7a03 	vldr	s15, [pc, #12]	; 8002d58 <getFloatFromMessage+0x110>
}
 8002d4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d50:	3724      	adds	r7, #36	; 0x24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002d58:	00000000 	.word	0x00000000

08002d5c <processSensorInterfaceMessage>:


void processSensorInterfaceMessage(uint8_t uartNr,SensorReceiveHandler* handler,uint8_t* receivedData, uint8_t receivedDataIndex){
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
 8002d66:	461a      	mov	r2, r3
 8002d68:	4603      	mov	r3, r0
 8002d6a:	73fb      	strb	r3, [r7, #15]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	73bb      	strb	r3, [r7, #14]
	processCommand(uartNr, &(handler->uartProcessor), receivedData, receivedDataIndex);
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	f103 0108 	add.w	r1, r3, #8
 8002d76:	7bbb      	ldrb	r3, [r7, #14]
 8002d78:	7bf8      	ldrb	r0, [r7, #15]
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	f000 f8dc 	bl	8002f38 <processCommand>
}
 8002d80:	bf00      	nop
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <getReceivedData>:
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4618      	mov	r0, r3
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <getDataIndex>:
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	4618      	mov	r0, r3
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr

08002db6 <getMessageComplete>:
 8002db6:	b480      	push	{r7}
 8002db8:	b083      	sub	sp, #12
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	6078      	str	r0, [r7, #4]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr

08002dce <setReceivedData>:
 8002dce:	b480      	push	{r7}
 8002dd0:	b085      	sub	sp, #20
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
 8002dd6:	6039      	str	r1, [r7, #0]
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60fb      	str	r3, [r7, #12]
 8002ddc:	e00b      	b.n	8002df6 <setReceivedData+0x28>
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	683a      	ldr	r2, [r7, #0]
 8002de2:	4413      	add	r3, r2
 8002de4:	7819      	ldrb	r1, [r3, #0]
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	4413      	add	r3, r2
 8002dec:	460a      	mov	r2, r1
 8002dee:	701a      	strb	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	3301      	adds	r3, #1
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2b3f      	cmp	r3, #63	; 0x3f
 8002dfa:	ddf0      	ble.n	8002dde <setReceivedData+0x10>
 8002dfc:	bf00      	nop
 8002dfe:	bf00      	nop
 8002e00:	3714      	adds	r7, #20
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <setDataIndex>:
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
 8002e12:	6039      	str	r1, [r7, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	683a      	ldr	r2, [r7, #0]
 8002e18:	641a      	str	r2, [r3, #64]	; 0x40
 8002e1a:	bf00      	nop
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr

08002e26 <setMessageComplete>:
 8002e26:	b480      	push	{r7}
 8002e28:	b083      	sub	sp, #12
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
 8002e2e:	6039      	str	r1, [r7, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	645a      	str	r2, [r3, #68]	; 0x44
 8002e36:	bf00      	nop
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
	...

08002e44 <createUartDataObject>:
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b09c      	sub	sp, #112	; 0x70
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	4b15      	ldr	r3, [pc, #84]	; (8002ea4 <createUartDataObject+0x60>)
 8002e4e:	657b      	str	r3, [r7, #84]	; 0x54
 8002e50:	4b15      	ldr	r3, [pc, #84]	; (8002ea8 <createUartDataObject+0x64>)
 8002e52:	65bb      	str	r3, [r7, #88]	; 0x58
 8002e54:	4b15      	ldr	r3, [pc, #84]	; (8002eac <createUartDataObject+0x68>)
 8002e56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e58:	4b15      	ldr	r3, [pc, #84]	; (8002eb0 <createUartDataObject+0x6c>)
 8002e5a:	663b      	str	r3, [r7, #96]	; 0x60
 8002e5c:	4b15      	ldr	r3, [pc, #84]	; (8002eb4 <createUartDataObject+0x70>)
 8002e5e:	667b      	str	r3, [r7, #100]	; 0x64
 8002e60:	4b15      	ldr	r3, [pc, #84]	; (8002eb8 <createUartDataObject+0x74>)
 8002e62:	66bb      	str	r3, [r7, #104]	; 0x68
 8002e64:	2300      	movs	r3, #0
 8002e66:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e68:	e008      	b.n	8002e7c <createUartDataObject+0x38>
 8002e6a:	f107 020c 	add.w	r2, r7, #12
 8002e6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e70:	4413      	add	r3, r2
 8002e72:	2200      	movs	r2, #0
 8002e74:	701a      	strb	r2, [r3, #0]
 8002e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e78:	3301      	adds	r3, #1
 8002e7a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e7e:	2b3f      	cmp	r3, #63	; 0x3f
 8002e80:	ddf3      	ble.n	8002e6a <createUartDataObject+0x26>
 8002e82:	2300      	movs	r3, #0
 8002e84:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e86:	2300      	movs	r3, #0
 8002e88:	653b      	str	r3, [r7, #80]	; 0x50
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f107 030c 	add.w	r3, r7, #12
 8002e92:	2260      	movs	r2, #96	; 0x60
 8002e94:	4619      	mov	r1, r3
 8002e96:	f006 feb6 	bl	8009c06 <memcpy>
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	3770      	adds	r7, #112	; 0x70
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	08002d89 	.word	0x08002d89
 8002ea8:	08002d9f 	.word	0x08002d9f
 8002eac:	08002db7 	.word	0x08002db7
 8002eb0:	08002dcf 	.word	0x08002dcf
 8002eb4:	08002e0b 	.word	0x08002e0b
 8002eb8:	08002e27 	.word	0x08002e27

08002ebc <createUartProcessor>:
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <strncasecmp>:
 8002ed6:	b590      	push	{r4, r7, lr}
 8002ed8:	b085      	sub	sp, #20
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	60f8      	str	r0, [r7, #12]
 8002ede:	60b9      	str	r1, [r7, #8]
 8002ee0:	607a      	str	r2, [r7, #4]
 8002ee2:	e019      	b.n	8002f18 <strncasecmp+0x42>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f004 ffc3 	bl	8007e74 <tolower>
 8002eee:	4604      	mov	r4, r0
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f004 ffbd 	bl	8007e74 <tolower>
 8002efa:	4603      	mov	r3, r0
 8002efc:	429c      	cmp	r4, r3
 8002efe:	d002      	beq.n	8002f06 <strncasecmp+0x30>
 8002f00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f04:	e014      	b.n	8002f30 <strncasecmp+0x5a>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	60fb      	str	r3, [r7, #12]
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	60bb      	str	r3, [r7, #8]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	3b01      	subs	r3, #1
 8002f16:	607b      	str	r3, [r7, #4]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d006      	beq.n	8002f2e <strncasecmp+0x58>
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d002      	beq.n	8002f2e <strncasecmp+0x58>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1da      	bne.n	8002ee4 <strncasecmp+0xe>
 8002f2e:	2300      	movs	r3, #0
 8002f30:	4618      	mov	r0, r3
 8002f32:	3714      	adds	r7, #20
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd90      	pop	{r4, r7, pc}

08002f38 <processCommand>:
 8002f38:	b590      	push	{r4, r7, lr}
 8002f3a:	b087      	sub	sp, #28
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60b9      	str	r1, [r7, #8]
 8002f40:	607a      	str	r2, [r7, #4]
 8002f42:	461a      	mov	r2, r3
 8002f44:	4603      	mov	r3, r0
 8002f46:	73fb      	strb	r3, [r7, #15]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	73bb      	strb	r3, [r7, #14]
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	617b      	str	r3, [r7, #20]
 8002f50:	e025      	b.n	8002f9e <processCommand+0x66>
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	681c      	ldr	r4, [r3, #0]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	00db      	lsls	r3, r3, #3
 8002f66:	4413      	add	r3, r2
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fd f988 	bl	8000280 <strlen>
 8002f70:	4603      	mov	r3, r0
 8002f72:	461a      	mov	r2, r3
 8002f74:	4621      	mov	r1, r4
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f7ff ffad 	bl	8002ed6 <strncasecmp>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10a      	bne.n	8002f98 <processCommand+0x60>
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	4413      	add	r3, r2
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	7bfa      	ldrb	r2, [r7, #15]
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4610      	mov	r0, r2
 8002f94:	4798      	blx	r3
 8002f96:	e00a      	b.n	8002fae <processCommand+0x76>
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	617b      	str	r3, [r7, #20]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	00db      	lsls	r3, r3, #3
 8002fa6:	4413      	add	r3, r2
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1d1      	bne.n	8002f52 <processCommand+0x1a>
 8002fae:	371c      	adds	r7, #28
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd90      	pop	{r4, r7, pc}

08002fb4 <changeState>:
 */

#include <Management/global_state_machine.h>

// Change the state of the State Machine
static void changeState(StateMachine *machine, State newState) {
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	70fb      	strb	r3, [r7, #3]
    switch (newState) {
 8002fc0:	78fb      	ldrb	r3, [r7, #3]
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d00f      	beq.n	8002fe6 <changeState+0x32>
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	dc0f      	bgt.n	8002fea <changeState+0x36>
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d002      	beq.n	8002fd4 <changeState+0x20>
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d00d      	beq.n	8002fee <changeState+0x3a>
        case STATE_AUTOMATIC_MODE:
            // TODO: Logik fr Regelung implementieren
            break;
        default:
            // Handle unknown state
            break;
 8002fd2:	e00a      	b.n	8002fea <changeState+0x36>
            machine->info.motor->setSpeed(machine->info.motor, 0);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6852      	ldr	r2, [r2, #4]
 8002fde:	2100      	movs	r1, #0
 8002fe0:	4610      	mov	r0, r2
 8002fe2:	4798      	blx	r3
            break;
 8002fe4:	e004      	b.n	8002ff0 <changeState+0x3c>
            break;
 8002fe6:	bf00      	nop
 8002fe8:	e002      	b.n	8002ff0 <changeState+0x3c>
            break;
 8002fea:	bf00      	nop
 8002fec:	e000      	b.n	8002ff0 <changeState+0x3c>
            break;
 8002fee:	bf00      	nop
    }
    machine->info.currentState = newState;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	78fa      	ldrb	r2, [r7, #3]
 8002ff4:	701a      	strb	r2, [r3, #0]
}
 8002ff6:	bf00      	nop
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <getState>:
// Get the current state of the State Machine
static State getState(const StateMachine *machine) {
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
    return machine->info.currentState;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	781b      	ldrb	r3, [r3, #0]
}
 800300a:	4618      	mov	r0, r3
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
	...

08003018 <initStateMachine>:

// Initialization function for the State Machine
StateMachine initStateMachine(Motor* motor) {
 8003018:	b4b0      	push	{r4, r5, r7}
 800301a:	b089      	sub	sp, #36	; 0x24
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]
    StateMachine machine;

    machine.info.motor = motor;
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	613b      	str	r3, [r7, #16]

    machine.changeState = changeState;
 8003026:	4b09      	ldr	r3, [pc, #36]	; (800304c <initStateMachine+0x34>)
 8003028:	61bb      	str	r3, [r7, #24]
    machine.getState = getState;
 800302a:	4b09      	ldr	r3, [pc, #36]	; (8003050 <initStateMachine+0x38>)
 800302c:	61fb      	str	r3, [r7, #28]

    // Set initial state and initialize motor
    machine.info.currentState = STATE_IDLE;
 800302e:	2300      	movs	r3, #0
 8003030:	733b      	strb	r3, [r7, #12]
    return machine;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	461d      	mov	r5, r3
 8003036:	f107 040c 	add.w	r4, r7, #12
 800303a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800303c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800303e:	6823      	ldr	r3, [r4, #0]
 8003040:	602b      	str	r3, [r5, #0]
}
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	3724      	adds	r7, #36	; 0x24
 8003046:	46bd      	mov	sp, r7
 8003048:	bcb0      	pop	{r4, r5, r7}
 800304a:	4770      	bx	lr
 800304c:	08002fb5 	.word	0x08002fb5
 8003050:	08002fff 	.word	0x08002fff

08003054 <set_kp>:
 *  Created on: Jan 3, 2024
 *      Author: Daniel Alf
 */
#include "Regelung/pid_controller.h"

void set_kp(PIDController *pid, float kp) {
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	ed87 0a00 	vstr	s0, [r7]
    pid->data.kp = kp;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	683a      	ldr	r2, [r7, #0]
 8003064:	601a      	str	r2, [r3, #0]
}
 8003066:	bf00      	nop
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <get_kp>:

float get_kp(const PIDController *pid) {
 8003072:	b480      	push	{r7}
 8003074:	b083      	sub	sp, #12
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
    return pid->data.kp;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	ee07 3a90 	vmov	s15, r3
}
 8003082:	eeb0 0a67 	vmov.f32	s0, s15
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <set_ki>:

void set_ki(PIDController *pid, float ki) {
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	ed87 0a00 	vstr	s0, [r7]
	pid->data.ki = ki;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	605a      	str	r2, [r3, #4]
}
 80030a2:	bf00      	nop
 80030a4:	370c      	adds	r7, #12
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr

080030ae <get_ki>:

float get_ki(const PIDController *pid) {
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
    return pid->data.ki;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	ee07 3a90 	vmov	s15, r3
}
 80030be:	eeb0 0a67 	vmov.f32	s0, s15
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <set_kd>:

void set_kd(PIDController *pid, float kd) {
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	ed87 0a00 	vstr	s0, [r7]
	pid->data.kd = kd;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	609a      	str	r2, [r3, #8]
}
 80030de:	bf00      	nop
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr

080030ea <get_kd>:

float get_kd(const PIDController *pid) {
 80030ea:	b480      	push	{r7}
 80030ec:	b083      	sub	sp, #12
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
    return pid->data.kd;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	ee07 3a90 	vmov	s15, r3
}
 80030fa:	eeb0 0a67 	vmov.f32	s0, s15
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <pid_init>:

PIDController pid_init(float kp, float ki, float kd) {
 8003108:	b4b0      	push	{r4, r5, r7}
 800310a:	b093      	sub	sp, #76	; 0x4c
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	ed87 0a02 	vstr	s0, [r7, #8]
 8003114:	edc7 0a01 	vstr	s1, [r7, #4]
 8003118:	ed87 1a00 	vstr	s2, [r7]
    PIDController pidController;
    pidController.data.kp = kp;
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	617b      	str	r3, [r7, #20]
    pidController.data.ki = ki;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	61bb      	str	r3, [r7, #24]
    pidController.data.kd = kd;
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	61fb      	str	r3, [r7, #28]
    pidController.data.setpoint = 0.0;
 8003128:	f04f 0300 	mov.w	r3, #0
 800312c:	623b      	str	r3, [r7, #32]
    pidController.data.last_error = 0.0;
 800312e:	f04f 0300 	mov.w	r3, #0
 8003132:	627b      	str	r3, [r7, #36]	; 0x24
    pidController.data.integral = 0.0;
 8003134:	f04f 0300 	mov.w	r3, #0
 8003138:	62bb      	str	r3, [r7, #40]	; 0x28

    //Initialisierung der getter FUnktionen
    pidController.get_kp = get_kp;
 800313a:	4b0e      	ldr	r3, [pc, #56]	; (8003174 <pid_init+0x6c>)
 800313c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pidController.get_ki = get_ki;
 800313e:	4b0e      	ldr	r3, [pc, #56]	; (8003178 <pid_init+0x70>)
 8003140:	633b      	str	r3, [r7, #48]	; 0x30
    pidController.get_kd = get_kd;
 8003142:	4b0e      	ldr	r3, [pc, #56]	; (800317c <pid_init+0x74>)
 8003144:	637b      	str	r3, [r7, #52]	; 0x34

    //Initialisierung der setter Funktionen
    pidController.set_kp = set_kp;
 8003146:	4b0e      	ldr	r3, [pc, #56]	; (8003180 <pid_init+0x78>)
 8003148:	63bb      	str	r3, [r7, #56]	; 0x38
    pidController.set_ki = set_ki;
 800314a:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <pid_init+0x7c>)
 800314c:	63fb      	str	r3, [r7, #60]	; 0x3c
    pidController.set_kd = set_kd;
 800314e:	4b0e      	ldr	r3, [pc, #56]	; (8003188 <pid_init+0x80>)
 8003150:	643b      	str	r3, [r7, #64]	; 0x40

    return pidController;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	461d      	mov	r5, r3
 8003156:	f107 0414 	add.w	r4, r7, #20
 800315a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800315c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800315e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003160:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003162:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003164:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003166:	6823      	ldr	r3, [r4, #0]
 8003168:	602b      	str	r3, [r5, #0]
}
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	374c      	adds	r7, #76	; 0x4c
 800316e:	46bd      	mov	sp, r7
 8003170:	bcb0      	pop	{r4, r5, r7}
 8003172:	4770      	bx	lr
 8003174:	08003073 	.word	0x08003073
 8003178:	080030af 	.word	0x080030af
 800317c:	080030eb 	.word	0x080030eb
 8003180:	08003055 	.word	0x08003055
 8003184:	08003091 	.word	0x08003091
 8003188:	080030cd 	.word	0x080030cd

0800318c <getSpeed>:
 */

#include <SensorActuators/motor.h>
#include "stm32f4xx_hal.h"
// Implementierung der Getter-Methode fr die Geschwindigkeit des Motors
int getSpeed(const Motor *motor) {
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
    return motor->info.speed;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
}
 8003198:	4618      	mov	r0, r3
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <setSpeed>:

// Implementierung der Setter-Methode fr die Geschwindigkeit des Motors
void setSpeed(Motor *motor, int speed) {
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
	if(speed <= 0){
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	dc09      	bgt.n	80031c8 <setSpeed+0x24>
		HAL_TIM_PWM_Stop(motor->info.timer, 0);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	2100      	movs	r1, #0
 80031ba:	4618      	mov	r0, r3
 80031bc:	f003 f864 	bl	8006288 <HAL_TIM_PWM_Stop>
	    motor->info.speed = 0;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	601a      	str	r2, [r3, #0]
		return;
 80031c6:	e01e      	b.n	8003206 <setSpeed+0x62>
	}

	if(speed > 100){
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	2b64      	cmp	r3, #100	; 0x64
 80031cc:	dc1a      	bgt.n	8003204 <setSpeed+0x60>
		return;
	}
    motor->info.speed = speed;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	601a      	str	r2, [r3, #0]
	  // Geschwindigkeit in Frequenz umrechnen
	int frequency = (speed * 3200) / 60;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 80031da:	fb02 f303 	mul.w	r3, r2, r3
 80031de:	4a0b      	ldr	r2, [pc, #44]	; (800320c <setSpeed+0x68>)
 80031e0:	fb82 1203 	smull	r1, r2, r2, r3
 80031e4:	441a      	add	r2, r3
 80031e6:	1152      	asrs	r2, r2, #5
 80031e8:	17db      	asrs	r3, r3, #31
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	60fb      	str	r3, [r7, #12]

	      // PWM-Signal generieren
	generatePWM(motor,frequency);
 80031ee:	68f9      	ldr	r1, [r7, #12]
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 f80d 	bl	8003210 <generatePWM>
	HAL_TIM_PWM_Start(motor->info.timer, 0);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	2100      	movs	r1, #0
 80031fc:	4618      	mov	r0, r3
 80031fe:	f002 ff93 	bl	8006128 <HAL_TIM_PWM_Start>
 8003202:	e000      	b.n	8003206 <setSpeed+0x62>
		return;
 8003204:	bf00      	nop

}
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	88888889 	.word	0x88888889

08003210 <generatePWM>:

void generatePWM(Motor *motor, int frequency) {
 8003210:	b580      	push	{r7, lr}
 8003212:	b090      	sub	sp, #64	; 0x40
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]
	  uint32_t period = (HAL_RCC_GetHCLKFreq() / ((motor->info.timer->Init.Prescaler + 1)* frequency)) - 1;
 800321a:	f002 f901 	bl	8005420 <HAL_RCC_GetHCLKFreq>
 800321e:	4601      	mov	r1, r0
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	3301      	adds	r3, #1
 8003228:	683a      	ldr	r2, [r7, #0]
 800322a:	fb02 f303 	mul.w	r3, r2, r3
 800322e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003232:	3b01      	subs	r3, #1
 8003234:	63fb      	str	r3, [r7, #60]	; 0x3c

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003236:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800323a:	2200      	movs	r2, #0
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	605a      	str	r2, [r3, #4]
 8003240:	609a      	str	r2, [r3, #8]
 8003242:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003244:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 800324e:	f107 0308 	add.w	r3, r7, #8
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	605a      	str	r2, [r3, #4]
 8003258:	609a      	str	r2, [r3, #8]
 800325a:	60da      	str	r2, [r3, #12]
 800325c:	611a      	str	r2, [r3, #16]
 800325e:	615a      	str	r2, [r3, #20]
 8003260:	619a      	str	r2, [r3, #24]

	  motor->info.timer->Init.Period = period; //26250-1
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003268:	60da      	str	r2, [r3, #12]
	  HAL_TIM_Base_Init(motor->info.timer);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	4618      	mov	r0, r3
 8003270:	f002 feb2 	bl	8005fd8 <HAL_TIM_Base_Init>
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003274:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003278:	62fb      	str	r3, [r7, #44]	; 0x2c
	  HAL_TIM_ConfigClockSource(motor->info.timer, &sClockSourceConfig);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8003282:	4611      	mov	r1, r2
 8003284:	4618      	mov	r0, r3
 8003286:	f003 f925 	bl	80064d4 <HAL_TIM_ConfigClockSource>
	  HAL_TIM_PWM_Init(motor->info.timer);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	4618      	mov	r0, r3
 8003290:	f002 fef1 	bl	8006076 <HAL_TIM_PWM_Init>
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003294:	2300      	movs	r3, #0
 8003296:	627b      	str	r3, [r7, #36]	; 0x24
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003298:	2300      	movs	r3, #0
 800329a:	62bb      	str	r3, [r7, #40]	; 0x28
	  HAL_TIMEx_MasterConfigSynchronization(motor->info.timer, &sMasterConfig);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80032a4:	4611      	mov	r1, r2
 80032a6:	4618      	mov	r0, r3
 80032a8:	f003 fca8 	bl	8006bfc <HAL_TIMEx_MasterConfigSynchronization>
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032ac:	2360      	movs	r3, #96	; 0x60
 80032ae:	60bb      	str	r3, [r7, #8]
	  sConfigOC.Pulse = motor->info.timer->Init.Period / 2; //13125-1
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	085b      	lsrs	r3, r3, #1
 80032b8:	60fb      	str	r3, [r7, #12]
	  HAL_TIM_PWM_ConfigChannel(motor->info.timer, &sConfigOC, TIM_CHANNEL_1);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f107 0108 	add.w	r1, r7, #8
 80032c2:	2200      	movs	r2, #0
 80032c4:	4618      	mov	r0, r3
 80032c6:	f003 f843 	bl	8006350 <HAL_TIM_PWM_ConfigChannel>
	  HAL_TIM_MspPostInit(motor->info.timer);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 fdfc 	bl	8003ecc <HAL_TIM_MspPostInit>


}
 80032d4:	bf00      	nop
 80032d6:	3740      	adds	r7, #64	; 0x40
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <initMotor>:

// Implementierung des Konstruktors fr den Motor
Motor initMotor(TIM_HandleTypeDef *timer) {
 80032dc:	b490      	push	{r4, r7}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
    Motor newMotor;
    newMotor.info.speed = 0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	60bb      	str	r3, [r7, #8]
    newMotor.info.timer = timer;
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	60fb      	str	r3, [r7, #12]
    newMotor.getSpeed = &getSpeed;
 80032ee:	4b08      	ldr	r3, [pc, #32]	; (8003310 <initMotor+0x34>)
 80032f0:	613b      	str	r3, [r7, #16]
    newMotor.setSpeed = &setSpeed;
 80032f2:	4b08      	ldr	r3, [pc, #32]	; (8003314 <initMotor+0x38>)
 80032f4:	617b      	str	r3, [r7, #20]
    return newMotor;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	461c      	mov	r4, r3
 80032fa:	f107 0308 	add.w	r3, r7, #8
 80032fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003300:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	3718      	adds	r7, #24
 8003308:	46bd      	mov	sp, r7
 800330a:	bc90      	pop	{r4, r7}
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	0800318d 	.word	0x0800318d
 8003314:	080031a5 	.word	0x080031a5

08003318 <getDiameter>:
#include <stdlib.h>
#include <stdint.h>
#include <SensorActuators/sensor.h>

// Getter-Methoden
float getDiameter(const Sensor* sensor) {
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
    return sensor->info.diameter;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	ee07 3a90 	vmov	s15, r3
}
 8003328:	eeb0 0a67 	vmov.f32	s0, s15
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <getUartPort>:
char getPosition(const Sensor* sensor) {
	return sensor->info.position;
}
uint8_t getUartPort(const Sensor* sensor) {
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
	return sensor->info.uartPort;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	795b      	ldrb	r3, [r3, #5]
}
 8003342:	4618      	mov	r0, r3
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr

0800334e <setDiameter>:

// Setter-Methoden
void setDiameter(Sensor* sensor, float diameter) {
 800334e:	b480      	push	{r7}
 8003350:	b083      	sub	sp, #12
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
 8003356:	ed87 0a00 	vstr	s0, [r7]
    sensor->info.diameter = diameter;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	683a      	ldr	r2, [r7, #0]
 800335e:	601a      	str	r2, [r3, #0]
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <initSensor>:
}
void setUartPort(Sensor* sensor, uint8_t port){
	sensor->info.uartPort = port;
}
// Konstruktor
Sensor initSensor(float diameter, uint8_t port) {
 800336c:	b4b0      	push	{r4, r5, r7}
 800336e:	b08d      	sub	sp, #52	; 0x34
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	ed87 0a02 	vstr	s0, [r7, #8]
 8003378:	460b      	mov	r3, r1
 800337a:	71fb      	strb	r3, [r7, #7]
    Sensor sensor;
    sensor.info.diameter = diameter;
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	613b      	str	r3, [r7, #16]
    sensor.info.uartPort = port;
 8003380:	79fb      	ldrb	r3, [r7, #7]
 8003382:	757b      	strb	r3, [r7, #21]

    // Initialisiere die Getter-Funktionen
    sensor.getDiameter = getDiameter;
 8003384:	4b0a      	ldr	r3, [pc, #40]	; (80033b0 <initSensor+0x44>)
 8003386:	61bb      	str	r3, [r7, #24]
    sensor.getUartPort = getUartPort;
 8003388:	4b0a      	ldr	r3, [pc, #40]	; (80033b4 <initSensor+0x48>)
 800338a:	623b      	str	r3, [r7, #32]

    // Initialisiere die Setter-Funktionen
    sensor.setDiameter = setDiameter;
 800338c:	4b0a      	ldr	r3, [pc, #40]	; (80033b8 <initSensor+0x4c>)
 800338e:	627b      	str	r3, [r7, #36]	; 0x24

    return sensor;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	461d      	mov	r5, r3
 8003394:	f107 0410 	add.w	r4, r7, #16
 8003398:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800339a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800339c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80033a0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	3734      	adds	r7, #52	; 0x34
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bcb0      	pop	{r4, r5, r7}
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	08003319 	.word	0x08003319
 80033b4:	08003337 	.word	0x08003337
 80033b8:	0800334f 	.word	0x0800334f

080033bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80033bc:	b5b0      	push	{r4, r5, r7, lr}
 80033be:	b0ba      	sub	sp, #232	; 0xe8
 80033c0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80033c2:	f000 fff1 	bl	80043a8 <HAL_Init>

  /* USER CODE BEGIN Init */
  sensorExtruder = initSensor(1.57, 2);
 80033c6:	4c9e      	ldr	r4, [pc, #632]	; (8003640 <main+0x284>)
 80033c8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80033cc:	2102      	movs	r1, #2
 80033ce:	ed9f 0a9d 	vldr	s0, [pc, #628]	; 8003644 <main+0x288>
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7ff ffca 	bl	800336c <initSensor>
 80033d8:	4625      	mov	r5, r4
 80033da:	f107 0498 	add.w	r4, r7, #152	; 0x98
 80033de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033e2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80033e6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  sensorBack 	 = initSensor(2.56, 6);
 80033ea:	4c97      	ldr	r4, [pc, #604]	; (8003648 <main+0x28c>)
 80033ec:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80033f0:	2106      	movs	r1, #6
 80033f2:	ed9f 0a96 	vldr	s0, [pc, #600]	; 800364c <main+0x290>
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7ff ffb8 	bl	800336c <initSensor>
 80033fc:	4625      	mov	r5, r4
 80033fe:	f107 0498 	add.w	r4, r7, #152	; 0x98
 8003402:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003404:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003406:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800340a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  motor 		 = initMotor(&htim1);
 800340e:	4c90      	ldr	r4, [pc, #576]	; (8003650 <main+0x294>)
 8003410:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003414:	498f      	ldr	r1, [pc, #572]	; (8003654 <main+0x298>)
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff ff60 	bl	80032dc <initMotor>
 800341c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003420:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003422:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003426:	f000 f93d 	bl	80036a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800342a:	f000 fb31 	bl	8003a90 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800342e:	f000 fadb 	bl	80039e8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8003432:	f000 faaf 	bl	8003994 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8003436:	f000 fb01 	bl	8003a3c <MX_USART6_UART_Init>
  MX_TIM1_Init();
 800343a:	f000 fa09 	bl	8003850 <MX_TIM1_Init>
  MX_SPI1_Init();
 800343e:	f000 f99b 	bl	8003778 <MX_SPI1_Init>
  MX_SPI2_Init();
 8003442:	f000 f9cf 	bl	80037e4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  int Blob = 0;
 8003446:	2300      	movs	r3, #0
 8003448:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  float Soll = 1.75;
 800344c:	4b82      	ldr	r3, [pc, #520]	; (8003658 <main+0x29c>)
 800344e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  bool Reg_aktiv = 0;
 8003452:	2300      	movs	r3, #0
 8003454:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf

	char buf[20];
	sprintf(buf, "Soll: %.2f mm", Soll);
 8003458:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800345c:	f7fd f87c 	bl	8000558 <__aeabi_f2d>
 8003460:	4602      	mov	r2, r0
 8003462:	460b      	mov	r3, r1
 8003464:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8003468:	497c      	ldr	r1, [pc, #496]	; (800365c <main+0x2a0>)
 800346a:	f005 fb83 	bl	8008b74 <siprintf>

	ILI9341_Init(&hspi1, LCD_CS_GPIO_Port, LCD_CS_Pin, LCD_DC_GPIO_Port, LCD_DC_Pin, LCD_RST_GPIO_Port, LCD_RST_Pin);
 800346e:	2380      	movs	r3, #128	; 0x80
 8003470:	9302      	str	r3, [sp, #8]
 8003472:	4b7b      	ldr	r3, [pc, #492]	; (8003660 <main+0x2a4>)
 8003474:	9301      	str	r3, [sp, #4]
 8003476:	f44f 7300 	mov.w	r3, #512	; 0x200
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	4b79      	ldr	r3, [pc, #484]	; (8003664 <main+0x2a8>)
 800347e:	2240      	movs	r2, #64	; 0x40
 8003480:	4979      	ldr	r1, [pc, #484]	; (8003668 <main+0x2ac>)
 8003482:	487a      	ldr	r0, [pc, #488]	; (800366c <main+0x2b0>)
 8003484:	f7fd fe70 	bl	8001168 <ILI9341_Init>
	ILI9341_setRotation(2);
 8003488:	2002      	movs	r0, #2
 800348a:	f7fe faf9 	bl	8001a80 <ILI9341_setRotation>
	ILI9341_Fill(COLOR_NAVY);
 800348e:	200f      	movs	r0, #15
 8003490:	f7fd ff4a 	bl	8001328 <ILI9341_Fill>

	TSC2046_Begin(&hspi2, TS_CS_GPIO_Port, TS_CS_Pin);
 8003494:	2220      	movs	r2, #32
 8003496:	4974      	ldr	r1, [pc, #464]	; (8003668 <main+0x2ac>)
 8003498:	4875      	ldr	r0, [pc, #468]	; (8003670 <main+0x2b4>)
 800349a:	f7fe fd3d 	bl	8001f18 <TSC2046_Begin>


HMI_init(Soll);
 800349e:	ed97 0a34 	vldr	s0, [r7, #208]	; 0xd0
 80034a2:	f7fe fde1 	bl	8002068 <HMI_init>
  HAL_TIM_PWM_Start(&htim1, 0);
 80034a6:	2100      	movs	r1, #0
 80034a8:	486a      	ldr	r0, [pc, #424]	; (8003654 <main+0x298>)
 80034aa:	f002 fe3d 	bl	8006128 <HAL_TIM_PWM_Start>
  stateMachine = initStateMachine(&motor);
 80034ae:	4c71      	ldr	r4, [pc, #452]	; (8003674 <main+0x2b8>)
 80034b0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80034b4:	4966      	ldr	r1, [pc, #408]	; (8003650 <main+0x294>)
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff fdae 	bl	8003018 <initStateMachine>
 80034bc:	4625      	mov	r5, r4
 80034be:	f107 0498 	add.w	r4, r7, #152	; 0x98
 80034c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034c6:	6823      	ldr	r3, [r4, #0]
 80034c8:	602b      	str	r3, [r5, #0]
  pidController = pid_init(1.0, 0.0,0.0);
 80034ca:	4c6b      	ldr	r4, [pc, #428]	; (8003678 <main+0x2bc>)
 80034cc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80034d0:	ed9f 1a6a 	vldr	s2, [pc, #424]	; 800367c <main+0x2c0>
 80034d4:	eddf 0a69 	vldr	s1, [pc, #420]	; 800367c <main+0x2c0>
 80034d8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff fe13 	bl	8003108 <pid_init>
 80034e2:	4625      	mov	r5, r4
 80034e4:	f107 0460 	add.w	r4, r7, #96	; 0x60
 80034e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034f4:	6823      	ldr	r3, [r4, #0]
 80034f6:	602b      	str	r3, [r5, #0]
  uartDataPc 		     = createUartDataObject();
 80034f8:	4c61      	ldr	r4, [pc, #388]	; (8003680 <main+0x2c4>)
 80034fa:	463b      	mov	r3, r7
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7ff fca1 	bl	8002e44 <createUartDataObject>
 8003502:	4620      	mov	r0, r4
 8003504:	463b      	mov	r3, r7
 8003506:	2260      	movs	r2, #96	; 0x60
 8003508:	4619      	mov	r1, r3
 800350a:	f006 fb7c 	bl	8009c06 <memcpy>
  uartDataSensorExtruder = createUartDataObject();
 800350e:	4c5d      	ldr	r4, [pc, #372]	; (8003684 <main+0x2c8>)
 8003510:	463b      	mov	r3, r7
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff fc96 	bl	8002e44 <createUartDataObject>
 8003518:	4620      	mov	r0, r4
 800351a:	463b      	mov	r3, r7
 800351c:	2260      	movs	r2, #96	; 0x60
 800351e:	4619      	mov	r1, r3
 8003520:	f006 fb71 	bl	8009c06 <memcpy>
  uartDataSensorBack	 = createUartDataObject();
 8003524:	4c58      	ldr	r4, [pc, #352]	; (8003688 <main+0x2cc>)
 8003526:	463b      	mov	r3, r7
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff fc8b 	bl	8002e44 <createUartDataObject>
 800352e:	4620      	mov	r0, r4
 8003530:	463b      	mov	r3, r7
 8003532:	2260      	movs	r2, #96	; 0x60
 8003534:	4619      	mov	r1, r3
 8003536:	f006 fb66 	bl	8009c06 <memcpy>
  pcSender 		= createPcSendHandler(10);
 800353a:	4c54      	ldr	r4, [pc, #336]	; (800368c <main+0x2d0>)
 800353c:	463b      	mov	r3, r7
 800353e:	210a      	movs	r1, #10
 8003540:	4618      	mov	r0, r3
 8003542:	f7ff fae5 	bl	8002b10 <createPcSendHandler>
 8003546:	4625      	mov	r5, r4
 8003548:	463c      	mov	r4, r7
 800354a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800354c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800354e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003552:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  pcReciever 	= createPcReceiveHandler(&stateMachine,&pidController, &motor, &pcSender, &huart2);
 8003556:	4c4e      	ldr	r4, [pc, #312]	; (8003690 <main+0x2d4>)
 8003558:	4638      	mov	r0, r7
 800355a:	4b4e      	ldr	r3, [pc, #312]	; (8003694 <main+0x2d8>)
 800355c:	9301      	str	r3, [sp, #4]
 800355e:	4b4b      	ldr	r3, [pc, #300]	; (800368c <main+0x2d0>)
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	4b3b      	ldr	r3, [pc, #236]	; (8003650 <main+0x294>)
 8003564:	4a44      	ldr	r2, [pc, #272]	; (8003678 <main+0x2bc>)
 8003566:	4943      	ldr	r1, [pc, #268]	; (8003674 <main+0x2b8>)
 8003568:	f7fe fe16 	bl	8002198 <createPcReceiveHandler>
 800356c:	4625      	mov	r5, r4
 800356e:	463c      	mov	r4, r7
 8003570:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003572:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003574:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003578:	e885 0003 	stmia.w	r5, {r0, r1}
  sensorReciever = createSensorReceiveHandler(&sensorExtruder, &sensorBack);
 800357c:	4c46      	ldr	r4, [pc, #280]	; (8003698 <main+0x2dc>)
 800357e:	463b      	mov	r3, r7
 8003580:	4a31      	ldr	r2, [pc, #196]	; (8003648 <main+0x28c>)
 8003582:	492f      	ldr	r1, [pc, #188]	; (8003640 <main+0x284>)
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff faf5 	bl	8002b74 <createSensorReceiveHandler>
 800358a:	463b      	mov	r3, r7
 800358c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003590:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  HAL_UART_Receive_IT(&huart1, (uint8_t *)uartDataSensorExtruder.data.receivedData, 1);
 8003594:	2201      	movs	r2, #1
 8003596:	493b      	ldr	r1, [pc, #236]	; (8003684 <main+0x2c8>)
 8003598:	4840      	ldr	r0, [pc, #256]	; (800369c <main+0x2e0>)
 800359a:	f003 fcce 	bl	8006f3a <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, (uint8_t *)uartDataSensorBack.data.receivedData, 1);
 800359e:	2201      	movs	r2, #1
 80035a0:	4939      	ldr	r1, [pc, #228]	; (8003688 <main+0x2cc>)
 80035a2:	483f      	ldr	r0, [pc, #252]	; (80036a0 <main+0x2e4>)
 80035a4:	f003 fcc9 	bl	8006f3a <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, (uint8_t *)uartDataPc.data.receivedData, 1);
 80035a8:	2201      	movs	r2, #1
 80035aa:	4935      	ldr	r1, [pc, #212]	; (8003680 <main+0x2c4>)
 80035ac:	4839      	ldr	r0, [pc, #228]	; (8003694 <main+0x2d8>)
 80035ae:	f003 fcc4 	bl	8006f3a <HAL_UART_Receive_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(uartDataPc.data.messageComplete){
 80035b2:	4b33      	ldr	r3, [pc, #204]	; (8003680 <main+0x2c4>)
 80035b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d012      	beq.n	80035e0 <main+0x224>
		processPcInterfaceMessage(&pcReciever, uartDataPc.data.receivedData, uartDataPc.data.dataIndex);
 80035ba:	4b31      	ldr	r3, [pc, #196]	; (8003680 <main+0x2c4>)
 80035bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	461a      	mov	r2, r3
 80035c2:	492f      	ldr	r1, [pc, #188]	; (8003680 <main+0x2c4>)
 80035c4:	4832      	ldr	r0, [pc, #200]	; (8003690 <main+0x2d4>)
 80035c6:	f7fe ff51 	bl	800246c <processPcInterfaceMessage>
		// Zurcksetzen fr die nchste Nachricht
		uartDataPc.data.messageComplete = 0;
 80035ca:	4b2d      	ldr	r3, [pc, #180]	; (8003680 <main+0x2c4>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	645a      	str	r2, [r3, #68]	; 0x44
		uartDataPc.data.dataIndex = 0;
 80035d0:	4b2b      	ldr	r3, [pc, #172]	; (8003680 <main+0x2c4>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_UART_Receive_IT(&huart2, (uint8_t *)uartDataPc.data.receivedData, 1);
 80035d6:	2201      	movs	r2, #1
 80035d8:	4929      	ldr	r1, [pc, #164]	; (8003680 <main+0x2c4>)
 80035da:	482e      	ldr	r0, [pc, #184]	; (8003694 <main+0x2d8>)
 80035dc:	f003 fcad 	bl	8006f3a <HAL_UART_Receive_IT>

	  }
	  if(uartDataSensorExtruder.data.messageComplete){
 80035e0:	4b28      	ldr	r3, [pc, #160]	; (8003684 <main+0x2c8>)
 80035e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d012      	beq.n	800360e <main+0x252>
		processSensorInterfaceMessage(1,&sensorReciever, uartDataSensorExtruder.data.receivedData, uartDataSensorExtruder.data.dataIndex);
 80035e8:	4b26      	ldr	r3, [pc, #152]	; (8003684 <main+0x2c8>)
 80035ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	4a25      	ldr	r2, [pc, #148]	; (8003684 <main+0x2c8>)
 80035f0:	4929      	ldr	r1, [pc, #164]	; (8003698 <main+0x2dc>)
 80035f2:	2001      	movs	r0, #1
 80035f4:	f7ff fbb2 	bl	8002d5c <processSensorInterfaceMessage>
		// Zurcksetzen fr die nchste Nachricht
		uartDataSensorExtruder.data.messageComplete = 0;
 80035f8:	4b22      	ldr	r3, [pc, #136]	; (8003684 <main+0x2c8>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	645a      	str	r2, [r3, #68]	; 0x44
		uartDataSensorExtruder.data.dataIndex = 0;
 80035fe:	4b21      	ldr	r3, [pc, #132]	; (8003684 <main+0x2c8>)
 8003600:	2200      	movs	r2, #0
 8003602:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_UART_Receive_IT(&huart1, (uint8_t *)uartDataSensorExtruder.data.receivedData, 1);
 8003604:	2201      	movs	r2, #1
 8003606:	491f      	ldr	r1, [pc, #124]	; (8003684 <main+0x2c8>)
 8003608:	4824      	ldr	r0, [pc, #144]	; (800369c <main+0x2e0>)
 800360a:	f003 fc96 	bl	8006f3a <HAL_UART_Receive_IT>
	  }
	  if(uartDataSensorBack.data.messageComplete){
 800360e:	4b1e      	ldr	r3, [pc, #120]	; (8003688 <main+0x2cc>)
 8003610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0cd      	beq.n	80035b2 <main+0x1f6>
		processSensorInterfaceMessage(6,&sensorReciever, uartDataSensorBack.data.receivedData, uartDataSensorBack.data.dataIndex);
 8003616:	4b1c      	ldr	r3, [pc, #112]	; (8003688 <main+0x2cc>)
 8003618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361a:	b2db      	uxtb	r3, r3
 800361c:	4a1a      	ldr	r2, [pc, #104]	; (8003688 <main+0x2cc>)
 800361e:	491e      	ldr	r1, [pc, #120]	; (8003698 <main+0x2dc>)
 8003620:	2006      	movs	r0, #6
 8003622:	f7ff fb9b 	bl	8002d5c <processSensorInterfaceMessage>
		// Zurcksetzen fr die nchste Nachricht
		uartDataSensorBack.data.messageComplete = 0;
 8003626:	4b18      	ldr	r3, [pc, #96]	; (8003688 <main+0x2cc>)
 8003628:	2200      	movs	r2, #0
 800362a:	645a      	str	r2, [r3, #68]	; 0x44
		uartDataSensorBack.data.dataIndex = 0;
 800362c:	4b16      	ldr	r3, [pc, #88]	; (8003688 <main+0x2cc>)
 800362e:	2200      	movs	r2, #0
 8003630:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_UART_Receive_IT(&huart6, (uint8_t *)uartDataSensorBack.data.receivedData, 1);
 8003632:	2201      	movs	r2, #1
 8003634:	4914      	ldr	r1, [pc, #80]	; (8003688 <main+0x2cc>)
 8003636:	481a      	ldr	r0, [pc, #104]	; (80036a0 <main+0x2e4>)
 8003638:	f003 fc7f 	bl	8006f3a <HAL_UART_Receive_IT>
	  if(uartDataPc.data.messageComplete){
 800363c:	e7b9      	b.n	80035b2 <main+0x1f6>
 800363e:	bf00      	nop
 8003640:	20000538 	.word	0x20000538
 8003644:	3fc8f5c3 	.word	0x3fc8f5c3
 8003648:	20000558 	.word	0x20000558
 800364c:	4023d70a 	.word	0x4023d70a
 8003650:	20000578 	.word	0x20000578
 8003654:	20000424 	.word	0x20000424
 8003658:	3fe00000 	.word	0x3fe00000
 800365c:	0800c828 	.word	0x0800c828
 8003660:	40020800 	.word	0x40020800
 8003664:	40020000 	.word	0x40020000
 8003668:	40020400 	.word	0x40020400
 800366c:	20000374 	.word	0x20000374
 8003670:	200003cc 	.word	0x200003cc
 8003674:	20000588 	.word	0x20000588
 8003678:	2000059c 	.word	0x2000059c
 800367c:	00000000 	.word	0x00000000
 8003680:	20000614 	.word	0x20000614
 8003684:	20000674 	.word	0x20000674
 8003688:	200006d4 	.word	0x200006d4
 800368c:	200005f4 	.word	0x200005f4
 8003690:	200005dc 	.word	0x200005dc
 8003694:	200004b0 	.word	0x200004b0
 8003698:	200005d0 	.word	0x200005d0
 800369c:	2000046c 	.word	0x2000046c
 80036a0:	200004f4 	.word	0x200004f4

080036a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b094      	sub	sp, #80	; 0x50
 80036a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036aa:	f107 0320 	add.w	r3, r7, #32
 80036ae:	2230      	movs	r2, #48	; 0x30
 80036b0:	2100      	movs	r1, #0
 80036b2:	4618      	mov	r0, r3
 80036b4:	f006 fa6d 	bl	8009b92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036b8:	f107 030c 	add.w	r3, r7, #12
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	605a      	str	r2, [r3, #4]
 80036c2:	609a      	str	r2, [r3, #8]
 80036c4:	60da      	str	r2, [r3, #12]
 80036c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80036c8:	2300      	movs	r3, #0
 80036ca:	60bb      	str	r3, [r7, #8]
 80036cc:	4b28      	ldr	r3, [pc, #160]	; (8003770 <SystemClock_Config+0xcc>)
 80036ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d0:	4a27      	ldr	r2, [pc, #156]	; (8003770 <SystemClock_Config+0xcc>)
 80036d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036d6:	6413      	str	r3, [r2, #64]	; 0x40
 80036d8:	4b25      	ldr	r3, [pc, #148]	; (8003770 <SystemClock_Config+0xcc>)
 80036da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80036e4:	2300      	movs	r3, #0
 80036e6:	607b      	str	r3, [r7, #4]
 80036e8:	4b22      	ldr	r3, [pc, #136]	; (8003774 <SystemClock_Config+0xd0>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a21      	ldr	r2, [pc, #132]	; (8003774 <SystemClock_Config+0xd0>)
 80036ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	4b1f      	ldr	r3, [pc, #124]	; (8003774 <SystemClock_Config+0xd0>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80036fc:	607b      	str	r3, [r7, #4]
 80036fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003700:	2302      	movs	r3, #2
 8003702:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003704:	2301      	movs	r3, #1
 8003706:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003708:	2310      	movs	r3, #16
 800370a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800370c:	2302      	movs	r3, #2
 800370e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003710:	2300      	movs	r3, #0
 8003712:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8003714:	2310      	movs	r3, #16
 8003716:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003718:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800371c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800371e:	2304      	movs	r3, #4
 8003720:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003722:	2304      	movs	r3, #4
 8003724:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003726:	f107 0320 	add.w	r3, r7, #32
 800372a:	4618      	mov	r0, r3
 800372c:	f001 fa14 	bl	8004b58 <HAL_RCC_OscConfig>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003736:	f000 fabd 	bl	8003cb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800373a:	230f      	movs	r3, #15
 800373c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800373e:	2302      	movs	r3, #2
 8003740:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003746:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800374a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800374c:	2300      	movs	r3, #0
 800374e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003750:	f107 030c 	add.w	r3, r7, #12
 8003754:	2102      	movs	r1, #2
 8003756:	4618      	mov	r0, r3
 8003758:	f001 fc76 	bl	8005048 <HAL_RCC_ClockConfig>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003762:	f000 faa7 	bl	8003cb4 <Error_Handler>
  }
}
 8003766:	bf00      	nop
 8003768:	3750      	adds	r7, #80	; 0x50
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	40023800 	.word	0x40023800
 8003774:	40007000 	.word	0x40007000

08003778 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800377c:	4b17      	ldr	r3, [pc, #92]	; (80037dc <MX_SPI1_Init+0x64>)
 800377e:	4a18      	ldr	r2, [pc, #96]	; (80037e0 <MX_SPI1_Init+0x68>)
 8003780:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003782:	4b16      	ldr	r3, [pc, #88]	; (80037dc <MX_SPI1_Init+0x64>)
 8003784:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003788:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800378a:	4b14      	ldr	r3, [pc, #80]	; (80037dc <MX_SPI1_Init+0x64>)
 800378c:	2200      	movs	r2, #0
 800378e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003790:	4b12      	ldr	r3, [pc, #72]	; (80037dc <MX_SPI1_Init+0x64>)
 8003792:	2200      	movs	r2, #0
 8003794:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003796:	4b11      	ldr	r3, [pc, #68]	; (80037dc <MX_SPI1_Init+0x64>)
 8003798:	2200      	movs	r2, #0
 800379a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800379c:	4b0f      	ldr	r3, [pc, #60]	; (80037dc <MX_SPI1_Init+0x64>)
 800379e:	2200      	movs	r2, #0
 80037a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80037a2:	4b0e      	ldr	r3, [pc, #56]	; (80037dc <MX_SPI1_Init+0x64>)
 80037a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037aa:	4b0c      	ldr	r3, [pc, #48]	; (80037dc <MX_SPI1_Init+0x64>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80037b0:	4b0a      	ldr	r3, [pc, #40]	; (80037dc <MX_SPI1_Init+0x64>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80037b6:	4b09      	ldr	r3, [pc, #36]	; (80037dc <MX_SPI1_Init+0x64>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037bc:	4b07      	ldr	r3, [pc, #28]	; (80037dc <MX_SPI1_Init+0x64>)
 80037be:	2200      	movs	r2, #0
 80037c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80037c2:	4b06      	ldr	r3, [pc, #24]	; (80037dc <MX_SPI1_Init+0x64>)
 80037c4:	220a      	movs	r2, #10
 80037c6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80037c8:	4804      	ldr	r0, [pc, #16]	; (80037dc <MX_SPI1_Init+0x64>)
 80037ca:	f001 fe5d 	bl	8005488 <HAL_SPI_Init>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80037d4:	f000 fa6e 	bl	8003cb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80037d8:	bf00      	nop
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	20000374 	.word	0x20000374
 80037e0:	40013000 	.word	0x40013000

080037e4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80037e8:	4b17      	ldr	r3, [pc, #92]	; (8003848 <MX_SPI2_Init+0x64>)
 80037ea:	4a18      	ldr	r2, [pc, #96]	; (800384c <MX_SPI2_Init+0x68>)
 80037ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80037ee:	4b16      	ldr	r3, [pc, #88]	; (8003848 <MX_SPI2_Init+0x64>)
 80037f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80037f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80037f6:	4b14      	ldr	r3, [pc, #80]	; (8003848 <MX_SPI2_Init+0x64>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80037fc:	4b12      	ldr	r3, [pc, #72]	; (8003848 <MX_SPI2_Init+0x64>)
 80037fe:	2200      	movs	r2, #0
 8003800:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003802:	4b11      	ldr	r3, [pc, #68]	; (8003848 <MX_SPI2_Init+0x64>)
 8003804:	2200      	movs	r2, #0
 8003806:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003808:	4b0f      	ldr	r3, [pc, #60]	; (8003848 <MX_SPI2_Init+0x64>)
 800380a:	2200      	movs	r2, #0
 800380c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800380e:	4b0e      	ldr	r3, [pc, #56]	; (8003848 <MX_SPI2_Init+0x64>)
 8003810:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003814:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003816:	4b0c      	ldr	r3, [pc, #48]	; (8003848 <MX_SPI2_Init+0x64>)
 8003818:	2210      	movs	r2, #16
 800381a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800381c:	4b0a      	ldr	r3, [pc, #40]	; (8003848 <MX_SPI2_Init+0x64>)
 800381e:	2200      	movs	r2, #0
 8003820:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003822:	4b09      	ldr	r3, [pc, #36]	; (8003848 <MX_SPI2_Init+0x64>)
 8003824:	2200      	movs	r2, #0
 8003826:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003828:	4b07      	ldr	r3, [pc, #28]	; (8003848 <MX_SPI2_Init+0x64>)
 800382a:	2200      	movs	r2, #0
 800382c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800382e:	4b06      	ldr	r3, [pc, #24]	; (8003848 <MX_SPI2_Init+0x64>)
 8003830:	220a      	movs	r2, #10
 8003832:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003834:	4804      	ldr	r0, [pc, #16]	; (8003848 <MX_SPI2_Init+0x64>)
 8003836:	f001 fe27 	bl	8005488 <HAL_SPI_Init>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003840:	f000 fa38 	bl	8003cb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003844:	bf00      	nop
 8003846:	bd80      	pop	{r7, pc}
 8003848:	200003cc 	.word	0x200003cc
 800384c:	40003800 	.word	0x40003800

08003850 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b096      	sub	sp, #88	; 0x58
 8003854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003856:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	605a      	str	r2, [r3, #4]
 8003860:	609a      	str	r2, [r3, #8]
 8003862:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003864:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]
 800386c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800386e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	605a      	str	r2, [r3, #4]
 8003878:	609a      	str	r2, [r3, #8]
 800387a:	60da      	str	r2, [r3, #12]
 800387c:	611a      	str	r2, [r3, #16]
 800387e:	615a      	str	r2, [r3, #20]
 8003880:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003882:	1d3b      	adds	r3, r7, #4
 8003884:	2220      	movs	r2, #32
 8003886:	2100      	movs	r1, #0
 8003888:	4618      	mov	r0, r3
 800388a:	f006 f982 	bl	8009b92 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800388e:	4b3f      	ldr	r3, [pc, #252]	; (800398c <MX_TIM1_Init+0x13c>)
 8003890:	4a3f      	ldr	r2, [pc, #252]	; (8003990 <MX_TIM1_Init+0x140>)
 8003892:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4;
 8003894:	4b3d      	ldr	r3, [pc, #244]	; (800398c <MX_TIM1_Init+0x13c>)
 8003896:	2204      	movs	r2, #4
 8003898:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800389a:	4b3c      	ldr	r3, [pc, #240]	; (800398c <MX_TIM1_Init+0x13c>)
 800389c:	2200      	movs	r2, #0
 800389e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80038a0:	4b3a      	ldr	r3, [pc, #232]	; (800398c <MX_TIM1_Init+0x13c>)
 80038a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80038a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038a8:	4b38      	ldr	r3, [pc, #224]	; (800398c <MX_TIM1_Init+0x13c>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80038ae:	4b37      	ldr	r3, [pc, #220]	; (800398c <MX_TIM1_Init+0x13c>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038b4:	4b35      	ldr	r3, [pc, #212]	; (800398c <MX_TIM1_Init+0x13c>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80038ba:	4834      	ldr	r0, [pc, #208]	; (800398c <MX_TIM1_Init+0x13c>)
 80038bc:	f002 fb8c 	bl	8005fd8 <HAL_TIM_Base_Init>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80038c6:	f000 f9f5 	bl	8003cb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038ce:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80038d0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80038d4:	4619      	mov	r1, r3
 80038d6:	482d      	ldr	r0, [pc, #180]	; (800398c <MX_TIM1_Init+0x13c>)
 80038d8:	f002 fdfc 	bl	80064d4 <HAL_TIM_ConfigClockSource>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80038e2:	f000 f9e7 	bl	8003cb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80038e6:	4829      	ldr	r0, [pc, #164]	; (800398c <MX_TIM1_Init+0x13c>)
 80038e8:	f002 fbc5 	bl	8006076 <HAL_TIM_PWM_Init>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80038f2:	f000 f9df 	bl	8003cb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038f6:	2300      	movs	r3, #0
 80038f8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038fa:	2300      	movs	r3, #0
 80038fc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80038fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003902:	4619      	mov	r1, r3
 8003904:	4821      	ldr	r0, [pc, #132]	; (800398c <MX_TIM1_Init+0x13c>)
 8003906:	f003 f979 	bl	8006bfc <HAL_TIMEx_MasterConfigSynchronization>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003910:	f000 f9d0 	bl	8003cb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003914:	2360      	movs	r3, #96	; 0x60
 8003916:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 13125-1;
 8003918:	f243 3344 	movw	r3, #13124	; 0x3344
 800391c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800391e:	2300      	movs	r3, #0
 8003920:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003922:	2300      	movs	r3, #0
 8003924:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003926:	2300      	movs	r3, #0
 8003928:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800392a:	2300      	movs	r3, #0
 800392c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800392e:	2300      	movs	r3, #0
 8003930:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003932:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003936:	2200      	movs	r2, #0
 8003938:	4619      	mov	r1, r3
 800393a:	4814      	ldr	r0, [pc, #80]	; (800398c <MX_TIM1_Init+0x13c>)
 800393c:	f002 fd08 	bl	8006350 <HAL_TIM_PWM_ConfigChannel>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8003946:	f000 f9b5 	bl	8003cb4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800394a:	2300      	movs	r3, #0
 800394c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800394e:	2300      	movs	r3, #0
 8003950:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003952:	2300      	movs	r3, #0
 8003954:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003956:	2300      	movs	r3, #0
 8003958:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800395a:	2300      	movs	r3, #0
 800395c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800395e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003962:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003964:	2300      	movs	r3, #0
 8003966:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003968:	1d3b      	adds	r3, r7, #4
 800396a:	4619      	mov	r1, r3
 800396c:	4807      	ldr	r0, [pc, #28]	; (800398c <MX_TIM1_Init+0x13c>)
 800396e:	f003 f9b3 	bl	8006cd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8003978:	f000 f99c 	bl	8003cb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800397c:	4803      	ldr	r0, [pc, #12]	; (800398c <MX_TIM1_Init+0x13c>)
 800397e:	f000 faa5 	bl	8003ecc <HAL_TIM_MspPostInit>

}
 8003982:	bf00      	nop
 8003984:	3758      	adds	r7, #88	; 0x58
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	20000424 	.word	0x20000424
 8003990:	40010000 	.word	0x40010000

08003994 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003998:	4b11      	ldr	r3, [pc, #68]	; (80039e0 <MX_USART1_UART_Init+0x4c>)
 800399a:	4a12      	ldr	r2, [pc, #72]	; (80039e4 <MX_USART1_UART_Init+0x50>)
 800399c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800399e:	4b10      	ldr	r3, [pc, #64]	; (80039e0 <MX_USART1_UART_Init+0x4c>)
 80039a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80039a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80039a6:	4b0e      	ldr	r3, [pc, #56]	; (80039e0 <MX_USART1_UART_Init+0x4c>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80039ac:	4b0c      	ldr	r3, [pc, #48]	; (80039e0 <MX_USART1_UART_Init+0x4c>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80039b2:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <MX_USART1_UART_Init+0x4c>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80039b8:	4b09      	ldr	r3, [pc, #36]	; (80039e0 <MX_USART1_UART_Init+0x4c>)
 80039ba:	220c      	movs	r2, #12
 80039bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039be:	4b08      	ldr	r3, [pc, #32]	; (80039e0 <MX_USART1_UART_Init+0x4c>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80039c4:	4b06      	ldr	r3, [pc, #24]	; (80039e0 <MX_USART1_UART_Init+0x4c>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80039ca:	4805      	ldr	r0, [pc, #20]	; (80039e0 <MX_USART1_UART_Init+0x4c>)
 80039cc:	f003 f9d6 	bl	8006d7c <HAL_UART_Init>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80039d6:	f000 f96d 	bl	8003cb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80039da:	bf00      	nop
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	2000046c 	.word	0x2000046c
 80039e4:	40011000 	.word	0x40011000

080039e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039ec:	4b11      	ldr	r3, [pc, #68]	; (8003a34 <MX_USART2_UART_Init+0x4c>)
 80039ee:	4a12      	ldr	r2, [pc, #72]	; (8003a38 <MX_USART2_UART_Init+0x50>)
 80039f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80039f2:	4b10      	ldr	r3, [pc, #64]	; (8003a34 <MX_USART2_UART_Init+0x4c>)
 80039f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80039f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039fa:	4b0e      	ldr	r3, [pc, #56]	; (8003a34 <MX_USART2_UART_Init+0x4c>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003a00:	4b0c      	ldr	r3, [pc, #48]	; (8003a34 <MX_USART2_UART_Init+0x4c>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003a06:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <MX_USART2_UART_Init+0x4c>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003a0c:	4b09      	ldr	r3, [pc, #36]	; (8003a34 <MX_USART2_UART_Init+0x4c>)
 8003a0e:	220c      	movs	r2, #12
 8003a10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a12:	4b08      	ldr	r3, [pc, #32]	; (8003a34 <MX_USART2_UART_Init+0x4c>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a18:	4b06      	ldr	r3, [pc, #24]	; (8003a34 <MX_USART2_UART_Init+0x4c>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a1e:	4805      	ldr	r0, [pc, #20]	; (8003a34 <MX_USART2_UART_Init+0x4c>)
 8003a20:	f003 f9ac 	bl	8006d7c <HAL_UART_Init>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003a2a:	f000 f943 	bl	8003cb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a2e:	bf00      	nop
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	200004b0 	.word	0x200004b0
 8003a38:	40004400 	.word	0x40004400

08003a3c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003a40:	4b11      	ldr	r3, [pc, #68]	; (8003a88 <MX_USART6_UART_Init+0x4c>)
 8003a42:	4a12      	ldr	r2, [pc, #72]	; (8003a8c <MX_USART6_UART_Init+0x50>)
 8003a44:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8003a46:	4b10      	ldr	r3, [pc, #64]	; (8003a88 <MX_USART6_UART_Init+0x4c>)
 8003a48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003a4c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003a4e:	4b0e      	ldr	r3, [pc, #56]	; (8003a88 <MX_USART6_UART_Init+0x4c>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003a54:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <MX_USART6_UART_Init+0x4c>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003a5a:	4b0b      	ldr	r3, [pc, #44]	; (8003a88 <MX_USART6_UART_Init+0x4c>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003a60:	4b09      	ldr	r3, [pc, #36]	; (8003a88 <MX_USART6_UART_Init+0x4c>)
 8003a62:	220c      	movs	r2, #12
 8003a64:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a66:	4b08      	ldr	r3, [pc, #32]	; (8003a88 <MX_USART6_UART_Init+0x4c>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a6c:	4b06      	ldr	r3, [pc, #24]	; (8003a88 <MX_USART6_UART_Init+0x4c>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003a72:	4805      	ldr	r0, [pc, #20]	; (8003a88 <MX_USART6_UART_Init+0x4c>)
 8003a74:	f003 f982 	bl	8006d7c <HAL_UART_Init>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003a7e:	f000 f919 	bl	8003cb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003a82:	bf00      	nop
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	200004f4 	.word	0x200004f4
 8003a8c:	40011400 	.word	0x40011400

08003a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08a      	sub	sp, #40	; 0x28
 8003a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a96:	f107 0314 	add.w	r3, r7, #20
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	601a      	str	r2, [r3, #0]
 8003a9e:	605a      	str	r2, [r3, #4]
 8003aa0:	609a      	str	r2, [r3, #8]
 8003aa2:	60da      	str	r2, [r3, #12]
 8003aa4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	613b      	str	r3, [r7, #16]
 8003aaa:	4b41      	ldr	r3, [pc, #260]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aae:	4a40      	ldr	r2, [pc, #256]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003ab0:	f043 0304 	orr.w	r3, r3, #4
 8003ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ab6:	4b3e      	ldr	r3, [pc, #248]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	613b      	str	r3, [r7, #16]
 8003ac0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60fb      	str	r3, [r7, #12]
 8003ac6:	4b3a      	ldr	r3, [pc, #232]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aca:	4a39      	ldr	r2, [pc, #228]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003acc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ad2:	4b37      	ldr	r3, [pc, #220]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ada:	60fb      	str	r3, [r7, #12]
 8003adc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ade:	2300      	movs	r3, #0
 8003ae0:	60bb      	str	r3, [r7, #8]
 8003ae2:	4b33      	ldr	r3, [pc, #204]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae6:	4a32      	ldr	r2, [pc, #200]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003ae8:	f043 0301 	orr.w	r3, r3, #1
 8003aec:	6313      	str	r3, [r2, #48]	; 0x30
 8003aee:	4b30      	ldr	r3, [pc, #192]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	60bb      	str	r3, [r7, #8]
 8003af8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	607b      	str	r3, [r7, #4]
 8003afe:	4b2c      	ldr	r3, [pc, #176]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b02:	4a2b      	ldr	r2, [pc, #172]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003b04:	f043 0302 	orr.w	r3, r3, #2
 8003b08:	6313      	str	r3, [r2, #48]	; 0x30
 8003b0a:	4b29      	ldr	r3, [pc, #164]	; (8003bb0 <MX_GPIO_Init+0x120>)
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	607b      	str	r3, [r7, #4]
 8003b14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 8003b16:	2200      	movs	r2, #0
 8003b18:	f44f 7108 	mov.w	r1, #544	; 0x220
 8003b1c:	4825      	ldr	r0, [pc, #148]	; (8003bb4 <MX_GPIO_Init+0x124>)
 8003b1e:	f001 f801 	bl	8004b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8003b22:	2200      	movs	r2, #0
 8003b24:	2180      	movs	r1, #128	; 0x80
 8003b26:	4824      	ldr	r0, [pc, #144]	; (8003bb8 <MX_GPIO_Init+0x128>)
 8003b28:	f000 fffc 	bl	8004b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TS_CS_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	2160      	movs	r1, #96	; 0x60
 8003b30:	4822      	ldr	r0, [pc, #136]	; (8003bbc <MX_GPIO_Init+0x12c>)
 8003b32:	f000 fff7 	bl	8004b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003b36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003b3c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b42:	2300      	movs	r3, #0
 8003b44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003b46:	f107 0314 	add.w	r3, r7, #20
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	481a      	ldr	r0, [pc, #104]	; (8003bb8 <MX_GPIO_Init+0x128>)
 8003b4e:	f000 fe65 	bl	800481c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = LED_Pin|LCD_DC_Pin;
 8003b52:	f44f 7308 	mov.w	r3, #544	; 0x220
 8003b56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b60:	2300      	movs	r3, #0
 8003b62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b64:	f107 0314 	add.w	r3, r7, #20
 8003b68:	4619      	mov	r1, r3
 8003b6a:	4812      	ldr	r0, [pc, #72]	; (8003bb4 <MX_GPIO_Init+0x124>)
 8003b6c:	f000 fe56 	bl	800481c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8003b70:	2380      	movs	r3, #128	; 0x80
 8003b72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b74:	2301      	movs	r3, #1
 8003b76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8003b80:	f107 0314 	add.w	r3, r7, #20
 8003b84:	4619      	mov	r1, r3
 8003b86:	480c      	ldr	r0, [pc, #48]	; (8003bb8 <MX_GPIO_Init+0x128>)
 8003b88:	f000 fe48 	bl	800481c <HAL_GPIO_Init>

  /*Configure GPIO pins : TS_CS_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = TS_CS_Pin|LCD_CS_Pin;
 8003b8c:	2360      	movs	r3, #96	; 0x60
 8003b8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b90:	2301      	movs	r3, #1
 8003b92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b94:	2300      	movs	r3, #0
 8003b96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b9c:	f107 0314 	add.w	r3, r7, #20
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	4806      	ldr	r0, [pc, #24]	; (8003bbc <MX_GPIO_Init+0x12c>)
 8003ba4:	f000 fe3a 	bl	800481c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003ba8:	bf00      	nop
 8003baa:	3728      	adds	r7, #40	; 0x28
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	40020000 	.word	0x40020000
 8003bb8:	40020800 	.word	0x40020800
 8003bbc:	40020400 	.word	0x40020400

08003bc0 <processUartData>:

/* USER CODE BEGIN 4 */
void processUartData(UART_HandleTypeDef *huart, UartDataObject *uartData) {
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  if (uartData->data.dataIndex == 0 && uartData->data.receivedData[0] != '?' && uartData->data.receivedData[0] != '!') {
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d111      	bne.n	8003bf6 <processUartData+0x36>
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	2b3f      	cmp	r3, #63	; 0x3f
 8003bd8:	d00d      	beq.n	8003bf6 <processUartData+0x36>
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	2b21      	cmp	r3, #33	; 0x21
 8003be0:	d009      	beq.n	8003bf6 <processUartData+0x36>
    // Fehlerhafte Startbyte, Nachricht ignorieren
    uartData->data.dataIndex = 0;
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2200      	movs	r2, #0
 8003be6:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_UART_Receive_IT(huart, &uartData->data.receivedData[0], 1);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	2201      	movs	r2, #1
 8003bec:	4619      	mov	r1, r3
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f003 f9a3 	bl	8006f3a <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(huart, &uartData->data.receivedData[0], 1);
  } else {
    uartData->data.dataIndex++;
    HAL_UART_Receive_IT(huart, (uint8_t *)&uartData->data.receivedData[uartData->data.dataIndex], 1);
  }
}
 8003bf4:	e02b      	b.n	8003c4e <processUartData+0x8e>
  } else if (uartData->data.receivedData[uartData->data.dataIndex] == '\r') {
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfa:	683a      	ldr	r2, [r7, #0]
 8003bfc:	5cd3      	ldrb	r3, [r2, r3]
 8003bfe:	2b0d      	cmp	r3, #13
 8003c00:	d109      	bne.n	8003c16 <processUartData+0x56>
    uartData->data.receivedData[uartData->data.dataIndex + 1] = '\0';  // Null-Terminierung hinzufgen
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	3301      	adds	r3, #1
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	54d1      	strb	r1, [r2, r3]
    uartData->data.messageComplete = 1;
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	2201      	movs	r2, #1
 8003c12:	645a      	str	r2, [r3, #68]	; 0x44
}
 8003c14:	e01b      	b.n	8003c4e <processUartData+0x8e>
  } else if (uartData->data.dataIndex >= sizeof(uartData->data.receivedData) - 1) {
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	2b3e      	cmp	r3, #62	; 0x3e
 8003c1c:	d909      	bls.n	8003c32 <processUartData+0x72>
    uartData->data.dataIndex = 0;
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	2200      	movs	r2, #0
 8003c22:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_UART_Receive_IT(huart, &uartData->data.receivedData[0], 1);
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	2201      	movs	r2, #1
 8003c28:	4619      	mov	r1, r3
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f003 f985 	bl	8006f3a <HAL_UART_Receive_IT>
}
 8003c30:	e00d      	b.n	8003c4e <processUartData+0x8e>
    uartData->data.dataIndex++;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	1c5a      	adds	r2, r3, #1
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_UART_Receive_IT(huart, (uint8_t *)&uartData->data.receivedData[uartData->data.dataIndex], 1);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	4413      	add	r3, r2
 8003c44:	2201      	movs	r2, #1
 8003c46:	4619      	mov	r1, r3
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f003 f976 	bl	8006f3a <HAL_UART_Receive_IT>
}
 8003c4e:	bf00      	nop
 8003c50:	3708      	adds	r7, #8
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
	...

08003c58 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  if (huart == &huart2) {
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a0e      	ldr	r2, [pc, #56]	; (8003c9c <HAL_UART_RxCpltCallback+0x44>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d104      	bne.n	8003c72 <HAL_UART_RxCpltCallback+0x1a>
    processUartData(&huart2, &uartDataPc);
 8003c68:	490d      	ldr	r1, [pc, #52]	; (8003ca0 <HAL_UART_RxCpltCallback+0x48>)
 8003c6a:	480c      	ldr	r0, [pc, #48]	; (8003c9c <HAL_UART_RxCpltCallback+0x44>)
 8003c6c:	f7ff ffa8 	bl	8003bc0 <processUartData>
  }else if (huart == &huart1){
	processUartData(&huart1, &uartDataSensorExtruder);
  }else if (huart == &huart6){
	  processUartData(&huart6, &uartDataSensorBack);
  }
}
 8003c70:	e010      	b.n	8003c94 <HAL_UART_RxCpltCallback+0x3c>
  }else if (huart == &huart1){
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a0b      	ldr	r2, [pc, #44]	; (8003ca4 <HAL_UART_RxCpltCallback+0x4c>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d104      	bne.n	8003c84 <HAL_UART_RxCpltCallback+0x2c>
	processUartData(&huart1, &uartDataSensorExtruder);
 8003c7a:	490b      	ldr	r1, [pc, #44]	; (8003ca8 <HAL_UART_RxCpltCallback+0x50>)
 8003c7c:	4809      	ldr	r0, [pc, #36]	; (8003ca4 <HAL_UART_RxCpltCallback+0x4c>)
 8003c7e:	f7ff ff9f 	bl	8003bc0 <processUartData>
}
 8003c82:	e007      	b.n	8003c94 <HAL_UART_RxCpltCallback+0x3c>
  }else if (huart == &huart6){
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a09      	ldr	r2, [pc, #36]	; (8003cac <HAL_UART_RxCpltCallback+0x54>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d103      	bne.n	8003c94 <HAL_UART_RxCpltCallback+0x3c>
	  processUartData(&huart6, &uartDataSensorBack);
 8003c8c:	4908      	ldr	r1, [pc, #32]	; (8003cb0 <HAL_UART_RxCpltCallback+0x58>)
 8003c8e:	4807      	ldr	r0, [pc, #28]	; (8003cac <HAL_UART_RxCpltCallback+0x54>)
 8003c90:	f7ff ff96 	bl	8003bc0 <processUartData>
}
 8003c94:	bf00      	nop
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	200004b0 	.word	0x200004b0
 8003ca0:	20000614 	.word	0x20000614
 8003ca4:	2000046c 	.word	0x2000046c
 8003ca8:	20000674 	.word	0x20000674
 8003cac:	200004f4 	.word	0x200004f4
 8003cb0:	200006d4 	.word	0x200006d4

08003cb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003cb8:	b672      	cpsid	i
}
 8003cba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003cbc:	e7fe      	b.n	8003cbc <Error_Handler+0x8>
	...

08003cc0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	607b      	str	r3, [r7, #4]
 8003cca:	4b10      	ldr	r3, [pc, #64]	; (8003d0c <HAL_MspInit+0x4c>)
 8003ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cce:	4a0f      	ldr	r2, [pc, #60]	; (8003d0c <HAL_MspInit+0x4c>)
 8003cd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cd4:	6453      	str	r3, [r2, #68]	; 0x44
 8003cd6:	4b0d      	ldr	r3, [pc, #52]	; (8003d0c <HAL_MspInit+0x4c>)
 8003cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cde:	607b      	str	r3, [r7, #4]
 8003ce0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	603b      	str	r3, [r7, #0]
 8003ce6:	4b09      	ldr	r3, [pc, #36]	; (8003d0c <HAL_MspInit+0x4c>)
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cea:	4a08      	ldr	r2, [pc, #32]	; (8003d0c <HAL_MspInit+0x4c>)
 8003cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8003cf2:	4b06      	ldr	r3, [pc, #24]	; (8003d0c <HAL_MspInit+0x4c>)
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cfa:	603b      	str	r3, [r7, #0]
 8003cfc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003cfe:	2007      	movs	r0, #7
 8003d00:	f000 fcb8 	bl	8004674 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d04:	bf00      	nop
 8003d06:	3708      	adds	r7, #8
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	40023800 	.word	0x40023800

08003d10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b08e      	sub	sp, #56	; 0x38
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	605a      	str	r2, [r3, #4]
 8003d22:	609a      	str	r2, [r3, #8]
 8003d24:	60da      	str	r2, [r3, #12]
 8003d26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a50      	ldr	r2, [pc, #320]	; (8003e70 <HAL_SPI_MspInit+0x160>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d14a      	bne.n	8003dc8 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003d32:	2300      	movs	r3, #0
 8003d34:	623b      	str	r3, [r7, #32]
 8003d36:	4b4f      	ldr	r3, [pc, #316]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3a:	4a4e      	ldr	r2, [pc, #312]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003d3c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003d40:	6453      	str	r3, [r2, #68]	; 0x44
 8003d42:	4b4c      	ldr	r3, [pc, #304]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d4a:	623b      	str	r3, [r7, #32]
 8003d4c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d4e:	2300      	movs	r3, #0
 8003d50:	61fb      	str	r3, [r7, #28]
 8003d52:	4b48      	ldr	r3, [pc, #288]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	4a47      	ldr	r2, [pc, #284]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003d58:	f043 0301 	orr.w	r3, r3, #1
 8003d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d5e:	4b45      	ldr	r3, [pc, #276]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	61fb      	str	r3, [r7, #28]
 8003d68:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	61bb      	str	r3, [r7, #24]
 8003d6e:	4b41      	ldr	r3, [pc, #260]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d72:	4a40      	ldr	r2, [pc, #256]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003d74:	f043 0302 	orr.w	r3, r3, #2
 8003d78:	6313      	str	r3, [r2, #48]	; 0x30
 8003d7a:	4b3e      	ldr	r3, [pc, #248]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	61bb      	str	r3, [r7, #24]
 8003d84:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d86:	23c0      	movs	r3, #192	; 0xc0
 8003d88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d92:	2303      	movs	r3, #3
 8003d94:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003d96:	2305      	movs	r3, #5
 8003d98:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d9e:	4619      	mov	r1, r3
 8003da0:	4835      	ldr	r0, [pc, #212]	; (8003e78 <HAL_SPI_MspInit+0x168>)
 8003da2:	f000 fd3b 	bl	800481c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003da6:	2308      	movs	r3, #8
 8003da8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003daa:	2302      	movs	r3, #2
 8003dac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dae:	2300      	movs	r3, #0
 8003db0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003db2:	2303      	movs	r3, #3
 8003db4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003db6:	2305      	movs	r3, #5
 8003db8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	482e      	ldr	r0, [pc, #184]	; (8003e7c <HAL_SPI_MspInit+0x16c>)
 8003dc2:	f000 fd2b 	bl	800481c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003dc6:	e04f      	b.n	8003e68 <HAL_SPI_MspInit+0x158>
  else if(hspi->Instance==SPI2)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a2c      	ldr	r2, [pc, #176]	; (8003e80 <HAL_SPI_MspInit+0x170>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d14a      	bne.n	8003e68 <HAL_SPI_MspInit+0x158>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	4b27      	ldr	r3, [pc, #156]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dda:	4a26      	ldr	r2, [pc, #152]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003ddc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003de0:	6413      	str	r3, [r2, #64]	; 0x40
 8003de2:	4b24      	ldr	r3, [pc, #144]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003dea:	617b      	str	r3, [r7, #20]
 8003dec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003dee:	2300      	movs	r3, #0
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	4b20      	ldr	r3, [pc, #128]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df6:	4a1f      	ldr	r2, [pc, #124]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003df8:	f043 0304 	orr.w	r3, r3, #4
 8003dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dfe:	4b1d      	ldr	r3, [pc, #116]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e02:	f003 0304 	and.w	r3, r3, #4
 8003e06:	613b      	str	r3, [r7, #16]
 8003e08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	60fb      	str	r3, [r7, #12]
 8003e0e:	4b19      	ldr	r3, [pc, #100]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e12:	4a18      	ldr	r2, [pc, #96]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003e14:	f043 0302 	orr.w	r3, r3, #2
 8003e18:	6313      	str	r3, [r2, #48]	; 0x30
 8003e1a:	4b16      	ldr	r3, [pc, #88]	; (8003e74 <HAL_SPI_MspInit+0x164>)
 8003e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	60fb      	str	r3, [r7, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TS_DO_Pin|T_DIN_Pin;
 8003e26:	230c      	movs	r3, #12
 8003e28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e2a:	2302      	movs	r3, #2
 8003e2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e32:	2303      	movs	r3, #3
 8003e34:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e36:	2305      	movs	r3, #5
 8003e38:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e3e:	4619      	mov	r1, r3
 8003e40:	4810      	ldr	r0, [pc, #64]	; (8003e84 <HAL_SPI_MspInit+0x174>)
 8003e42:	f000 fceb 	bl	800481c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e50:	2300      	movs	r3, #0
 8003e52:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e54:	2303      	movs	r3, #3
 8003e56:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e58:	2305      	movs	r3, #5
 8003e5a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e60:	4619      	mov	r1, r3
 8003e62:	4806      	ldr	r0, [pc, #24]	; (8003e7c <HAL_SPI_MspInit+0x16c>)
 8003e64:	f000 fcda 	bl	800481c <HAL_GPIO_Init>
}
 8003e68:	bf00      	nop
 8003e6a:	3738      	adds	r7, #56	; 0x38
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40013000 	.word	0x40013000
 8003e74:	40023800 	.word	0x40023800
 8003e78:	40020000 	.word	0x40020000
 8003e7c:	40020400 	.word	0x40020400
 8003e80:	40003800 	.word	0x40003800
 8003e84:	40020800 	.word	0x40020800

08003e88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a0b      	ldr	r2, [pc, #44]	; (8003ec4 <HAL_TIM_Base_MspInit+0x3c>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d10d      	bne.n	8003eb6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	4b0a      	ldr	r3, [pc, #40]	; (8003ec8 <HAL_TIM_Base_MspInit+0x40>)
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea2:	4a09      	ldr	r2, [pc, #36]	; (8003ec8 <HAL_TIM_Base_MspInit+0x40>)
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	6453      	str	r3, [r2, #68]	; 0x44
 8003eaa:	4b07      	ldr	r3, [pc, #28]	; (8003ec8 <HAL_TIM_Base_MspInit+0x40>)
 8003eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003eb6:	bf00      	nop
 8003eb8:	3714      	adds	r7, #20
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	40010000 	.word	0x40010000
 8003ec8:	40023800 	.word	0x40023800

08003ecc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b088      	sub	sp, #32
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed4:	f107 030c 	add.w	r3, r7, #12
 8003ed8:	2200      	movs	r2, #0
 8003eda:	601a      	str	r2, [r3, #0]
 8003edc:	605a      	str	r2, [r3, #4]
 8003ede:	609a      	str	r2, [r3, #8]
 8003ee0:	60da      	str	r2, [r3, #12]
 8003ee2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a12      	ldr	r2, [pc, #72]	; (8003f34 <HAL_TIM_MspPostInit+0x68>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d11e      	bne.n	8003f2c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eee:	2300      	movs	r3, #0
 8003ef0:	60bb      	str	r3, [r7, #8]
 8003ef2:	4b11      	ldr	r3, [pc, #68]	; (8003f38 <HAL_TIM_MspPostInit+0x6c>)
 8003ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef6:	4a10      	ldr	r2, [pc, #64]	; (8003f38 <HAL_TIM_MspPostInit+0x6c>)
 8003ef8:	f043 0301 	orr.w	r3, r3, #1
 8003efc:	6313      	str	r3, [r2, #48]	; 0x30
 8003efe:	4b0e      	ldr	r3, [pc, #56]	; (8003f38 <HAL_TIM_MspPostInit+0x6c>)
 8003f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	60bb      	str	r3, [r7, #8]
 8003f08:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003f0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f0e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f10:	2302      	movs	r3, #2
 8003f12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f20:	f107 030c 	add.w	r3, r7, #12
 8003f24:	4619      	mov	r1, r3
 8003f26:	4805      	ldr	r0, [pc, #20]	; (8003f3c <HAL_TIM_MspPostInit+0x70>)
 8003f28:	f000 fc78 	bl	800481c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003f2c:	bf00      	nop
 8003f2e:	3720      	adds	r7, #32
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	40010000 	.word	0x40010000
 8003f38:	40023800 	.word	0x40023800
 8003f3c:	40020000 	.word	0x40020000

08003f40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b08e      	sub	sp, #56	; 0x38
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	601a      	str	r2, [r3, #0]
 8003f50:	605a      	str	r2, [r3, #4]
 8003f52:	609a      	str	r2, [r3, #8]
 8003f54:	60da      	str	r2, [r3, #12]
 8003f56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a67      	ldr	r2, [pc, #412]	; (80040fc <HAL_UART_MspInit+0x1bc>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d135      	bne.n	8003fce <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	623b      	str	r3, [r7, #32]
 8003f66:	4b66      	ldr	r3, [pc, #408]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6a:	4a65      	ldr	r2, [pc, #404]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003f6c:	f043 0310 	orr.w	r3, r3, #16
 8003f70:	6453      	str	r3, [r2, #68]	; 0x44
 8003f72:	4b63      	ldr	r3, [pc, #396]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f76:	f003 0310 	and.w	r3, r3, #16
 8003f7a:	623b      	str	r3, [r7, #32]
 8003f7c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61fb      	str	r3, [r7, #28]
 8003f82:	4b5f      	ldr	r3, [pc, #380]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f86:	4a5e      	ldr	r2, [pc, #376]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003f88:	f043 0301 	orr.w	r3, r3, #1
 8003f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f8e:	4b5c      	ldr	r3, [pc, #368]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	61fb      	str	r3, [r7, #28]
 8003f98:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8003f9a:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8003f9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003fac:	2307      	movs	r3, #7
 8003fae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	4853      	ldr	r0, [pc, #332]	; (8004104 <HAL_UART_MspInit+0x1c4>)
 8003fb8:	f000 fc30 	bl	800481c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	2100      	movs	r1, #0
 8003fc0:	2025      	movs	r0, #37	; 0x25
 8003fc2:	f000 fb62 	bl	800468a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003fc6:	2025      	movs	r0, #37	; 0x25
 8003fc8:	f000 fb7b 	bl	80046c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003fcc:	e091      	b.n	80040f2 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART2)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a4d      	ldr	r2, [pc, #308]	; (8004108 <HAL_UART_MspInit+0x1c8>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d134      	bne.n	8004042 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fd8:	2300      	movs	r3, #0
 8003fda:	61bb      	str	r3, [r7, #24]
 8003fdc:	4b48      	ldr	r3, [pc, #288]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe0:	4a47      	ldr	r2, [pc, #284]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003fe2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fe6:	6413      	str	r3, [r2, #64]	; 0x40
 8003fe8:	4b45      	ldr	r3, [pc, #276]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff0:	61bb      	str	r3, [r7, #24]
 8003ff2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	617b      	str	r3, [r7, #20]
 8003ff8:	4b41      	ldr	r3, [pc, #260]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffc:	4a40      	ldr	r2, [pc, #256]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8003ffe:	f043 0301 	orr.w	r3, r3, #1
 8004002:	6313      	str	r3, [r2, #48]	; 0x30
 8004004:	4b3e      	ldr	r3, [pc, #248]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8004006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	617b      	str	r3, [r7, #20]
 800400e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004010:	230c      	movs	r3, #12
 8004012:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004014:	2302      	movs	r3, #2
 8004016:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004018:	2300      	movs	r3, #0
 800401a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800401c:	2303      	movs	r3, #3
 800401e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004020:	2307      	movs	r3, #7
 8004022:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004024:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004028:	4619      	mov	r1, r3
 800402a:	4836      	ldr	r0, [pc, #216]	; (8004104 <HAL_UART_MspInit+0x1c4>)
 800402c:	f000 fbf6 	bl	800481c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004030:	2200      	movs	r2, #0
 8004032:	2100      	movs	r1, #0
 8004034:	2026      	movs	r0, #38	; 0x26
 8004036:	f000 fb28 	bl	800468a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800403a:	2026      	movs	r0, #38	; 0x26
 800403c:	f000 fb41 	bl	80046c2 <HAL_NVIC_EnableIRQ>
}
 8004040:	e057      	b.n	80040f2 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART6)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a31      	ldr	r2, [pc, #196]	; (800410c <HAL_UART_MspInit+0x1cc>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d152      	bne.n	80040f2 <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART6_CLK_ENABLE();
 800404c:	2300      	movs	r3, #0
 800404e:	613b      	str	r3, [r7, #16]
 8004050:	4b2b      	ldr	r3, [pc, #172]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8004052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004054:	4a2a      	ldr	r2, [pc, #168]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8004056:	f043 0320 	orr.w	r3, r3, #32
 800405a:	6453      	str	r3, [r2, #68]	; 0x44
 800405c:	4b28      	ldr	r3, [pc, #160]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 800405e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004060:	f003 0320 	and.w	r3, r3, #32
 8004064:	613b      	str	r3, [r7, #16]
 8004066:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004068:	2300      	movs	r3, #0
 800406a:	60fb      	str	r3, [r7, #12]
 800406c:	4b24      	ldr	r3, [pc, #144]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 800406e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004070:	4a23      	ldr	r2, [pc, #140]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8004072:	f043 0304 	orr.w	r3, r3, #4
 8004076:	6313      	str	r3, [r2, #48]	; 0x30
 8004078:	4b21      	ldr	r3, [pc, #132]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 800407a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407c:	f003 0304 	and.w	r3, r3, #4
 8004080:	60fb      	str	r3, [r7, #12]
 8004082:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004084:	2300      	movs	r3, #0
 8004086:	60bb      	str	r3, [r7, #8]
 8004088:	4b1d      	ldr	r3, [pc, #116]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 800408a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408c:	4a1c      	ldr	r2, [pc, #112]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 800408e:	f043 0301 	orr.w	r3, r3, #1
 8004092:	6313      	str	r3, [r2, #48]	; 0x30
 8004094:	4b1a      	ldr	r3, [pc, #104]	; (8004100 <HAL_UART_MspInit+0x1c0>)
 8004096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	60bb      	str	r3, [r7, #8]
 800409e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80040a0:	2340      	movs	r3, #64	; 0x40
 80040a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040a4:	2302      	movs	r3, #2
 80040a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a8:	2300      	movs	r3, #0
 80040aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ac:	2303      	movs	r3, #3
 80040ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80040b0:	2308      	movs	r3, #8
 80040b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040b8:	4619      	mov	r1, r3
 80040ba:	4815      	ldr	r0, [pc, #84]	; (8004110 <HAL_UART_MspInit+0x1d0>)
 80040bc:	f000 fbae 	bl	800481c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80040c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c6:	2302      	movs	r3, #2
 80040c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ca:	2300      	movs	r3, #0
 80040cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ce:	2303      	movs	r3, #3
 80040d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80040d2:	2308      	movs	r3, #8
 80040d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040da:	4619      	mov	r1, r3
 80040dc:	4809      	ldr	r0, [pc, #36]	; (8004104 <HAL_UART_MspInit+0x1c4>)
 80040de:	f000 fb9d 	bl	800481c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80040e2:	2200      	movs	r2, #0
 80040e4:	2100      	movs	r1, #0
 80040e6:	2047      	movs	r0, #71	; 0x47
 80040e8:	f000 facf 	bl	800468a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80040ec:	2047      	movs	r0, #71	; 0x47
 80040ee:	f000 fae8 	bl	80046c2 <HAL_NVIC_EnableIRQ>
}
 80040f2:	bf00      	nop
 80040f4:	3738      	adds	r7, #56	; 0x38
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	40011000 	.word	0x40011000
 8004100:	40023800 	.word	0x40023800
 8004104:	40020000 	.word	0x40020000
 8004108:	40004400 	.word	0x40004400
 800410c:	40011400 	.word	0x40011400
 8004110:	40020800 	.word	0x40020800

08004114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004118:	e7fe      	b.n	8004118 <NMI_Handler+0x4>

0800411a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800411a:	b480      	push	{r7}
 800411c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800411e:	e7fe      	b.n	800411e <HardFault_Handler+0x4>

08004120 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004120:	b480      	push	{r7}
 8004122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004124:	e7fe      	b.n	8004124 <MemManage_Handler+0x4>

08004126 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004126:	b480      	push	{r7}
 8004128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800412a:	e7fe      	b.n	800412a <BusFault_Handler+0x4>

0800412c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800412c:	b480      	push	{r7}
 800412e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004130:	e7fe      	b.n	8004130 <UsageFault_Handler+0x4>

08004132 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004132:	b480      	push	{r7}
 8004134:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004136:	bf00      	nop
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004140:	b480      	push	{r7}
 8004142:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004144:	bf00      	nop
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr

0800414e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800414e:	b480      	push	{r7}
 8004150:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004152:	bf00      	nop
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004160:	f000 f974 	bl	800444c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004164:	bf00      	nop
 8004166:	bd80      	pop	{r7, pc}

08004168 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800416c:	4802      	ldr	r0, [pc, #8]	; (8004178 <USART1_IRQHandler+0x10>)
 800416e:	f002 ff15 	bl	8006f9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004172:	bf00      	nop
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	2000046c 	.word	0x2000046c

0800417c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004180:	4802      	ldr	r0, [pc, #8]	; (800418c <USART2_IRQHandler+0x10>)
 8004182:	f002 ff0b 	bl	8006f9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004186:	bf00      	nop
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	200004b0 	.word	0x200004b0

08004190 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004194:	4802      	ldr	r0, [pc, #8]	; (80041a0 <USART6_IRQHandler+0x10>)
 8004196:	f002 ff01 	bl	8006f9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800419a:	bf00      	nop
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	200004f4 	.word	0x200004f4

080041a4 <_getpid>:
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	2301      	movs	r3, #1
 80041aa:	4618      	mov	r0, r3
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <_kill>:
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
 80041be:	f005 fcf5 	bl	8009bac <__errno>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2216      	movs	r2, #22
 80041c6:	601a      	str	r2, [r3, #0]
 80041c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80041cc:	4618      	mov	r0, r3
 80041ce:	3708      	adds	r7, #8
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <_exit>:
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f7ff ffe7 	bl	80041b4 <_kill>
 80041e6:	e7fe      	b.n	80041e6 <_exit+0x12>

080041e8 <_read>:
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]
 80041f8:	e00a      	b.n	8004210 <_read+0x28>
 80041fa:	f3af 8000 	nop.w
 80041fe:	4601      	mov	r1, r0
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	1c5a      	adds	r2, r3, #1
 8004204:	60ba      	str	r2, [r7, #8]
 8004206:	b2ca      	uxtb	r2, r1
 8004208:	701a      	strb	r2, [r3, #0]
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	3301      	adds	r3, #1
 800420e:	617b      	str	r3, [r7, #20]
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	429a      	cmp	r2, r3
 8004216:	dbf0      	blt.n	80041fa <_read+0x12>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4618      	mov	r0, r3
 800421c:	3718      	adds	r7, #24
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <_write>:
 8004222:	b580      	push	{r7, lr}
 8004224:	b086      	sub	sp, #24
 8004226:	af00      	add	r7, sp, #0
 8004228:	60f8      	str	r0, [r7, #12]
 800422a:	60b9      	str	r1, [r7, #8]
 800422c:	607a      	str	r2, [r7, #4]
 800422e:	2300      	movs	r3, #0
 8004230:	617b      	str	r3, [r7, #20]
 8004232:	e009      	b.n	8004248 <_write+0x26>
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	1c5a      	adds	r2, r3, #1
 8004238:	60ba      	str	r2, [r7, #8]
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	4618      	mov	r0, r3
 800423e:	f3af 8000 	nop.w
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	3301      	adds	r3, #1
 8004246:	617b      	str	r3, [r7, #20]
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	429a      	cmp	r2, r3
 800424e:	dbf1      	blt.n	8004234 <_write+0x12>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4618      	mov	r0, r3
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <_close>:
 800425a:	b480      	push	{r7}
 800425c:	b083      	sub	sp, #12
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
 8004262:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004266:	4618      	mov	r0, r3
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <_fstat>:
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
 800427a:	6039      	str	r1, [r7, #0]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004282:	605a      	str	r2, [r3, #4]
 8004284:	2300      	movs	r3, #0
 8004286:	4618      	mov	r0, r3
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <_isatty>:
 8004292:	b480      	push	{r7}
 8004294:	b083      	sub	sp, #12
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
 800429a:	2301      	movs	r3, #1
 800429c:	4618      	mov	r0, r3
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <_lseek>:
 80042a8:	b480      	push	{r7}
 80042aa:	b085      	sub	sp, #20
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
 80042b4:	2300      	movs	r3, #0
 80042b6:	4618      	mov	r0, r3
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <_sbrk>:
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	4a14      	ldr	r2, [pc, #80]	; (8004320 <_sbrk+0x5c>)
 80042ce:	4b15      	ldr	r3, [pc, #84]	; (8004324 <_sbrk+0x60>)
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	617b      	str	r3, [r7, #20]
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	613b      	str	r3, [r7, #16]
 80042d8:	4b13      	ldr	r3, [pc, #76]	; (8004328 <_sbrk+0x64>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d102      	bne.n	80042e6 <_sbrk+0x22>
 80042e0:	4b11      	ldr	r3, [pc, #68]	; (8004328 <_sbrk+0x64>)
 80042e2:	4a12      	ldr	r2, [pc, #72]	; (800432c <_sbrk+0x68>)
 80042e4:	601a      	str	r2, [r3, #0]
 80042e6:	4b10      	ldr	r3, [pc, #64]	; (8004328 <_sbrk+0x64>)
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4413      	add	r3, r2
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d207      	bcs.n	8004304 <_sbrk+0x40>
 80042f4:	f005 fc5a 	bl	8009bac <__errno>
 80042f8:	4603      	mov	r3, r0
 80042fa:	220c      	movs	r2, #12
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004302:	e009      	b.n	8004318 <_sbrk+0x54>
 8004304:	4b08      	ldr	r3, [pc, #32]	; (8004328 <_sbrk+0x64>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	60fb      	str	r3, [r7, #12]
 800430a:	4b07      	ldr	r3, [pc, #28]	; (8004328 <_sbrk+0x64>)
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4413      	add	r3, r2
 8004312:	4a05      	ldr	r2, [pc, #20]	; (8004328 <_sbrk+0x64>)
 8004314:	6013      	str	r3, [r2, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	4618      	mov	r0, r3
 800431a:	3718      	adds	r7, #24
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	20020000 	.word	0x20020000
 8004324:	00000400 	.word	0x00000400
 8004328:	20000734 	.word	0x20000734
 800432c:	20000888 	.word	0x20000888

08004330 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004334:	4b06      	ldr	r3, [pc, #24]	; (8004350 <SystemInit+0x20>)
 8004336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800433a:	4a05      	ldr	r2, [pc, #20]	; (8004350 <SystemInit+0x20>)
 800433c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004340:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004344:	bf00      	nop
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	e000ed00 	.word	0xe000ed00

08004354 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004354:	f8df d034 	ldr.w	sp, [pc, #52]	; 800438c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004358:	480d      	ldr	r0, [pc, #52]	; (8004390 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800435a:	490e      	ldr	r1, [pc, #56]	; (8004394 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800435c:	4a0e      	ldr	r2, [pc, #56]	; (8004398 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800435e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004360:	e002      	b.n	8004368 <LoopCopyDataInit>

08004362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004366:	3304      	adds	r3, #4

08004368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800436a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800436c:	d3f9      	bcc.n	8004362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800436e:	4a0b      	ldr	r2, [pc, #44]	; (800439c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004370:	4c0b      	ldr	r4, [pc, #44]	; (80043a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004374:	e001      	b.n	800437a <LoopFillZerobss>

08004376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004378:	3204      	adds	r2, #4

0800437a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800437a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800437c:	d3fb      	bcc.n	8004376 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800437e:	f7ff ffd7 	bl	8004330 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004382:	f005 fc19 	bl	8009bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004386:	f7ff f819 	bl	80033bc <main>
  bx  lr    
 800438a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800438c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004394:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 8004398:	0800d188 	.word	0x0800d188
  ldr r2, =_sbss
 800439c:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 80043a0:	20000888 	.word	0x20000888

080043a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043a4:	e7fe      	b.n	80043a4 <ADC_IRQHandler>
	...

080043a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80043ac:	4b0e      	ldr	r3, [pc, #56]	; (80043e8 <HAL_Init+0x40>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a0d      	ldr	r2, [pc, #52]	; (80043e8 <HAL_Init+0x40>)
 80043b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80043b8:	4b0b      	ldr	r3, [pc, #44]	; (80043e8 <HAL_Init+0x40>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a0a      	ldr	r2, [pc, #40]	; (80043e8 <HAL_Init+0x40>)
 80043be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043c4:	4b08      	ldr	r3, [pc, #32]	; (80043e8 <HAL_Init+0x40>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a07      	ldr	r2, [pc, #28]	; (80043e8 <HAL_Init+0x40>)
 80043ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043d0:	2003      	movs	r0, #3
 80043d2:	f000 f94f 	bl	8004674 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80043d6:	2000      	movs	r0, #0
 80043d8:	f000 f808 	bl	80043ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80043dc:	f7ff fc70 	bl	8003cc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	40023c00 	.word	0x40023c00

080043ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80043f4:	4b12      	ldr	r3, [pc, #72]	; (8004440 <HAL_InitTick+0x54>)
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	4b12      	ldr	r3, [pc, #72]	; (8004444 <HAL_InitTick+0x58>)
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	4619      	mov	r1, r3
 80043fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004402:	fbb3 f3f1 	udiv	r3, r3, r1
 8004406:	fbb2 f3f3 	udiv	r3, r2, r3
 800440a:	4618      	mov	r0, r3
 800440c:	f000 f967 	bl	80046de <HAL_SYSTICK_Config>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e00e      	b.n	8004438 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2b0f      	cmp	r3, #15
 800441e:	d80a      	bhi.n	8004436 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004420:	2200      	movs	r2, #0
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004428:	f000 f92f 	bl	800468a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800442c:	4a06      	ldr	r2, [pc, #24]	; (8004448 <HAL_InitTick+0x5c>)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004432:	2300      	movs	r3, #0
 8004434:	e000      	b.n	8004438 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
}
 8004438:	4618      	mov	r0, r3
 800443a:	3708      	adds	r7, #8
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	2000006c 	.word	0x2000006c
 8004444:	20000074 	.word	0x20000074
 8004448:	20000070 	.word	0x20000070

0800444c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800444c:	b480      	push	{r7}
 800444e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004450:	4b06      	ldr	r3, [pc, #24]	; (800446c <HAL_IncTick+0x20>)
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	461a      	mov	r2, r3
 8004456:	4b06      	ldr	r3, [pc, #24]	; (8004470 <HAL_IncTick+0x24>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4413      	add	r3, r2
 800445c:	4a04      	ldr	r2, [pc, #16]	; (8004470 <HAL_IncTick+0x24>)
 800445e:	6013      	str	r3, [r2, #0]
}
 8004460:	bf00      	nop
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	20000074 	.word	0x20000074
 8004470:	20000738 	.word	0x20000738

08004474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004474:	b480      	push	{r7}
 8004476:	af00      	add	r7, sp, #0
  return uwTick;
 8004478:	4b03      	ldr	r3, [pc, #12]	; (8004488 <HAL_GetTick+0x14>)
 800447a:	681b      	ldr	r3, [r3, #0]
}
 800447c:	4618      	mov	r0, r3
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	20000738 	.word	0x20000738

0800448c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004494:	f7ff ffee 	bl	8004474 <HAL_GetTick>
 8004498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044a4:	d005      	beq.n	80044b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044a6:	4b0a      	ldr	r3, [pc, #40]	; (80044d0 <HAL_Delay+0x44>)
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	461a      	mov	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	4413      	add	r3, r2
 80044b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80044b2:	bf00      	nop
 80044b4:	f7ff ffde 	bl	8004474 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	68fa      	ldr	r2, [r7, #12]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d8f7      	bhi.n	80044b4 <HAL_Delay+0x28>
  {
  }
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	20000074 	.word	0x20000074

080044d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f003 0307 	and.w	r3, r3, #7
 80044e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044e4:	4b0c      	ldr	r3, [pc, #48]	; (8004518 <__NVIC_SetPriorityGrouping+0x44>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044f0:	4013      	ands	r3, r2
 80044f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004506:	4a04      	ldr	r2, [pc, #16]	; (8004518 <__NVIC_SetPriorityGrouping+0x44>)
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	60d3      	str	r3, [r2, #12]
}
 800450c:	bf00      	nop
 800450e:	3714      	adds	r7, #20
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	e000ed00 	.word	0xe000ed00

0800451c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004520:	4b04      	ldr	r3, [pc, #16]	; (8004534 <__NVIC_GetPriorityGrouping+0x18>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	0a1b      	lsrs	r3, r3, #8
 8004526:	f003 0307 	and.w	r3, r3, #7
}
 800452a:	4618      	mov	r0, r3
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	e000ed00 	.word	0xe000ed00

08004538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	4603      	mov	r3, r0
 8004540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004546:	2b00      	cmp	r3, #0
 8004548:	db0b      	blt.n	8004562 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800454a:	79fb      	ldrb	r3, [r7, #7]
 800454c:	f003 021f 	and.w	r2, r3, #31
 8004550:	4907      	ldr	r1, [pc, #28]	; (8004570 <__NVIC_EnableIRQ+0x38>)
 8004552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	2001      	movs	r0, #1
 800455a:	fa00 f202 	lsl.w	r2, r0, r2
 800455e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	e000e100 	.word	0xe000e100

08004574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	6039      	str	r1, [r7, #0]
 800457e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004584:	2b00      	cmp	r3, #0
 8004586:	db0a      	blt.n	800459e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	b2da      	uxtb	r2, r3
 800458c:	490c      	ldr	r1, [pc, #48]	; (80045c0 <__NVIC_SetPriority+0x4c>)
 800458e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004592:	0112      	lsls	r2, r2, #4
 8004594:	b2d2      	uxtb	r2, r2
 8004596:	440b      	add	r3, r1
 8004598:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800459c:	e00a      	b.n	80045b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	b2da      	uxtb	r2, r3
 80045a2:	4908      	ldr	r1, [pc, #32]	; (80045c4 <__NVIC_SetPriority+0x50>)
 80045a4:	79fb      	ldrb	r3, [r7, #7]
 80045a6:	f003 030f 	and.w	r3, r3, #15
 80045aa:	3b04      	subs	r3, #4
 80045ac:	0112      	lsls	r2, r2, #4
 80045ae:	b2d2      	uxtb	r2, r2
 80045b0:	440b      	add	r3, r1
 80045b2:	761a      	strb	r2, [r3, #24]
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr
 80045c0:	e000e100 	.word	0xe000e100
 80045c4:	e000ed00 	.word	0xe000ed00

080045c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b089      	sub	sp, #36	; 0x24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f003 0307 	and.w	r3, r3, #7
 80045da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f1c3 0307 	rsb	r3, r3, #7
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	bf28      	it	cs
 80045e6:	2304      	movcs	r3, #4
 80045e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	3304      	adds	r3, #4
 80045ee:	2b06      	cmp	r3, #6
 80045f0:	d902      	bls.n	80045f8 <NVIC_EncodePriority+0x30>
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	3b03      	subs	r3, #3
 80045f6:	e000      	b.n	80045fa <NVIC_EncodePriority+0x32>
 80045f8:	2300      	movs	r3, #0
 80045fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	fa02 f303 	lsl.w	r3, r2, r3
 8004606:	43da      	mvns	r2, r3
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	401a      	ands	r2, r3
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004610:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	fa01 f303 	lsl.w	r3, r1, r3
 800461a:	43d9      	mvns	r1, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004620:	4313      	orrs	r3, r2
         );
}
 8004622:	4618      	mov	r0, r3
 8004624:	3724      	adds	r7, #36	; 0x24
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
	...

08004630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3b01      	subs	r3, #1
 800463c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004640:	d301      	bcc.n	8004646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004642:	2301      	movs	r3, #1
 8004644:	e00f      	b.n	8004666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004646:	4a0a      	ldr	r2, [pc, #40]	; (8004670 <SysTick_Config+0x40>)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	3b01      	subs	r3, #1
 800464c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800464e:	210f      	movs	r1, #15
 8004650:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004654:	f7ff ff8e 	bl	8004574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004658:	4b05      	ldr	r3, [pc, #20]	; (8004670 <SysTick_Config+0x40>)
 800465a:	2200      	movs	r2, #0
 800465c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800465e:	4b04      	ldr	r3, [pc, #16]	; (8004670 <SysTick_Config+0x40>)
 8004660:	2207      	movs	r2, #7
 8004662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	e000e010 	.word	0xe000e010

08004674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f7ff ff29 	bl	80044d4 <__NVIC_SetPriorityGrouping>
}
 8004682:	bf00      	nop
 8004684:	3708      	adds	r7, #8
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800468a:	b580      	push	{r7, lr}
 800468c:	b086      	sub	sp, #24
 800468e:	af00      	add	r7, sp, #0
 8004690:	4603      	mov	r3, r0
 8004692:	60b9      	str	r1, [r7, #8]
 8004694:	607a      	str	r2, [r7, #4]
 8004696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004698:	2300      	movs	r3, #0
 800469a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800469c:	f7ff ff3e 	bl	800451c <__NVIC_GetPriorityGrouping>
 80046a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	6978      	ldr	r0, [r7, #20]
 80046a8:	f7ff ff8e 	bl	80045c8 <NVIC_EncodePriority>
 80046ac:	4602      	mov	r2, r0
 80046ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046b2:	4611      	mov	r1, r2
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7ff ff5d 	bl	8004574 <__NVIC_SetPriority>
}
 80046ba:	bf00      	nop
 80046bc:	3718      	adds	r7, #24
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b082      	sub	sp, #8
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	4603      	mov	r3, r0
 80046ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d0:	4618      	mov	r0, r3
 80046d2:	f7ff ff31 	bl	8004538 <__NVIC_EnableIRQ>
}
 80046d6:	bf00      	nop
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b082      	sub	sp, #8
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f7ff ffa2 	bl	8004630 <SysTick_Config>
 80046ec:	4603      	mov	r3, r0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3708      	adds	r7, #8
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b084      	sub	sp, #16
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004702:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004704:	f7ff feb6 	bl	8004474 <HAL_GetTick>
 8004708:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b02      	cmp	r3, #2
 8004714:	d008      	beq.n	8004728 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2280      	movs	r2, #128	; 0x80
 800471a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e052      	b.n	80047ce <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0216 	bic.w	r2, r2, #22
 8004736:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	695a      	ldr	r2, [r3, #20]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004746:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474c:	2b00      	cmp	r3, #0
 800474e:	d103      	bne.n	8004758 <HAL_DMA_Abort+0x62>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004754:	2b00      	cmp	r3, #0
 8004756:	d007      	beq.n	8004768 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f022 0208 	bic.w	r2, r2, #8
 8004766:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 0201 	bic.w	r2, r2, #1
 8004776:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004778:	e013      	b.n	80047a2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800477a:	f7ff fe7b 	bl	8004474 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	2b05      	cmp	r3, #5
 8004786:	d90c      	bls.n	80047a2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2220      	movs	r2, #32
 800478c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2203      	movs	r2, #3
 8004792:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e015      	b.n	80047ce <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0301 	and.w	r3, r3, #1
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d1e4      	bne.n	800477a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047b4:	223f      	movs	r2, #63	; 0x3f
 80047b6:	409a      	lsls	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047d6:	b480      	push	{r7}
 80047d8:	b083      	sub	sp, #12
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d004      	beq.n	80047f4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2280      	movs	r2, #128	; 0x80
 80047ee:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e00c      	b.n	800480e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2205      	movs	r2, #5
 80047f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f022 0201 	bic.w	r2, r2, #1
 800480a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	370c      	adds	r7, #12
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
	...

0800481c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800481c:	b480      	push	{r7}
 800481e:	b089      	sub	sp, #36	; 0x24
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004826:	2300      	movs	r3, #0
 8004828:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800482a:	2300      	movs	r3, #0
 800482c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800482e:	2300      	movs	r3, #0
 8004830:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004832:	2300      	movs	r3, #0
 8004834:	61fb      	str	r3, [r7, #28]
 8004836:	e159      	b.n	8004aec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004838:	2201      	movs	r2, #1
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	fa02 f303 	lsl.w	r3, r2, r3
 8004840:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	697a      	ldr	r2, [r7, #20]
 8004848:	4013      	ands	r3, r2
 800484a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	429a      	cmp	r2, r3
 8004852:	f040 8148 	bne.w	8004ae6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	f003 0303 	and.w	r3, r3, #3
 800485e:	2b01      	cmp	r3, #1
 8004860:	d005      	beq.n	800486e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800486a:	2b02      	cmp	r3, #2
 800486c:	d130      	bne.n	80048d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	005b      	lsls	r3, r3, #1
 8004878:	2203      	movs	r2, #3
 800487a:	fa02 f303 	lsl.w	r3, r2, r3
 800487e:	43db      	mvns	r3, r3
 8004880:	69ba      	ldr	r2, [r7, #24]
 8004882:	4013      	ands	r3, r2
 8004884:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	68da      	ldr	r2, [r3, #12]
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	005b      	lsls	r3, r3, #1
 800488e:	fa02 f303 	lsl.w	r3, r2, r3
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	4313      	orrs	r3, r2
 8004896:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048a4:	2201      	movs	r2, #1
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	43db      	mvns	r3, r3
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	4013      	ands	r3, r2
 80048b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	091b      	lsrs	r3, r3, #4
 80048ba:	f003 0201 	and.w	r2, r3, #1
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	fa02 f303 	lsl.w	r3, r2, r3
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f003 0303 	and.w	r3, r3, #3
 80048d8:	2b03      	cmp	r3, #3
 80048da:	d017      	beq.n	800490c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	005b      	lsls	r3, r3, #1
 80048e6:	2203      	movs	r2, #3
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	43db      	mvns	r3, r3
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	4013      	ands	r3, r2
 80048f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	689a      	ldr	r2, [r3, #8]
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	005b      	lsls	r3, r3, #1
 80048fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	4313      	orrs	r3, r2
 8004904:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	69ba      	ldr	r2, [r7, #24]
 800490a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f003 0303 	and.w	r3, r3, #3
 8004914:	2b02      	cmp	r3, #2
 8004916:	d123      	bne.n	8004960 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	08da      	lsrs	r2, r3, #3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	3208      	adds	r2, #8
 8004920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004924:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	f003 0307 	and.w	r3, r3, #7
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	220f      	movs	r2, #15
 8004930:	fa02 f303 	lsl.w	r3, r2, r3
 8004934:	43db      	mvns	r3, r3
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	4013      	ands	r3, r2
 800493a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	691a      	ldr	r2, [r3, #16]
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	f003 0307 	and.w	r3, r3, #7
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	fa02 f303 	lsl.w	r3, r2, r3
 800494c:	69ba      	ldr	r2, [r7, #24]
 800494e:	4313      	orrs	r3, r2
 8004950:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	08da      	lsrs	r2, r3, #3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	3208      	adds	r2, #8
 800495a:	69b9      	ldr	r1, [r7, #24]
 800495c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	2203      	movs	r2, #3
 800496c:	fa02 f303 	lsl.w	r3, r2, r3
 8004970:	43db      	mvns	r3, r3
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	4013      	ands	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 0203 	and.w	r2, r3, #3
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	005b      	lsls	r3, r3, #1
 8004984:	fa02 f303 	lsl.w	r3, r2, r3
 8004988:	69ba      	ldr	r2, [r7, #24]
 800498a:	4313      	orrs	r3, r2
 800498c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 80a2 	beq.w	8004ae6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049a2:	2300      	movs	r3, #0
 80049a4:	60fb      	str	r3, [r7, #12]
 80049a6:	4b57      	ldr	r3, [pc, #348]	; (8004b04 <HAL_GPIO_Init+0x2e8>)
 80049a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049aa:	4a56      	ldr	r2, [pc, #344]	; (8004b04 <HAL_GPIO_Init+0x2e8>)
 80049ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049b0:	6453      	str	r3, [r2, #68]	; 0x44
 80049b2:	4b54      	ldr	r3, [pc, #336]	; (8004b04 <HAL_GPIO_Init+0x2e8>)
 80049b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049ba:	60fb      	str	r3, [r7, #12]
 80049bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80049be:	4a52      	ldr	r2, [pc, #328]	; (8004b08 <HAL_GPIO_Init+0x2ec>)
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	089b      	lsrs	r3, r3, #2
 80049c4:	3302      	adds	r3, #2
 80049c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	f003 0303 	and.w	r3, r3, #3
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	220f      	movs	r2, #15
 80049d6:	fa02 f303 	lsl.w	r3, r2, r3
 80049da:	43db      	mvns	r3, r3
 80049dc:	69ba      	ldr	r2, [r7, #24]
 80049de:	4013      	ands	r3, r2
 80049e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a49      	ldr	r2, [pc, #292]	; (8004b0c <HAL_GPIO_Init+0x2f0>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d019      	beq.n	8004a1e <HAL_GPIO_Init+0x202>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a48      	ldr	r2, [pc, #288]	; (8004b10 <HAL_GPIO_Init+0x2f4>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d013      	beq.n	8004a1a <HAL_GPIO_Init+0x1fe>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a47      	ldr	r2, [pc, #284]	; (8004b14 <HAL_GPIO_Init+0x2f8>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d00d      	beq.n	8004a16 <HAL_GPIO_Init+0x1fa>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a46      	ldr	r2, [pc, #280]	; (8004b18 <HAL_GPIO_Init+0x2fc>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d007      	beq.n	8004a12 <HAL_GPIO_Init+0x1f6>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a45      	ldr	r2, [pc, #276]	; (8004b1c <HAL_GPIO_Init+0x300>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d101      	bne.n	8004a0e <HAL_GPIO_Init+0x1f2>
 8004a0a:	2304      	movs	r3, #4
 8004a0c:	e008      	b.n	8004a20 <HAL_GPIO_Init+0x204>
 8004a0e:	2307      	movs	r3, #7
 8004a10:	e006      	b.n	8004a20 <HAL_GPIO_Init+0x204>
 8004a12:	2303      	movs	r3, #3
 8004a14:	e004      	b.n	8004a20 <HAL_GPIO_Init+0x204>
 8004a16:	2302      	movs	r3, #2
 8004a18:	e002      	b.n	8004a20 <HAL_GPIO_Init+0x204>
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e000      	b.n	8004a20 <HAL_GPIO_Init+0x204>
 8004a1e:	2300      	movs	r3, #0
 8004a20:	69fa      	ldr	r2, [r7, #28]
 8004a22:	f002 0203 	and.w	r2, r2, #3
 8004a26:	0092      	lsls	r2, r2, #2
 8004a28:	4093      	lsls	r3, r2
 8004a2a:	69ba      	ldr	r2, [r7, #24]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a30:	4935      	ldr	r1, [pc, #212]	; (8004b08 <HAL_GPIO_Init+0x2ec>)
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	089b      	lsrs	r3, r3, #2
 8004a36:	3302      	adds	r3, #2
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a3e:	4b38      	ldr	r3, [pc, #224]	; (8004b20 <HAL_GPIO_Init+0x304>)
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	43db      	mvns	r3, r3
 8004a48:	69ba      	ldr	r2, [r7, #24]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a62:	4a2f      	ldr	r2, [pc, #188]	; (8004b20 <HAL_GPIO_Init+0x304>)
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a68:	4b2d      	ldr	r3, [pc, #180]	; (8004b20 <HAL_GPIO_Init+0x304>)
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	43db      	mvns	r3, r3
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	4013      	ands	r3, r2
 8004a76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d003      	beq.n	8004a8c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a8c:	4a24      	ldr	r2, [pc, #144]	; (8004b20 <HAL_GPIO_Init+0x304>)
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a92:	4b23      	ldr	r3, [pc, #140]	; (8004b20 <HAL_GPIO_Init+0x304>)
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	43db      	mvns	r3, r3
 8004a9c:	69ba      	ldr	r2, [r7, #24]
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004aae:	69ba      	ldr	r2, [r7, #24]
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ab6:	4a1a      	ldr	r2, [pc, #104]	; (8004b20 <HAL_GPIO_Init+0x304>)
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004abc:	4b18      	ldr	r3, [pc, #96]	; (8004b20 <HAL_GPIO_Init+0x304>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	43db      	mvns	r3, r3
 8004ac6:	69ba      	ldr	r2, [r7, #24]
 8004ac8:	4013      	ands	r3, r2
 8004aca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d003      	beq.n	8004ae0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004ae0:	4a0f      	ldr	r2, [pc, #60]	; (8004b20 <HAL_GPIO_Init+0x304>)
 8004ae2:	69bb      	ldr	r3, [r7, #24]
 8004ae4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	3301      	adds	r3, #1
 8004aea:	61fb      	str	r3, [r7, #28]
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	2b0f      	cmp	r3, #15
 8004af0:	f67f aea2 	bls.w	8004838 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004af4:	bf00      	nop
 8004af6:	bf00      	nop
 8004af8:	3724      	adds	r7, #36	; 0x24
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	40023800 	.word	0x40023800
 8004b08:	40013800 	.word	0x40013800
 8004b0c:	40020000 	.word	0x40020000
 8004b10:	40020400 	.word	0x40020400
 8004b14:	40020800 	.word	0x40020800
 8004b18:	40020c00 	.word	0x40020c00
 8004b1c:	40021000 	.word	0x40021000
 8004b20:	40013c00 	.word	0x40013c00

08004b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	807b      	strh	r3, [r7, #2]
 8004b30:	4613      	mov	r3, r2
 8004b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b34:	787b      	ldrb	r3, [r7, #1]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b3a:	887a      	ldrh	r2, [r7, #2]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b40:	e003      	b.n	8004b4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b42:	887b      	ldrh	r3, [r7, #2]
 8004b44:	041a      	lsls	r2, r3, #16
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	619a      	str	r2, [r3, #24]
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
	...

08004b58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e267      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d075      	beq.n	8004c62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b76:	4b88      	ldr	r3, [pc, #544]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f003 030c 	and.w	r3, r3, #12
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	d00c      	beq.n	8004b9c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b82:	4b85      	ldr	r3, [pc, #532]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b8a:	2b08      	cmp	r3, #8
 8004b8c:	d112      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b8e:	4b82      	ldr	r3, [pc, #520]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b9a:	d10b      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b9c:	4b7e      	ldr	r3, [pc, #504]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d05b      	beq.n	8004c60 <HAL_RCC_OscConfig+0x108>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d157      	bne.n	8004c60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e242      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bbc:	d106      	bne.n	8004bcc <HAL_RCC_OscConfig+0x74>
 8004bbe:	4b76      	ldr	r3, [pc, #472]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a75      	ldr	r2, [pc, #468]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004bc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bc8:	6013      	str	r3, [r2, #0]
 8004bca:	e01d      	b.n	8004c08 <HAL_RCC_OscConfig+0xb0>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bd4:	d10c      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x98>
 8004bd6:	4b70      	ldr	r3, [pc, #448]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a6f      	ldr	r2, [pc, #444]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004bdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004be0:	6013      	str	r3, [r2, #0]
 8004be2:	4b6d      	ldr	r3, [pc, #436]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a6c      	ldr	r2, [pc, #432]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004be8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bec:	6013      	str	r3, [r2, #0]
 8004bee:	e00b      	b.n	8004c08 <HAL_RCC_OscConfig+0xb0>
 8004bf0:	4b69      	ldr	r3, [pc, #420]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a68      	ldr	r2, [pc, #416]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004bf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bfa:	6013      	str	r3, [r2, #0]
 8004bfc:	4b66      	ldr	r3, [pc, #408]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a65      	ldr	r2, [pc, #404]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004c02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d013      	beq.n	8004c38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c10:	f7ff fc30 	bl	8004474 <HAL_GetTick>
 8004c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c16:	e008      	b.n	8004c2a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c18:	f7ff fc2c 	bl	8004474 <HAL_GetTick>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	2b64      	cmp	r3, #100	; 0x64
 8004c24:	d901      	bls.n	8004c2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e207      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c2a:	4b5b      	ldr	r3, [pc, #364]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d0f0      	beq.n	8004c18 <HAL_RCC_OscConfig+0xc0>
 8004c36:	e014      	b.n	8004c62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c38:	f7ff fc1c 	bl	8004474 <HAL_GetTick>
 8004c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c3e:	e008      	b.n	8004c52 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c40:	f7ff fc18 	bl	8004474 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b64      	cmp	r3, #100	; 0x64
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e1f3      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c52:	4b51      	ldr	r3, [pc, #324]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1f0      	bne.n	8004c40 <HAL_RCC_OscConfig+0xe8>
 8004c5e:	e000      	b.n	8004c62 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0302 	and.w	r3, r3, #2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d063      	beq.n	8004d36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c6e:	4b4a      	ldr	r3, [pc, #296]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f003 030c 	and.w	r3, r3, #12
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00b      	beq.n	8004c92 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c7a:	4b47      	ldr	r3, [pc, #284]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c82:	2b08      	cmp	r3, #8
 8004c84:	d11c      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c86:	4b44      	ldr	r3, [pc, #272]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d116      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c92:	4b41      	ldr	r3, [pc, #260]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0302 	and.w	r3, r3, #2
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d005      	beq.n	8004caa <HAL_RCC_OscConfig+0x152>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d001      	beq.n	8004caa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e1c7      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004caa:	4b3b      	ldr	r3, [pc, #236]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	4937      	ldr	r1, [pc, #220]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cbe:	e03a      	b.n	8004d36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d020      	beq.n	8004d0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cc8:	4b34      	ldr	r3, [pc, #208]	; (8004d9c <HAL_RCC_OscConfig+0x244>)
 8004cca:	2201      	movs	r2, #1
 8004ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cce:	f7ff fbd1 	bl	8004474 <HAL_GetTick>
 8004cd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cd4:	e008      	b.n	8004ce8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cd6:	f7ff fbcd 	bl	8004474 <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d901      	bls.n	8004ce8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e1a8      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ce8:	4b2b      	ldr	r3, [pc, #172]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d0f0      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cf4:	4b28      	ldr	r3, [pc, #160]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	691b      	ldr	r3, [r3, #16]
 8004d00:	00db      	lsls	r3, r3, #3
 8004d02:	4925      	ldr	r1, [pc, #148]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	600b      	str	r3, [r1, #0]
 8004d08:	e015      	b.n	8004d36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d0a:	4b24      	ldr	r3, [pc, #144]	; (8004d9c <HAL_RCC_OscConfig+0x244>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d10:	f7ff fbb0 	bl	8004474 <HAL_GetTick>
 8004d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d16:	e008      	b.n	8004d2a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d18:	f7ff fbac 	bl	8004474 <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d901      	bls.n	8004d2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e187      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d2a:	4b1b      	ldr	r3, [pc, #108]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1f0      	bne.n	8004d18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0308 	and.w	r3, r3, #8
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d036      	beq.n	8004db0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d016      	beq.n	8004d78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d4a:	4b15      	ldr	r3, [pc, #84]	; (8004da0 <HAL_RCC_OscConfig+0x248>)
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d50:	f7ff fb90 	bl	8004474 <HAL_GetTick>
 8004d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d56:	e008      	b.n	8004d6a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d58:	f7ff fb8c 	bl	8004474 <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e167      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d6a:	4b0b      	ldr	r3, [pc, #44]	; (8004d98 <HAL_RCC_OscConfig+0x240>)
 8004d6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d0f0      	beq.n	8004d58 <HAL_RCC_OscConfig+0x200>
 8004d76:	e01b      	b.n	8004db0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d78:	4b09      	ldr	r3, [pc, #36]	; (8004da0 <HAL_RCC_OscConfig+0x248>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d7e:	f7ff fb79 	bl	8004474 <HAL_GetTick>
 8004d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d84:	e00e      	b.n	8004da4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d86:	f7ff fb75 	bl	8004474 <HAL_GetTick>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d907      	bls.n	8004da4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e150      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
 8004d98:	40023800 	.word	0x40023800
 8004d9c:	42470000 	.word	0x42470000
 8004da0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004da4:	4b88      	ldr	r3, [pc, #544]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004da6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d1ea      	bne.n	8004d86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0304 	and.w	r3, r3, #4
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	f000 8097 	beq.w	8004eec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dc2:	4b81      	ldr	r3, [pc, #516]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10f      	bne.n	8004dee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60bb      	str	r3, [r7, #8]
 8004dd2:	4b7d      	ldr	r3, [pc, #500]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd6:	4a7c      	ldr	r2, [pc, #496]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004dd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8004dde:	4b7a      	ldr	r3, [pc, #488]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004de6:	60bb      	str	r3, [r7, #8]
 8004de8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dea:	2301      	movs	r3, #1
 8004dec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dee:	4b77      	ldr	r3, [pc, #476]	; (8004fcc <HAL_RCC_OscConfig+0x474>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d118      	bne.n	8004e2c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004dfa:	4b74      	ldr	r3, [pc, #464]	; (8004fcc <HAL_RCC_OscConfig+0x474>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a73      	ldr	r2, [pc, #460]	; (8004fcc <HAL_RCC_OscConfig+0x474>)
 8004e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e06:	f7ff fb35 	bl	8004474 <HAL_GetTick>
 8004e0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e0c:	e008      	b.n	8004e20 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e0e:	f7ff fb31 	bl	8004474 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e10c      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e20:	4b6a      	ldr	r3, [pc, #424]	; (8004fcc <HAL_RCC_OscConfig+0x474>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d0f0      	beq.n	8004e0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d106      	bne.n	8004e42 <HAL_RCC_OscConfig+0x2ea>
 8004e34:	4b64      	ldr	r3, [pc, #400]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e38:	4a63      	ldr	r2, [pc, #396]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004e3a:	f043 0301 	orr.w	r3, r3, #1
 8004e3e:	6713      	str	r3, [r2, #112]	; 0x70
 8004e40:	e01c      	b.n	8004e7c <HAL_RCC_OscConfig+0x324>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	2b05      	cmp	r3, #5
 8004e48:	d10c      	bne.n	8004e64 <HAL_RCC_OscConfig+0x30c>
 8004e4a:	4b5f      	ldr	r3, [pc, #380]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e4e:	4a5e      	ldr	r2, [pc, #376]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004e50:	f043 0304 	orr.w	r3, r3, #4
 8004e54:	6713      	str	r3, [r2, #112]	; 0x70
 8004e56:	4b5c      	ldr	r3, [pc, #368]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e5a:	4a5b      	ldr	r2, [pc, #364]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004e5c:	f043 0301 	orr.w	r3, r3, #1
 8004e60:	6713      	str	r3, [r2, #112]	; 0x70
 8004e62:	e00b      	b.n	8004e7c <HAL_RCC_OscConfig+0x324>
 8004e64:	4b58      	ldr	r3, [pc, #352]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e68:	4a57      	ldr	r2, [pc, #348]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004e6a:	f023 0301 	bic.w	r3, r3, #1
 8004e6e:	6713      	str	r3, [r2, #112]	; 0x70
 8004e70:	4b55      	ldr	r3, [pc, #340]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e74:	4a54      	ldr	r2, [pc, #336]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004e76:	f023 0304 	bic.w	r3, r3, #4
 8004e7a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d015      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e84:	f7ff faf6 	bl	8004474 <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e8a:	e00a      	b.n	8004ea2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e8c:	f7ff faf2 	bl	8004474 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e0cb      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ea2:	4b49      	ldr	r3, [pc, #292]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004ea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d0ee      	beq.n	8004e8c <HAL_RCC_OscConfig+0x334>
 8004eae:	e014      	b.n	8004eda <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eb0:	f7ff fae0 	bl	8004474 <HAL_GetTick>
 8004eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004eb6:	e00a      	b.n	8004ece <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004eb8:	f7ff fadc 	bl	8004474 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e0b5      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ece:	4b3e      	ldr	r3, [pc, #248]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1ee      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004eda:	7dfb      	ldrb	r3, [r7, #23]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d105      	bne.n	8004eec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ee0:	4b39      	ldr	r3, [pc, #228]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee4:	4a38      	ldr	r2, [pc, #224]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004ee6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004eea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	699b      	ldr	r3, [r3, #24]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 80a1 	beq.w	8005038 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ef6:	4b34      	ldr	r3, [pc, #208]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f003 030c 	and.w	r3, r3, #12
 8004efe:	2b08      	cmp	r3, #8
 8004f00:	d05c      	beq.n	8004fbc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d141      	bne.n	8004f8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f0a:	4b31      	ldr	r3, [pc, #196]	; (8004fd0 <HAL_RCC_OscConfig+0x478>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f10:	f7ff fab0 	bl	8004474 <HAL_GetTick>
 8004f14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f16:	e008      	b.n	8004f2a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f18:	f7ff faac 	bl	8004474 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d901      	bls.n	8004f2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e087      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f2a:	4b27      	ldr	r3, [pc, #156]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1f0      	bne.n	8004f18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	69da      	ldr	r2, [r3, #28]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	431a      	orrs	r2, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f44:	019b      	lsls	r3, r3, #6
 8004f46:	431a      	orrs	r2, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f4c:	085b      	lsrs	r3, r3, #1
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	041b      	lsls	r3, r3, #16
 8004f52:	431a      	orrs	r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f58:	061b      	lsls	r3, r3, #24
 8004f5a:	491b      	ldr	r1, [pc, #108]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f60:	4b1b      	ldr	r3, [pc, #108]	; (8004fd0 <HAL_RCC_OscConfig+0x478>)
 8004f62:	2201      	movs	r2, #1
 8004f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f66:	f7ff fa85 	bl	8004474 <HAL_GetTick>
 8004f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f6c:	e008      	b.n	8004f80 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f6e:	f7ff fa81 	bl	8004474 <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d901      	bls.n	8004f80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e05c      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f80:	4b11      	ldr	r3, [pc, #68]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d0f0      	beq.n	8004f6e <HAL_RCC_OscConfig+0x416>
 8004f8c:	e054      	b.n	8005038 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f8e:	4b10      	ldr	r3, [pc, #64]	; (8004fd0 <HAL_RCC_OscConfig+0x478>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f94:	f7ff fa6e 	bl	8004474 <HAL_GetTick>
 8004f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f9a:	e008      	b.n	8004fae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f9c:	f7ff fa6a 	bl	8004474 <HAL_GetTick>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d901      	bls.n	8004fae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e045      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fae:	4b06      	ldr	r3, [pc, #24]	; (8004fc8 <HAL_RCC_OscConfig+0x470>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1f0      	bne.n	8004f9c <HAL_RCC_OscConfig+0x444>
 8004fba:	e03d      	b.n	8005038 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d107      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e038      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
 8004fc8:	40023800 	.word	0x40023800
 8004fcc:	40007000 	.word	0x40007000
 8004fd0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004fd4:	4b1b      	ldr	r3, [pc, #108]	; (8005044 <HAL_RCC_OscConfig+0x4ec>)
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d028      	beq.n	8005034 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d121      	bne.n	8005034 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d11a      	bne.n	8005034 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005004:	4013      	ands	r3, r2
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800500a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800500c:	4293      	cmp	r3, r2
 800500e:	d111      	bne.n	8005034 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501a:	085b      	lsrs	r3, r3, #1
 800501c:	3b01      	subs	r3, #1
 800501e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005020:	429a      	cmp	r2, r3
 8005022:	d107      	bne.n	8005034 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005030:	429a      	cmp	r2, r3
 8005032:	d001      	beq.n	8005038 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e000      	b.n	800503a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3718      	adds	r7, #24
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	40023800 	.word	0x40023800

08005048 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e0cc      	b.n	80051f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800505c:	4b68      	ldr	r3, [pc, #416]	; (8005200 <HAL_RCC_ClockConfig+0x1b8>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0307 	and.w	r3, r3, #7
 8005064:	683a      	ldr	r2, [r7, #0]
 8005066:	429a      	cmp	r2, r3
 8005068:	d90c      	bls.n	8005084 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800506a:	4b65      	ldr	r3, [pc, #404]	; (8005200 <HAL_RCC_ClockConfig+0x1b8>)
 800506c:	683a      	ldr	r2, [r7, #0]
 800506e:	b2d2      	uxtb	r2, r2
 8005070:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005072:	4b63      	ldr	r3, [pc, #396]	; (8005200 <HAL_RCC_ClockConfig+0x1b8>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	683a      	ldr	r2, [r7, #0]
 800507c:	429a      	cmp	r2, r3
 800507e:	d001      	beq.n	8005084 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e0b8      	b.n	80051f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0302 	and.w	r3, r3, #2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d020      	beq.n	80050d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0304 	and.w	r3, r3, #4
 8005098:	2b00      	cmp	r3, #0
 800509a:	d005      	beq.n	80050a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800509c:	4b59      	ldr	r3, [pc, #356]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	4a58      	ldr	r2, [pc, #352]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 80050a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80050a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0308 	and.w	r3, r3, #8
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d005      	beq.n	80050c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050b4:	4b53      	ldr	r3, [pc, #332]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	4a52      	ldr	r2, [pc, #328]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 80050ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80050be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050c0:	4b50      	ldr	r3, [pc, #320]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	494d      	ldr	r1, [pc, #308]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 0301 	and.w	r3, r3, #1
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d044      	beq.n	8005168 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d107      	bne.n	80050f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050e6:	4b47      	ldr	r3, [pc, #284]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d119      	bne.n	8005126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e07f      	b.n	80051f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d003      	beq.n	8005106 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005102:	2b03      	cmp	r3, #3
 8005104:	d107      	bne.n	8005116 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005106:	4b3f      	ldr	r3, [pc, #252]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d109      	bne.n	8005126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e06f      	b.n	80051f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005116:	4b3b      	ldr	r3, [pc, #236]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b00      	cmp	r3, #0
 8005120:	d101      	bne.n	8005126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e067      	b.n	80051f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005126:	4b37      	ldr	r3, [pc, #220]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f023 0203 	bic.w	r2, r3, #3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	4934      	ldr	r1, [pc, #208]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 8005134:	4313      	orrs	r3, r2
 8005136:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005138:	f7ff f99c 	bl	8004474 <HAL_GetTick>
 800513c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800513e:	e00a      	b.n	8005156 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005140:	f7ff f998 	bl	8004474 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	f241 3288 	movw	r2, #5000	; 0x1388
 800514e:	4293      	cmp	r3, r2
 8005150:	d901      	bls.n	8005156 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e04f      	b.n	80051f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005156:	4b2b      	ldr	r3, [pc, #172]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f003 020c 	and.w	r2, r3, #12
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	429a      	cmp	r2, r3
 8005166:	d1eb      	bne.n	8005140 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005168:	4b25      	ldr	r3, [pc, #148]	; (8005200 <HAL_RCC_ClockConfig+0x1b8>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f003 0307 	and.w	r3, r3, #7
 8005170:	683a      	ldr	r2, [r7, #0]
 8005172:	429a      	cmp	r2, r3
 8005174:	d20c      	bcs.n	8005190 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005176:	4b22      	ldr	r3, [pc, #136]	; (8005200 <HAL_RCC_ClockConfig+0x1b8>)
 8005178:	683a      	ldr	r2, [r7, #0]
 800517a:	b2d2      	uxtb	r2, r2
 800517c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800517e:	4b20      	ldr	r3, [pc, #128]	; (8005200 <HAL_RCC_ClockConfig+0x1b8>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0307 	and.w	r3, r3, #7
 8005186:	683a      	ldr	r2, [r7, #0]
 8005188:	429a      	cmp	r2, r3
 800518a:	d001      	beq.n	8005190 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e032      	b.n	80051f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0304 	and.w	r3, r3, #4
 8005198:	2b00      	cmp	r3, #0
 800519a:	d008      	beq.n	80051ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800519c:	4b19      	ldr	r3, [pc, #100]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	4916      	ldr	r1, [pc, #88]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0308 	and.w	r3, r3, #8
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d009      	beq.n	80051ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051ba:	4b12      	ldr	r3, [pc, #72]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	00db      	lsls	r3, r3, #3
 80051c8:	490e      	ldr	r1, [pc, #56]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80051ce:	f000 f821 	bl	8005214 <HAL_RCC_GetSysClockFreq>
 80051d2:	4602      	mov	r2, r0
 80051d4:	4b0b      	ldr	r3, [pc, #44]	; (8005204 <HAL_RCC_ClockConfig+0x1bc>)
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	091b      	lsrs	r3, r3, #4
 80051da:	f003 030f 	and.w	r3, r3, #15
 80051de:	490a      	ldr	r1, [pc, #40]	; (8005208 <HAL_RCC_ClockConfig+0x1c0>)
 80051e0:	5ccb      	ldrb	r3, [r1, r3]
 80051e2:	fa22 f303 	lsr.w	r3, r2, r3
 80051e6:	4a09      	ldr	r2, [pc, #36]	; (800520c <HAL_RCC_ClockConfig+0x1c4>)
 80051e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80051ea:	4b09      	ldr	r3, [pc, #36]	; (8005210 <HAL_RCC_ClockConfig+0x1c8>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4618      	mov	r0, r3
 80051f0:	f7ff f8fc 	bl	80043ec <HAL_InitTick>

  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3710      	adds	r7, #16
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40023c00 	.word	0x40023c00
 8005204:	40023800 	.word	0x40023800
 8005208:	0800cd38 	.word	0x0800cd38
 800520c:	2000006c 	.word	0x2000006c
 8005210:	20000070 	.word	0x20000070

08005214 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005214:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005218:	b094      	sub	sp, #80	; 0x50
 800521a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	647b      	str	r3, [r7, #68]	; 0x44
 8005220:	2300      	movs	r3, #0
 8005222:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005224:	2300      	movs	r3, #0
 8005226:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800522c:	4b79      	ldr	r3, [pc, #484]	; (8005414 <HAL_RCC_GetSysClockFreq+0x200>)
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f003 030c 	and.w	r3, r3, #12
 8005234:	2b08      	cmp	r3, #8
 8005236:	d00d      	beq.n	8005254 <HAL_RCC_GetSysClockFreq+0x40>
 8005238:	2b08      	cmp	r3, #8
 800523a:	f200 80e1 	bhi.w	8005400 <HAL_RCC_GetSysClockFreq+0x1ec>
 800523e:	2b00      	cmp	r3, #0
 8005240:	d002      	beq.n	8005248 <HAL_RCC_GetSysClockFreq+0x34>
 8005242:	2b04      	cmp	r3, #4
 8005244:	d003      	beq.n	800524e <HAL_RCC_GetSysClockFreq+0x3a>
 8005246:	e0db      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005248:	4b73      	ldr	r3, [pc, #460]	; (8005418 <HAL_RCC_GetSysClockFreq+0x204>)
 800524a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800524c:	e0db      	b.n	8005406 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800524e:	4b73      	ldr	r3, [pc, #460]	; (800541c <HAL_RCC_GetSysClockFreq+0x208>)
 8005250:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005252:	e0d8      	b.n	8005406 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005254:	4b6f      	ldr	r3, [pc, #444]	; (8005414 <HAL_RCC_GetSysClockFreq+0x200>)
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800525c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800525e:	4b6d      	ldr	r3, [pc, #436]	; (8005414 <HAL_RCC_GetSysClockFreq+0x200>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d063      	beq.n	8005332 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800526a:	4b6a      	ldr	r3, [pc, #424]	; (8005414 <HAL_RCC_GetSysClockFreq+0x200>)
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	099b      	lsrs	r3, r3, #6
 8005270:	2200      	movs	r2, #0
 8005272:	63bb      	str	r3, [r7, #56]	; 0x38
 8005274:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800527c:	633b      	str	r3, [r7, #48]	; 0x30
 800527e:	2300      	movs	r3, #0
 8005280:	637b      	str	r3, [r7, #52]	; 0x34
 8005282:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005286:	4622      	mov	r2, r4
 8005288:	462b      	mov	r3, r5
 800528a:	f04f 0000 	mov.w	r0, #0
 800528e:	f04f 0100 	mov.w	r1, #0
 8005292:	0159      	lsls	r1, r3, #5
 8005294:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005298:	0150      	lsls	r0, r2, #5
 800529a:	4602      	mov	r2, r0
 800529c:	460b      	mov	r3, r1
 800529e:	4621      	mov	r1, r4
 80052a0:	1a51      	subs	r1, r2, r1
 80052a2:	6139      	str	r1, [r7, #16]
 80052a4:	4629      	mov	r1, r5
 80052a6:	eb63 0301 	sbc.w	r3, r3, r1
 80052aa:	617b      	str	r3, [r7, #20]
 80052ac:	f04f 0200 	mov.w	r2, #0
 80052b0:	f04f 0300 	mov.w	r3, #0
 80052b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052b8:	4659      	mov	r1, fp
 80052ba:	018b      	lsls	r3, r1, #6
 80052bc:	4651      	mov	r1, sl
 80052be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052c2:	4651      	mov	r1, sl
 80052c4:	018a      	lsls	r2, r1, #6
 80052c6:	4651      	mov	r1, sl
 80052c8:	ebb2 0801 	subs.w	r8, r2, r1
 80052cc:	4659      	mov	r1, fp
 80052ce:	eb63 0901 	sbc.w	r9, r3, r1
 80052d2:	f04f 0200 	mov.w	r2, #0
 80052d6:	f04f 0300 	mov.w	r3, #0
 80052da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052e6:	4690      	mov	r8, r2
 80052e8:	4699      	mov	r9, r3
 80052ea:	4623      	mov	r3, r4
 80052ec:	eb18 0303 	adds.w	r3, r8, r3
 80052f0:	60bb      	str	r3, [r7, #8]
 80052f2:	462b      	mov	r3, r5
 80052f4:	eb49 0303 	adc.w	r3, r9, r3
 80052f8:	60fb      	str	r3, [r7, #12]
 80052fa:	f04f 0200 	mov.w	r2, #0
 80052fe:	f04f 0300 	mov.w	r3, #0
 8005302:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005306:	4629      	mov	r1, r5
 8005308:	024b      	lsls	r3, r1, #9
 800530a:	4621      	mov	r1, r4
 800530c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005310:	4621      	mov	r1, r4
 8005312:	024a      	lsls	r2, r1, #9
 8005314:	4610      	mov	r0, r2
 8005316:	4619      	mov	r1, r3
 8005318:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800531a:	2200      	movs	r2, #0
 800531c:	62bb      	str	r3, [r7, #40]	; 0x28
 800531e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005320:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005324:	f7fb fcb8 	bl	8000c98 <__aeabi_uldivmod>
 8005328:	4602      	mov	r2, r0
 800532a:	460b      	mov	r3, r1
 800532c:	4613      	mov	r3, r2
 800532e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005330:	e058      	b.n	80053e4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005332:	4b38      	ldr	r3, [pc, #224]	; (8005414 <HAL_RCC_GetSysClockFreq+0x200>)
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	099b      	lsrs	r3, r3, #6
 8005338:	2200      	movs	r2, #0
 800533a:	4618      	mov	r0, r3
 800533c:	4611      	mov	r1, r2
 800533e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005342:	623b      	str	r3, [r7, #32]
 8005344:	2300      	movs	r3, #0
 8005346:	627b      	str	r3, [r7, #36]	; 0x24
 8005348:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800534c:	4642      	mov	r2, r8
 800534e:	464b      	mov	r3, r9
 8005350:	f04f 0000 	mov.w	r0, #0
 8005354:	f04f 0100 	mov.w	r1, #0
 8005358:	0159      	lsls	r1, r3, #5
 800535a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800535e:	0150      	lsls	r0, r2, #5
 8005360:	4602      	mov	r2, r0
 8005362:	460b      	mov	r3, r1
 8005364:	4641      	mov	r1, r8
 8005366:	ebb2 0a01 	subs.w	sl, r2, r1
 800536a:	4649      	mov	r1, r9
 800536c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005370:	f04f 0200 	mov.w	r2, #0
 8005374:	f04f 0300 	mov.w	r3, #0
 8005378:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800537c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005380:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005384:	ebb2 040a 	subs.w	r4, r2, sl
 8005388:	eb63 050b 	sbc.w	r5, r3, fp
 800538c:	f04f 0200 	mov.w	r2, #0
 8005390:	f04f 0300 	mov.w	r3, #0
 8005394:	00eb      	lsls	r3, r5, #3
 8005396:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800539a:	00e2      	lsls	r2, r4, #3
 800539c:	4614      	mov	r4, r2
 800539e:	461d      	mov	r5, r3
 80053a0:	4643      	mov	r3, r8
 80053a2:	18e3      	adds	r3, r4, r3
 80053a4:	603b      	str	r3, [r7, #0]
 80053a6:	464b      	mov	r3, r9
 80053a8:	eb45 0303 	adc.w	r3, r5, r3
 80053ac:	607b      	str	r3, [r7, #4]
 80053ae:	f04f 0200 	mov.w	r2, #0
 80053b2:	f04f 0300 	mov.w	r3, #0
 80053b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053ba:	4629      	mov	r1, r5
 80053bc:	028b      	lsls	r3, r1, #10
 80053be:	4621      	mov	r1, r4
 80053c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053c4:	4621      	mov	r1, r4
 80053c6:	028a      	lsls	r2, r1, #10
 80053c8:	4610      	mov	r0, r2
 80053ca:	4619      	mov	r1, r3
 80053cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053ce:	2200      	movs	r2, #0
 80053d0:	61bb      	str	r3, [r7, #24]
 80053d2:	61fa      	str	r2, [r7, #28]
 80053d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053d8:	f7fb fc5e 	bl	8000c98 <__aeabi_uldivmod>
 80053dc:	4602      	mov	r2, r0
 80053de:	460b      	mov	r3, r1
 80053e0:	4613      	mov	r3, r2
 80053e2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80053e4:	4b0b      	ldr	r3, [pc, #44]	; (8005414 <HAL_RCC_GetSysClockFreq+0x200>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	0c1b      	lsrs	r3, r3, #16
 80053ea:	f003 0303 	and.w	r3, r3, #3
 80053ee:	3301      	adds	r3, #1
 80053f0:	005b      	lsls	r3, r3, #1
 80053f2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80053f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80053f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053fc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80053fe:	e002      	b.n	8005406 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005400:	4b05      	ldr	r3, [pc, #20]	; (8005418 <HAL_RCC_GetSysClockFreq+0x204>)
 8005402:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005404:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005406:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005408:	4618      	mov	r0, r3
 800540a:	3750      	adds	r7, #80	; 0x50
 800540c:	46bd      	mov	sp, r7
 800540e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005412:	bf00      	nop
 8005414:	40023800 	.word	0x40023800
 8005418:	00f42400 	.word	0x00f42400
 800541c:	007a1200 	.word	0x007a1200

08005420 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005420:	b480      	push	{r7}
 8005422:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005424:	4b03      	ldr	r3, [pc, #12]	; (8005434 <HAL_RCC_GetHCLKFreq+0x14>)
 8005426:	681b      	ldr	r3, [r3, #0]
}
 8005428:	4618      	mov	r0, r3
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
 8005432:	bf00      	nop
 8005434:	2000006c 	.word	0x2000006c

08005438 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800543c:	f7ff fff0 	bl	8005420 <HAL_RCC_GetHCLKFreq>
 8005440:	4602      	mov	r2, r0
 8005442:	4b05      	ldr	r3, [pc, #20]	; (8005458 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	0a9b      	lsrs	r3, r3, #10
 8005448:	f003 0307 	and.w	r3, r3, #7
 800544c:	4903      	ldr	r1, [pc, #12]	; (800545c <HAL_RCC_GetPCLK1Freq+0x24>)
 800544e:	5ccb      	ldrb	r3, [r1, r3]
 8005450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005454:	4618      	mov	r0, r3
 8005456:	bd80      	pop	{r7, pc}
 8005458:	40023800 	.word	0x40023800
 800545c:	0800cd48 	.word	0x0800cd48

08005460 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005464:	f7ff ffdc 	bl	8005420 <HAL_RCC_GetHCLKFreq>
 8005468:	4602      	mov	r2, r0
 800546a:	4b05      	ldr	r3, [pc, #20]	; (8005480 <HAL_RCC_GetPCLK2Freq+0x20>)
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	0b5b      	lsrs	r3, r3, #13
 8005470:	f003 0307 	and.w	r3, r3, #7
 8005474:	4903      	ldr	r1, [pc, #12]	; (8005484 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005476:	5ccb      	ldrb	r3, [r1, r3]
 8005478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800547c:	4618      	mov	r0, r3
 800547e:	bd80      	pop	{r7, pc}
 8005480:	40023800 	.word	0x40023800
 8005484:	0800cd48 	.word	0x0800cd48

08005488 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e07b      	b.n	8005592 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d108      	bne.n	80054b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054aa:	d009      	beq.n	80054c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	61da      	str	r2, [r3, #28]
 80054b2:	e005      	b.n	80054c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d106      	bne.n	80054e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f7fe fc18 	bl	8003d10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2202      	movs	r2, #2
 80054e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005512:	431a      	orrs	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	431a      	orrs	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	431a      	orrs	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005530:	431a      	orrs	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	69db      	ldr	r3, [r3, #28]
 8005536:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800553a:	431a      	orrs	r2, r3
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005544:	ea42 0103 	orr.w	r1, r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	430a      	orrs	r2, r1
 8005556:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	0c1b      	lsrs	r3, r3, #16
 800555e:	f003 0104 	and.w	r1, r3, #4
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005566:	f003 0210 	and.w	r2, r3, #16
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	430a      	orrs	r2, r1
 8005570:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	69da      	ldr	r2, [r3, #28]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005580:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b088      	sub	sp, #32
 800559e:	af00      	add	r7, sp, #0
 80055a0:	60f8      	str	r0, [r7, #12]
 80055a2:	60b9      	str	r1, [r7, #8]
 80055a4:	603b      	str	r3, [r7, #0]
 80055a6:	4613      	mov	r3, r2
 80055a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80055aa:	2300      	movs	r3, #0
 80055ac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d101      	bne.n	80055bc <HAL_SPI_Transmit+0x22>
 80055b8:	2302      	movs	r3, #2
 80055ba:	e126      	b.n	800580a <HAL_SPI_Transmit+0x270>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055c4:	f7fe ff56 	bl	8004474 <HAL_GetTick>
 80055c8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80055ca:	88fb      	ldrh	r3, [r7, #6]
 80055cc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d002      	beq.n	80055e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80055da:	2302      	movs	r3, #2
 80055dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80055de:	e10b      	b.n	80057f8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d002      	beq.n	80055ec <HAL_SPI_Transmit+0x52>
 80055e6:	88fb      	ldrh	r3, [r7, #6]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d102      	bne.n	80055f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80055f0:	e102      	b.n	80057f8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2203      	movs	r2, #3
 80055f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	68ba      	ldr	r2, [r7, #8]
 8005604:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	88fa      	ldrh	r2, [r7, #6]
 800560a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	88fa      	ldrh	r2, [r7, #6]
 8005610:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2200      	movs	r2, #0
 8005616:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005638:	d10f      	bne.n	800565a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005648:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005658:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005664:	2b40      	cmp	r3, #64	; 0x40
 8005666:	d007      	beq.n	8005678 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005676:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005680:	d14b      	bne.n	800571a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d002      	beq.n	8005690 <HAL_SPI_Transmit+0xf6>
 800568a:	8afb      	ldrh	r3, [r7, #22]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d13e      	bne.n	800570e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005694:	881a      	ldrh	r2, [r3, #0]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a0:	1c9a      	adds	r2, r3, #2
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	3b01      	subs	r3, #1
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80056b4:	e02b      	b.n	800570e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f003 0302 	and.w	r3, r3, #2
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d112      	bne.n	80056ea <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c8:	881a      	ldrh	r2, [r3, #0]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d4:	1c9a      	adds	r2, r3, #2
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056de:	b29b      	uxth	r3, r3
 80056e0:	3b01      	subs	r3, #1
 80056e2:	b29a      	uxth	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	86da      	strh	r2, [r3, #54]	; 0x36
 80056e8:	e011      	b.n	800570e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056ea:	f7fe fec3 	bl	8004474 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	683a      	ldr	r2, [r7, #0]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d803      	bhi.n	8005702 <HAL_SPI_Transmit+0x168>
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005700:	d102      	bne.n	8005708 <HAL_SPI_Transmit+0x16e>
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d102      	bne.n	800570e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800570c:	e074      	b.n	80057f8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005712:	b29b      	uxth	r3, r3
 8005714:	2b00      	cmp	r3, #0
 8005716:	d1ce      	bne.n	80056b6 <HAL_SPI_Transmit+0x11c>
 8005718:	e04c      	b.n	80057b4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d002      	beq.n	8005728 <HAL_SPI_Transmit+0x18e>
 8005722:	8afb      	ldrh	r3, [r7, #22]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d140      	bne.n	80057aa <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	330c      	adds	r3, #12
 8005732:	7812      	ldrb	r2, [r2, #0]
 8005734:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573a:	1c5a      	adds	r2, r3, #1
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005744:	b29b      	uxth	r3, r3
 8005746:	3b01      	subs	r3, #1
 8005748:	b29a      	uxth	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800574e:	e02c      	b.n	80057aa <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b02      	cmp	r3, #2
 800575c:	d113      	bne.n	8005786 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	330c      	adds	r3, #12
 8005768:	7812      	ldrb	r2, [r2, #0]
 800576a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005770:	1c5a      	adds	r2, r3, #1
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800577a:	b29b      	uxth	r3, r3
 800577c:	3b01      	subs	r3, #1
 800577e:	b29a      	uxth	r2, r3
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	86da      	strh	r2, [r3, #54]	; 0x36
 8005784:	e011      	b.n	80057aa <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005786:	f7fe fe75 	bl	8004474 <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	683a      	ldr	r2, [r7, #0]
 8005792:	429a      	cmp	r2, r3
 8005794:	d803      	bhi.n	800579e <HAL_SPI_Transmit+0x204>
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800579c:	d102      	bne.n	80057a4 <HAL_SPI_Transmit+0x20a>
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d102      	bne.n	80057aa <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80057a4:	2303      	movs	r3, #3
 80057a6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80057a8:	e026      	b.n	80057f8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1cd      	bne.n	8005750 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057b4:	69ba      	ldr	r2, [r7, #24]
 80057b6:	6839      	ldr	r1, [r7, #0]
 80057b8:	68f8      	ldr	r0, [r7, #12]
 80057ba:	f000 fbcb 	bl	8005f54 <SPI_EndRxTxTransaction>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d002      	beq.n	80057ca <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2220      	movs	r2, #32
 80057c8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10a      	bne.n	80057e8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057d2:	2300      	movs	r3, #0
 80057d4:	613b      	str	r3, [r7, #16]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	613b      	str	r3, [r7, #16]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	613b      	str	r3, [r7, #16]
 80057e6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d002      	beq.n	80057f6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	77fb      	strb	r3, [r7, #31]
 80057f4:	e000      	b.n	80057f8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80057f6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005808:	7ffb      	ldrb	r3, [r7, #31]
}
 800580a:	4618      	mov	r0, r3
 800580c:	3720      	adds	r7, #32
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}

08005812 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005812:	b580      	push	{r7, lr}
 8005814:	b088      	sub	sp, #32
 8005816:	af02      	add	r7, sp, #8
 8005818:	60f8      	str	r0, [r7, #12]
 800581a:	60b9      	str	r1, [r7, #8]
 800581c:	603b      	str	r3, [r7, #0]
 800581e:	4613      	mov	r3, r2
 8005820:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005822:	2300      	movs	r3, #0
 8005824:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800582e:	d112      	bne.n	8005856 <HAL_SPI_Receive+0x44>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10e      	bne.n	8005856 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2204      	movs	r2, #4
 800583c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005840:	88fa      	ldrh	r2, [r7, #6]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	4613      	mov	r3, r2
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	68b9      	ldr	r1, [r7, #8]
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f000 f8f1 	bl	8005a34 <HAL_SPI_TransmitReceive>
 8005852:	4603      	mov	r3, r0
 8005854:	e0ea      	b.n	8005a2c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800585c:	2b01      	cmp	r3, #1
 800585e:	d101      	bne.n	8005864 <HAL_SPI_Receive+0x52>
 8005860:	2302      	movs	r3, #2
 8005862:	e0e3      	b.n	8005a2c <HAL_SPI_Receive+0x21a>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800586c:	f7fe fe02 	bl	8004474 <HAL_GetTick>
 8005870:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b01      	cmp	r3, #1
 800587c:	d002      	beq.n	8005884 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800587e:	2302      	movs	r3, #2
 8005880:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005882:	e0ca      	b.n	8005a1a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d002      	beq.n	8005890 <HAL_SPI_Receive+0x7e>
 800588a:	88fb      	ldrh	r3, [r7, #6]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d102      	bne.n	8005896 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005894:	e0c1      	b.n	8005a1a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2204      	movs	r2, #4
 800589a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	88fa      	ldrh	r2, [r7, #6]
 80058ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	88fa      	ldrh	r2, [r7, #6]
 80058b4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058dc:	d10f      	bne.n	80058fe <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80058fc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005908:	2b40      	cmp	r3, #64	; 0x40
 800590a:	d007      	beq.n	800591c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800591a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d162      	bne.n	80059ea <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005924:	e02e      	b.n	8005984 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	f003 0301 	and.w	r3, r3, #1
 8005930:	2b01      	cmp	r3, #1
 8005932:	d115      	bne.n	8005960 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f103 020c 	add.w	r2, r3, #12
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005940:	7812      	ldrb	r2, [r2, #0]
 8005942:	b2d2      	uxtb	r2, r2
 8005944:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594a:	1c5a      	adds	r2, r3, #1
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005954:	b29b      	uxth	r3, r3
 8005956:	3b01      	subs	r3, #1
 8005958:	b29a      	uxth	r2, r3
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800595e:	e011      	b.n	8005984 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005960:	f7fe fd88 	bl	8004474 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	683a      	ldr	r2, [r7, #0]
 800596c:	429a      	cmp	r2, r3
 800596e:	d803      	bhi.n	8005978 <HAL_SPI_Receive+0x166>
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005976:	d102      	bne.n	800597e <HAL_SPI_Receive+0x16c>
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d102      	bne.n	8005984 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005982:	e04a      	b.n	8005a1a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005988:	b29b      	uxth	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1cb      	bne.n	8005926 <HAL_SPI_Receive+0x114>
 800598e:	e031      	b.n	80059f4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b01      	cmp	r3, #1
 800599c:	d113      	bne.n	80059c6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68da      	ldr	r2, [r3, #12]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a8:	b292      	uxth	r2, r2
 80059aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b0:	1c9a      	adds	r2, r3, #2
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	3b01      	subs	r3, #1
 80059be:	b29a      	uxth	r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059c4:	e011      	b.n	80059ea <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059c6:	f7fe fd55 	bl	8004474 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	683a      	ldr	r2, [r7, #0]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d803      	bhi.n	80059de <HAL_SPI_Receive+0x1cc>
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059dc:	d102      	bne.n	80059e4 <HAL_SPI_Receive+0x1d2>
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d102      	bne.n	80059ea <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80059e8:	e017      	b.n	8005a1a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1cd      	bne.n	8005990 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059f4:	693a      	ldr	r2, [r7, #16]
 80059f6:	6839      	ldr	r1, [r7, #0]
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f000 fa45 	bl	8005e88 <SPI_EndRxTransaction>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d002      	beq.n	8005a0a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2220      	movs	r2, #32
 8005a08:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d002      	beq.n	8005a18 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	75fb      	strb	r3, [r7, #23]
 8005a16:	e000      	b.n	8005a1a <HAL_SPI_Receive+0x208>
  }

error :
 8005a18:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3718      	adds	r7, #24
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b08c      	sub	sp, #48	; 0x30
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
 8005a40:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a42:	2301      	movs	r3, #1
 8005a44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005a46:	2300      	movs	r3, #0
 8005a48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d101      	bne.n	8005a5a <HAL_SPI_TransmitReceive+0x26>
 8005a56:	2302      	movs	r3, #2
 8005a58:	e18a      	b.n	8005d70 <HAL_SPI_TransmitReceive+0x33c>
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a62:	f7fe fd07 	bl	8004474 <HAL_GetTick>
 8005a66:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005a78:	887b      	ldrh	r3, [r7, #2]
 8005a7a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d00f      	beq.n	8005aa4 <HAL_SPI_TransmitReceive+0x70>
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a8a:	d107      	bne.n	8005a9c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d103      	bne.n	8005a9c <HAL_SPI_TransmitReceive+0x68>
 8005a94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005a98:	2b04      	cmp	r3, #4
 8005a9a:	d003      	beq.n	8005aa4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005a9c:	2302      	movs	r3, #2
 8005a9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005aa2:	e15b      	b.n	8005d5c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d005      	beq.n	8005ab6 <HAL_SPI_TransmitReceive+0x82>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d002      	beq.n	8005ab6 <HAL_SPI_TransmitReceive+0x82>
 8005ab0:	887b      	ldrh	r3, [r7, #2]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d103      	bne.n	8005abe <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005abc:	e14e      	b.n	8005d5c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	2b04      	cmp	r3, #4
 8005ac8:	d003      	beq.n	8005ad2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2205      	movs	r2, #5
 8005ace:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	887a      	ldrh	r2, [r7, #2]
 8005ae2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	887a      	ldrh	r2, [r7, #2]
 8005ae8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	68ba      	ldr	r2, [r7, #8]
 8005aee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	887a      	ldrh	r2, [r7, #2]
 8005af4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	887a      	ldrh	r2, [r7, #2]
 8005afa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b12:	2b40      	cmp	r3, #64	; 0x40
 8005b14:	d007      	beq.n	8005b26 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b2e:	d178      	bne.n	8005c22 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d002      	beq.n	8005b3e <HAL_SPI_TransmitReceive+0x10a>
 8005b38:	8b7b      	ldrh	r3, [r7, #26]
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d166      	bne.n	8005c0c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b42:	881a      	ldrh	r2, [r3, #0]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4e:	1c9a      	adds	r2, r3, #2
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b62:	e053      	b.n	8005c0c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d11b      	bne.n	8005baa <HAL_SPI_TransmitReceive+0x176>
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d016      	beq.n	8005baa <HAL_SPI_TransmitReceive+0x176>
 8005b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d113      	bne.n	8005baa <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b86:	881a      	ldrh	r2, [r3, #0]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b92:	1c9a      	adds	r2, r3, #2
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	b29a      	uxth	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	f003 0301 	and.w	r3, r3, #1
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d119      	bne.n	8005bec <HAL_SPI_TransmitReceive+0x1b8>
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d014      	beq.n	8005bec <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68da      	ldr	r2, [r3, #12]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bcc:	b292      	uxth	r2, r2
 8005bce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd4:	1c9a      	adds	r2, r3, #2
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005be8:	2301      	movs	r3, #1
 8005bea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005bec:	f7fe fc42 	bl	8004474 <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d807      	bhi.n	8005c0c <HAL_SPI_TransmitReceive+0x1d8>
 8005bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c02:	d003      	beq.n	8005c0c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005c0a:	e0a7      	b.n	8005d5c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1a6      	bne.n	8005b64 <HAL_SPI_TransmitReceive+0x130>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1a1      	bne.n	8005b64 <HAL_SPI_TransmitReceive+0x130>
 8005c20:	e07c      	b.n	8005d1c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d002      	beq.n	8005c30 <HAL_SPI_TransmitReceive+0x1fc>
 8005c2a:	8b7b      	ldrh	r3, [r7, #26]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d16b      	bne.n	8005d08 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	330c      	adds	r3, #12
 8005c3a:	7812      	ldrb	r2, [r2, #0]
 8005c3c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c42:	1c5a      	adds	r2, r3, #1
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c4c:	b29b      	uxth	r3, r3
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	b29a      	uxth	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c56:	e057      	b.n	8005d08 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	f003 0302 	and.w	r3, r3, #2
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d11c      	bne.n	8005ca0 <HAL_SPI_TransmitReceive+0x26c>
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d017      	beq.n	8005ca0 <HAL_SPI_TransmitReceive+0x26c>
 8005c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d114      	bne.n	8005ca0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	330c      	adds	r3, #12
 8005c80:	7812      	ldrb	r2, [r2, #0]
 8005c82:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c88:	1c5a      	adds	r2, r3, #1
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	3b01      	subs	r3, #1
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	f003 0301 	and.w	r3, r3, #1
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d119      	bne.n	8005ce2 <HAL_SPI_TransmitReceive+0x2ae>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d014      	beq.n	8005ce2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68da      	ldr	r2, [r3, #12]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc2:	b2d2      	uxtb	r2, r2
 8005cc4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	b29a      	uxth	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005ce2:	f7fe fbc7 	bl	8004474 <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d803      	bhi.n	8005cfa <HAL_SPI_TransmitReceive+0x2c6>
 8005cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005cf8:	d102      	bne.n	8005d00 <HAL_SPI_TransmitReceive+0x2cc>
 8005cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d103      	bne.n	8005d08 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005d06:	e029      	b.n	8005d5c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1a2      	bne.n	8005c58 <HAL_SPI_TransmitReceive+0x224>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d19d      	bne.n	8005c58 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d1e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f000 f917 	bl	8005f54 <SPI_EndRxTxTransaction>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d006      	beq.n	8005d3a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2220      	movs	r2, #32
 8005d36:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005d38:	e010      	b.n	8005d5c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10b      	bne.n	8005d5a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d42:	2300      	movs	r3, #0
 8005d44:	617b      	str	r3, [r7, #20]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	617b      	str	r3, [r7, #20]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	617b      	str	r3, [r7, #20]
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	e000      	b.n	8005d5c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005d5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d6c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3730      	adds	r7, #48	; 0x30
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b088      	sub	sp, #32
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	603b      	str	r3, [r7, #0]
 8005d84:	4613      	mov	r3, r2
 8005d86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d88:	f7fe fb74 	bl	8004474 <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d90:	1a9b      	subs	r3, r3, r2
 8005d92:	683a      	ldr	r2, [r7, #0]
 8005d94:	4413      	add	r3, r2
 8005d96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d98:	f7fe fb6c 	bl	8004474 <HAL_GetTick>
 8005d9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d9e:	4b39      	ldr	r3, [pc, #228]	; (8005e84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	015b      	lsls	r3, r3, #5
 8005da4:	0d1b      	lsrs	r3, r3, #20
 8005da6:	69fa      	ldr	r2, [r7, #28]
 8005da8:	fb02 f303 	mul.w	r3, r2, r3
 8005dac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005dae:	e054      	b.n	8005e5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005db6:	d050      	beq.n	8005e5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005db8:	f7fe fb5c 	bl	8004474 <HAL_GetTick>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	69bb      	ldr	r3, [r7, #24]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	69fa      	ldr	r2, [r7, #28]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d902      	bls.n	8005dce <SPI_WaitFlagStateUntilTimeout+0x56>
 8005dc8:	69fb      	ldr	r3, [r7, #28]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d13d      	bne.n	8005e4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	685a      	ldr	r2, [r3, #4]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ddc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005de6:	d111      	bne.n	8005e0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005df0:	d004      	beq.n	8005dfc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dfa:	d107      	bne.n	8005e0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e14:	d10f      	bne.n	8005e36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e24:	601a      	str	r2, [r3, #0]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	e017      	b.n	8005e7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e50:	2300      	movs	r3, #0
 8005e52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	3b01      	subs	r3, #1
 8005e58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	689a      	ldr	r2, [r3, #8]
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	4013      	ands	r3, r2
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	429a      	cmp	r2, r3
 8005e68:	bf0c      	ite	eq
 8005e6a:	2301      	moveq	r3, #1
 8005e6c:	2300      	movne	r3, #0
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	461a      	mov	r2, r3
 8005e72:	79fb      	ldrb	r3, [r7, #7]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d19b      	bne.n	8005db0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3720      	adds	r7, #32
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	2000006c 	.word	0x2000006c

08005e88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b086      	sub	sp, #24
 8005e8c:	af02      	add	r7, sp, #8
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e9c:	d111      	bne.n	8005ec2 <SPI_EndRxTransaction+0x3a>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ea6:	d004      	beq.n	8005eb2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005eb0:	d107      	bne.n	8005ec2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ec0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005eca:	d12a      	bne.n	8005f22 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ed4:	d012      	beq.n	8005efc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	9300      	str	r3, [sp, #0]
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	2200      	movs	r2, #0
 8005ede:	2180      	movs	r1, #128	; 0x80
 8005ee0:	68f8      	ldr	r0, [r7, #12]
 8005ee2:	f7ff ff49 	bl	8005d78 <SPI_WaitFlagStateUntilTimeout>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d02d      	beq.n	8005f48 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ef0:	f043 0220 	orr.w	r2, r3, #32
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e026      	b.n	8005f4a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	9300      	str	r3, [sp, #0]
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	2200      	movs	r2, #0
 8005f04:	2101      	movs	r1, #1
 8005f06:	68f8      	ldr	r0, [r7, #12]
 8005f08:	f7ff ff36 	bl	8005d78 <SPI_WaitFlagStateUntilTimeout>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d01a      	beq.n	8005f48 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f16:	f043 0220 	orr.w	r2, r3, #32
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	e013      	b.n	8005f4a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	9300      	str	r3, [sp, #0]
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	2101      	movs	r1, #1
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f7ff ff23 	bl	8005d78 <SPI_WaitFlagStateUntilTimeout>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d007      	beq.n	8005f48 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f3c:	f043 0220 	orr.w	r2, r3, #32
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e000      	b.n	8005f4a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
	...

08005f54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b088      	sub	sp, #32
 8005f58:	af02      	add	r7, sp, #8
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f60:	4b1b      	ldr	r3, [pc, #108]	; (8005fd0 <SPI_EndRxTxTransaction+0x7c>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a1b      	ldr	r2, [pc, #108]	; (8005fd4 <SPI_EndRxTxTransaction+0x80>)
 8005f66:	fba2 2303 	umull	r2, r3, r2, r3
 8005f6a:	0d5b      	lsrs	r3, r3, #21
 8005f6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005f70:	fb02 f303 	mul.w	r3, r2, r3
 8005f74:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f7e:	d112      	bne.n	8005fa6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	2200      	movs	r2, #0
 8005f88:	2180      	movs	r1, #128	; 0x80
 8005f8a:	68f8      	ldr	r0, [r7, #12]
 8005f8c:	f7ff fef4 	bl	8005d78 <SPI_WaitFlagStateUntilTimeout>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d016      	beq.n	8005fc4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f9a:	f043 0220 	orr.w	r2, r3, #32
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e00f      	b.n	8005fc6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00a      	beq.n	8005fc2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	3b01      	subs	r3, #1
 8005fb0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fbc:	2b80      	cmp	r3, #128	; 0x80
 8005fbe:	d0f2      	beq.n	8005fa6 <SPI_EndRxTxTransaction+0x52>
 8005fc0:	e000      	b.n	8005fc4 <SPI_EndRxTxTransaction+0x70>
        break;
 8005fc2:	bf00      	nop
  }

  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3718      	adds	r7, #24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	2000006c 	.word	0x2000006c
 8005fd4:	165e9f81 	.word	0x165e9f81

08005fd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b082      	sub	sp, #8
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d101      	bne.n	8005fea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e041      	b.n	800606e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d106      	bne.n	8006004 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f7fd ff42 	bl	8003e88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2202      	movs	r2, #2
 8006008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	3304      	adds	r3, #4
 8006014:	4619      	mov	r1, r3
 8006016:	4610      	mov	r0, r2
 8006018:	f000 fb24 	bl	8006664 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800606c:	2300      	movs	r3, #0
}
 800606e:	4618      	mov	r0, r3
 8006070:	3708      	adds	r7, #8
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}

08006076 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006076:	b580      	push	{r7, lr}
 8006078:	b082      	sub	sp, #8
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d101      	bne.n	8006088 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e041      	b.n	800610c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800608e:	b2db      	uxtb	r3, r3
 8006090:	2b00      	cmp	r3, #0
 8006092:	d106      	bne.n	80060a2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f000 f839 	bl	8006114 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2202      	movs	r2, #2
 80060a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	3304      	adds	r3, #4
 80060b2:	4619      	mov	r1, r3
 80060b4:	4610      	mov	r0, r2
 80060b6:	f000 fad5 	bl	8006664 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2201      	movs	r2, #1
 8006106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800610a:	2300      	movs	r3, #0
}
 800610c:	4618      	mov	r0, r3
 800610e:	3708      	adds	r7, #8
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}

08006114 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800611c:	bf00      	nop
 800611e:	370c      	adds	r7, #12
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d109      	bne.n	800614c <HAL_TIM_PWM_Start+0x24>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b01      	cmp	r3, #1
 8006142:	bf14      	ite	ne
 8006144:	2301      	movne	r3, #1
 8006146:	2300      	moveq	r3, #0
 8006148:	b2db      	uxtb	r3, r3
 800614a:	e022      	b.n	8006192 <HAL_TIM_PWM_Start+0x6a>
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	2b04      	cmp	r3, #4
 8006150:	d109      	bne.n	8006166 <HAL_TIM_PWM_Start+0x3e>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006158:	b2db      	uxtb	r3, r3
 800615a:	2b01      	cmp	r3, #1
 800615c:	bf14      	ite	ne
 800615e:	2301      	movne	r3, #1
 8006160:	2300      	moveq	r3, #0
 8006162:	b2db      	uxtb	r3, r3
 8006164:	e015      	b.n	8006192 <HAL_TIM_PWM_Start+0x6a>
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	2b08      	cmp	r3, #8
 800616a:	d109      	bne.n	8006180 <HAL_TIM_PWM_Start+0x58>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006172:	b2db      	uxtb	r3, r3
 8006174:	2b01      	cmp	r3, #1
 8006176:	bf14      	ite	ne
 8006178:	2301      	movne	r3, #1
 800617a:	2300      	moveq	r3, #0
 800617c:	b2db      	uxtb	r3, r3
 800617e:	e008      	b.n	8006192 <HAL_TIM_PWM_Start+0x6a>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006186:	b2db      	uxtb	r3, r3
 8006188:	2b01      	cmp	r3, #1
 800618a:	bf14      	ite	ne
 800618c:	2301      	movne	r3, #1
 800618e:	2300      	moveq	r3, #0
 8006190:	b2db      	uxtb	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d001      	beq.n	800619a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e068      	b.n	800626c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d104      	bne.n	80061aa <HAL_TIM_PWM_Start+0x82>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061a8:	e013      	b.n	80061d2 <HAL_TIM_PWM_Start+0xaa>
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	2b04      	cmp	r3, #4
 80061ae:	d104      	bne.n	80061ba <HAL_TIM_PWM_Start+0x92>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2202      	movs	r2, #2
 80061b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061b8:	e00b      	b.n	80061d2 <HAL_TIM_PWM_Start+0xaa>
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	2b08      	cmp	r3, #8
 80061be:	d104      	bne.n	80061ca <HAL_TIM_PWM_Start+0xa2>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2202      	movs	r2, #2
 80061c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061c8:	e003      	b.n	80061d2 <HAL_TIM_PWM_Start+0xaa>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2202      	movs	r2, #2
 80061ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2201      	movs	r2, #1
 80061d8:	6839      	ldr	r1, [r7, #0]
 80061da:	4618      	mov	r0, r3
 80061dc:	f000 fce8 	bl	8006bb0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a23      	ldr	r2, [pc, #140]	; (8006274 <HAL_TIM_PWM_Start+0x14c>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d107      	bne.n	80061fa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a1d      	ldr	r2, [pc, #116]	; (8006274 <HAL_TIM_PWM_Start+0x14c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d018      	beq.n	8006236 <HAL_TIM_PWM_Start+0x10e>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800620c:	d013      	beq.n	8006236 <HAL_TIM_PWM_Start+0x10e>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a19      	ldr	r2, [pc, #100]	; (8006278 <HAL_TIM_PWM_Start+0x150>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d00e      	beq.n	8006236 <HAL_TIM_PWM_Start+0x10e>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a17      	ldr	r2, [pc, #92]	; (800627c <HAL_TIM_PWM_Start+0x154>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d009      	beq.n	8006236 <HAL_TIM_PWM_Start+0x10e>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a16      	ldr	r2, [pc, #88]	; (8006280 <HAL_TIM_PWM_Start+0x158>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d004      	beq.n	8006236 <HAL_TIM_PWM_Start+0x10e>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a14      	ldr	r2, [pc, #80]	; (8006284 <HAL_TIM_PWM_Start+0x15c>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d111      	bne.n	800625a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	f003 0307 	and.w	r3, r3, #7
 8006240:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2b06      	cmp	r3, #6
 8006246:	d010      	beq.n	800626a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f042 0201 	orr.w	r2, r2, #1
 8006256:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006258:	e007      	b.n	800626a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f042 0201 	orr.w	r2, r2, #1
 8006268:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800626a:	2300      	movs	r3, #0
}
 800626c:	4618      	mov	r0, r3
 800626e:	3710      	adds	r7, #16
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}
 8006274:	40010000 	.word	0x40010000
 8006278:	40000400 	.word	0x40000400
 800627c:	40000800 	.word	0x40000800
 8006280:	40000c00 	.word	0x40000c00
 8006284:	40014000 	.word	0x40014000

08006288 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2200      	movs	r2, #0
 8006298:	6839      	ldr	r1, [r7, #0]
 800629a:	4618      	mov	r0, r3
 800629c:	f000 fc88 	bl	8006bb0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a29      	ldr	r2, [pc, #164]	; (800634c <HAL_TIM_PWM_Stop+0xc4>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d117      	bne.n	80062da <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	6a1a      	ldr	r2, [r3, #32]
 80062b0:	f241 1311 	movw	r3, #4369	; 0x1111
 80062b4:	4013      	ands	r3, r2
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10f      	bne.n	80062da <HAL_TIM_PWM_Stop+0x52>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	6a1a      	ldr	r2, [r3, #32]
 80062c0:	f240 4344 	movw	r3, #1092	; 0x444
 80062c4:	4013      	ands	r3, r2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d107      	bne.n	80062da <HAL_TIM_PWM_Stop+0x52>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80062d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	6a1a      	ldr	r2, [r3, #32]
 80062e0:	f241 1311 	movw	r3, #4369	; 0x1111
 80062e4:	4013      	ands	r3, r2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d10f      	bne.n	800630a <HAL_TIM_PWM_Stop+0x82>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6a1a      	ldr	r2, [r3, #32]
 80062f0:	f240 4344 	movw	r3, #1092	; 0x444
 80062f4:	4013      	ands	r3, r2
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d107      	bne.n	800630a <HAL_TIM_PWM_Stop+0x82>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f022 0201 	bic.w	r2, r2, #1
 8006308:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d104      	bne.n	800631a <HAL_TIM_PWM_Stop+0x92>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006318:	e013      	b.n	8006342 <HAL_TIM_PWM_Stop+0xba>
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	2b04      	cmp	r3, #4
 800631e:	d104      	bne.n	800632a <HAL_TIM_PWM_Stop+0xa2>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006328:	e00b      	b.n	8006342 <HAL_TIM_PWM_Stop+0xba>
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b08      	cmp	r3, #8
 800632e:	d104      	bne.n	800633a <HAL_TIM_PWM_Stop+0xb2>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006338:	e003      	b.n	8006342 <HAL_TIM_PWM_Stop+0xba>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2201      	movs	r2, #1
 800633e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	3708      	adds	r7, #8
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}
 800634c:	40010000 	.word	0x40010000

08006350 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b086      	sub	sp, #24
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800635c:	2300      	movs	r3, #0
 800635e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006366:	2b01      	cmp	r3, #1
 8006368:	d101      	bne.n	800636e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800636a:	2302      	movs	r3, #2
 800636c:	e0ae      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2b0c      	cmp	r3, #12
 800637a:	f200 809f 	bhi.w	80064bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800637e:	a201      	add	r2, pc, #4	; (adr r2, 8006384 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006384:	080063b9 	.word	0x080063b9
 8006388:	080064bd 	.word	0x080064bd
 800638c:	080064bd 	.word	0x080064bd
 8006390:	080064bd 	.word	0x080064bd
 8006394:	080063f9 	.word	0x080063f9
 8006398:	080064bd 	.word	0x080064bd
 800639c:	080064bd 	.word	0x080064bd
 80063a0:	080064bd 	.word	0x080064bd
 80063a4:	0800643b 	.word	0x0800643b
 80063a8:	080064bd 	.word	0x080064bd
 80063ac:	080064bd 	.word	0x080064bd
 80063b0:	080064bd 	.word	0x080064bd
 80063b4:	0800647b 	.word	0x0800647b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68b9      	ldr	r1, [r7, #8]
 80063be:	4618      	mov	r0, r3
 80063c0:	f000 f9d0 	bl	8006764 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	699a      	ldr	r2, [r3, #24]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f042 0208 	orr.w	r2, r2, #8
 80063d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	699a      	ldr	r2, [r3, #24]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f022 0204 	bic.w	r2, r2, #4
 80063e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	6999      	ldr	r1, [r3, #24]
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	691a      	ldr	r2, [r3, #16]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	430a      	orrs	r2, r1
 80063f4:	619a      	str	r2, [r3, #24]
      break;
 80063f6:	e064      	b.n	80064c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	68b9      	ldr	r1, [r7, #8]
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 fa16 	bl	8006830 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	699a      	ldr	r2, [r3, #24]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006412:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	699a      	ldr	r2, [r3, #24]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006422:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6999      	ldr	r1, [r3, #24]
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	021a      	lsls	r2, r3, #8
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	430a      	orrs	r2, r1
 8006436:	619a      	str	r2, [r3, #24]
      break;
 8006438:	e043      	b.n	80064c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68b9      	ldr	r1, [r7, #8]
 8006440:	4618      	mov	r0, r3
 8006442:	f000 fa61 	bl	8006908 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	69da      	ldr	r2, [r3, #28]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f042 0208 	orr.w	r2, r2, #8
 8006454:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	69da      	ldr	r2, [r3, #28]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 0204 	bic.w	r2, r2, #4
 8006464:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	69d9      	ldr	r1, [r3, #28]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	691a      	ldr	r2, [r3, #16]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	430a      	orrs	r2, r1
 8006476:	61da      	str	r2, [r3, #28]
      break;
 8006478:	e023      	b.n	80064c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68b9      	ldr	r1, [r7, #8]
 8006480:	4618      	mov	r0, r3
 8006482:	f000 faab 	bl	80069dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	69da      	ldr	r2, [r3, #28]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006494:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	69da      	ldr	r2, [r3, #28]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	69d9      	ldr	r1, [r3, #28]
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	691b      	ldr	r3, [r3, #16]
 80064b0:	021a      	lsls	r2, r3, #8
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	430a      	orrs	r2, r1
 80064b8:	61da      	str	r2, [r3, #28]
      break;
 80064ba:	e002      	b.n	80064c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	75fb      	strb	r3, [r7, #23]
      break;
 80064c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80064ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3718      	adds	r7, #24
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064de:	2300      	movs	r3, #0
 80064e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d101      	bne.n	80064f0 <HAL_TIM_ConfigClockSource+0x1c>
 80064ec:	2302      	movs	r3, #2
 80064ee:	e0b4      	b.n	800665a <HAL_TIM_ConfigClockSource+0x186>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2202      	movs	r2, #2
 80064fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800650e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006516:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006528:	d03e      	beq.n	80065a8 <HAL_TIM_ConfigClockSource+0xd4>
 800652a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800652e:	f200 8087 	bhi.w	8006640 <HAL_TIM_ConfigClockSource+0x16c>
 8006532:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006536:	f000 8086 	beq.w	8006646 <HAL_TIM_ConfigClockSource+0x172>
 800653a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800653e:	d87f      	bhi.n	8006640 <HAL_TIM_ConfigClockSource+0x16c>
 8006540:	2b70      	cmp	r3, #112	; 0x70
 8006542:	d01a      	beq.n	800657a <HAL_TIM_ConfigClockSource+0xa6>
 8006544:	2b70      	cmp	r3, #112	; 0x70
 8006546:	d87b      	bhi.n	8006640 <HAL_TIM_ConfigClockSource+0x16c>
 8006548:	2b60      	cmp	r3, #96	; 0x60
 800654a:	d050      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x11a>
 800654c:	2b60      	cmp	r3, #96	; 0x60
 800654e:	d877      	bhi.n	8006640 <HAL_TIM_ConfigClockSource+0x16c>
 8006550:	2b50      	cmp	r3, #80	; 0x50
 8006552:	d03c      	beq.n	80065ce <HAL_TIM_ConfigClockSource+0xfa>
 8006554:	2b50      	cmp	r3, #80	; 0x50
 8006556:	d873      	bhi.n	8006640 <HAL_TIM_ConfigClockSource+0x16c>
 8006558:	2b40      	cmp	r3, #64	; 0x40
 800655a:	d058      	beq.n	800660e <HAL_TIM_ConfigClockSource+0x13a>
 800655c:	2b40      	cmp	r3, #64	; 0x40
 800655e:	d86f      	bhi.n	8006640 <HAL_TIM_ConfigClockSource+0x16c>
 8006560:	2b30      	cmp	r3, #48	; 0x30
 8006562:	d064      	beq.n	800662e <HAL_TIM_ConfigClockSource+0x15a>
 8006564:	2b30      	cmp	r3, #48	; 0x30
 8006566:	d86b      	bhi.n	8006640 <HAL_TIM_ConfigClockSource+0x16c>
 8006568:	2b20      	cmp	r3, #32
 800656a:	d060      	beq.n	800662e <HAL_TIM_ConfigClockSource+0x15a>
 800656c:	2b20      	cmp	r3, #32
 800656e:	d867      	bhi.n	8006640 <HAL_TIM_ConfigClockSource+0x16c>
 8006570:	2b00      	cmp	r3, #0
 8006572:	d05c      	beq.n	800662e <HAL_TIM_ConfigClockSource+0x15a>
 8006574:	2b10      	cmp	r3, #16
 8006576:	d05a      	beq.n	800662e <HAL_TIM_ConfigClockSource+0x15a>
 8006578:	e062      	b.n	8006640 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6818      	ldr	r0, [r3, #0]
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	6899      	ldr	r1, [r3, #8]
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	f000 faf1 	bl	8006b70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800659c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	609a      	str	r2, [r3, #8]
      break;
 80065a6:	e04f      	b.n	8006648 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6818      	ldr	r0, [r3, #0]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	6899      	ldr	r1, [r3, #8]
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	685a      	ldr	r2, [r3, #4]
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	f000 fada 	bl	8006b70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	689a      	ldr	r2, [r3, #8]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80065ca:	609a      	str	r2, [r3, #8]
      break;
 80065cc:	e03c      	b.n	8006648 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6818      	ldr	r0, [r3, #0]
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	6859      	ldr	r1, [r3, #4]
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	461a      	mov	r2, r3
 80065dc:	f000 fa4e 	bl	8006a7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2150      	movs	r1, #80	; 0x50
 80065e6:	4618      	mov	r0, r3
 80065e8:	f000 faa7 	bl	8006b3a <TIM_ITRx_SetConfig>
      break;
 80065ec:	e02c      	b.n	8006648 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6818      	ldr	r0, [r3, #0]
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	6859      	ldr	r1, [r3, #4]
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	461a      	mov	r2, r3
 80065fc:	f000 fa6d 	bl	8006ada <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2160      	movs	r1, #96	; 0x60
 8006606:	4618      	mov	r0, r3
 8006608:	f000 fa97 	bl	8006b3a <TIM_ITRx_SetConfig>
      break;
 800660c:	e01c      	b.n	8006648 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6818      	ldr	r0, [r3, #0]
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	6859      	ldr	r1, [r3, #4]
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	461a      	mov	r2, r3
 800661c:	f000 fa2e 	bl	8006a7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2140      	movs	r1, #64	; 0x40
 8006626:	4618      	mov	r0, r3
 8006628:	f000 fa87 	bl	8006b3a <TIM_ITRx_SetConfig>
      break;
 800662c:	e00c      	b.n	8006648 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4619      	mov	r1, r3
 8006638:	4610      	mov	r0, r2
 800663a:	f000 fa7e 	bl	8006b3a <TIM_ITRx_SetConfig>
      break;
 800663e:	e003      	b.n	8006648 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	73fb      	strb	r3, [r7, #15]
      break;
 8006644:	e000      	b.n	8006648 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006646:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006658:	7bfb      	ldrb	r3, [r7, #15]
}
 800665a:	4618      	mov	r0, r3
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
	...

08006664 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006664:	b480      	push	{r7}
 8006666:	b085      	sub	sp, #20
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	4a34      	ldr	r2, [pc, #208]	; (8006748 <TIM_Base_SetConfig+0xe4>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d00f      	beq.n	800669c <TIM_Base_SetConfig+0x38>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006682:	d00b      	beq.n	800669c <TIM_Base_SetConfig+0x38>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	4a31      	ldr	r2, [pc, #196]	; (800674c <TIM_Base_SetConfig+0xe8>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d007      	beq.n	800669c <TIM_Base_SetConfig+0x38>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4a30      	ldr	r2, [pc, #192]	; (8006750 <TIM_Base_SetConfig+0xec>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d003      	beq.n	800669c <TIM_Base_SetConfig+0x38>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4a2f      	ldr	r2, [pc, #188]	; (8006754 <TIM_Base_SetConfig+0xf0>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d108      	bne.n	80066ae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	68fa      	ldr	r2, [r7, #12]
 80066aa:	4313      	orrs	r3, r2
 80066ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	4a25      	ldr	r2, [pc, #148]	; (8006748 <TIM_Base_SetConfig+0xe4>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d01b      	beq.n	80066ee <TIM_Base_SetConfig+0x8a>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066bc:	d017      	beq.n	80066ee <TIM_Base_SetConfig+0x8a>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	4a22      	ldr	r2, [pc, #136]	; (800674c <TIM_Base_SetConfig+0xe8>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d013      	beq.n	80066ee <TIM_Base_SetConfig+0x8a>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	4a21      	ldr	r2, [pc, #132]	; (8006750 <TIM_Base_SetConfig+0xec>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d00f      	beq.n	80066ee <TIM_Base_SetConfig+0x8a>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	4a20      	ldr	r2, [pc, #128]	; (8006754 <TIM_Base_SetConfig+0xf0>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d00b      	beq.n	80066ee <TIM_Base_SetConfig+0x8a>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a1f      	ldr	r2, [pc, #124]	; (8006758 <TIM_Base_SetConfig+0xf4>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d007      	beq.n	80066ee <TIM_Base_SetConfig+0x8a>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a1e      	ldr	r2, [pc, #120]	; (800675c <TIM_Base_SetConfig+0xf8>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d003      	beq.n	80066ee <TIM_Base_SetConfig+0x8a>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a1d      	ldr	r2, [pc, #116]	; (8006760 <TIM_Base_SetConfig+0xfc>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d108      	bne.n	8006700 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	695b      	ldr	r3, [r3, #20]
 800670a:	4313      	orrs	r3, r2
 800670c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	689a      	ldr	r2, [r3, #8]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a08      	ldr	r2, [pc, #32]	; (8006748 <TIM_Base_SetConfig+0xe4>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d103      	bne.n	8006734 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	691a      	ldr	r2, [r3, #16]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	615a      	str	r2, [r3, #20]
}
 800673a:	bf00      	nop
 800673c:	3714      	adds	r7, #20
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr
 8006746:	bf00      	nop
 8006748:	40010000 	.word	0x40010000
 800674c:	40000400 	.word	0x40000400
 8006750:	40000800 	.word	0x40000800
 8006754:	40000c00 	.word	0x40000c00
 8006758:	40014000 	.word	0x40014000
 800675c:	40014400 	.word	0x40014400
 8006760:	40014800 	.word	0x40014800

08006764 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006764:	b480      	push	{r7}
 8006766:	b087      	sub	sp, #28
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6a1b      	ldr	r3, [r3, #32]
 8006772:	f023 0201 	bic.w	r2, r3, #1
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6a1b      	ldr	r3, [r3, #32]
 800677e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	699b      	ldr	r3, [r3, #24]
 800678a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006792:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f023 0303 	bic.w	r3, r3, #3
 800679a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	68fa      	ldr	r2, [r7, #12]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f023 0302 	bic.w	r3, r3, #2
 80067ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	697a      	ldr	r2, [r7, #20]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a1c      	ldr	r2, [pc, #112]	; (800682c <TIM_OC1_SetConfig+0xc8>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d10c      	bne.n	80067da <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	f023 0308 	bic.w	r3, r3, #8
 80067c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	f023 0304 	bic.w	r3, r3, #4
 80067d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a13      	ldr	r2, [pc, #76]	; (800682c <TIM_OC1_SetConfig+0xc8>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d111      	bne.n	8006806 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	699b      	ldr	r3, [r3, #24]
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	4313      	orrs	r3, r2
 8006804:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	693a      	ldr	r2, [r7, #16]
 800680a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	685a      	ldr	r2, [r3, #4]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	697a      	ldr	r2, [r7, #20]
 800681e:	621a      	str	r2, [r3, #32]
}
 8006820:	bf00      	nop
 8006822:	371c      	adds	r7, #28
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr
 800682c:	40010000 	.word	0x40010000

08006830 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006830:	b480      	push	{r7}
 8006832:	b087      	sub	sp, #28
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6a1b      	ldr	r3, [r3, #32]
 800683e:	f023 0210 	bic.w	r2, r3, #16
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	699b      	ldr	r3, [r3, #24]
 8006856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800685e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006866:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	021b      	lsls	r3, r3, #8
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	4313      	orrs	r3, r2
 8006872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	f023 0320 	bic.w	r3, r3, #32
 800687a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	011b      	lsls	r3, r3, #4
 8006882:	697a      	ldr	r2, [r7, #20]
 8006884:	4313      	orrs	r3, r2
 8006886:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a1e      	ldr	r2, [pc, #120]	; (8006904 <TIM_OC2_SetConfig+0xd4>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d10d      	bne.n	80068ac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006896:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	011b      	lsls	r3, r3, #4
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a15      	ldr	r2, [pc, #84]	; (8006904 <TIM_OC2_SetConfig+0xd4>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d113      	bne.n	80068dc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	695b      	ldr	r3, [r3, #20]
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	693a      	ldr	r2, [r7, #16]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	699b      	ldr	r3, [r3, #24]
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	693a      	ldr	r2, [r7, #16]
 80068d8:	4313      	orrs	r3, r2
 80068da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	68fa      	ldr	r2, [r7, #12]
 80068e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	697a      	ldr	r2, [r7, #20]
 80068f4:	621a      	str	r2, [r3, #32]
}
 80068f6:	bf00      	nop
 80068f8:	371c      	adds	r7, #28
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop
 8006904:	40010000 	.word	0x40010000

08006908 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006908:	b480      	push	{r7}
 800690a:	b087      	sub	sp, #28
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a1b      	ldr	r3, [r3, #32]
 8006916:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	69db      	ldr	r3, [r3, #28]
 800692e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 0303 	bic.w	r3, r3, #3
 800693e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	4313      	orrs	r3, r2
 8006948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006950:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	021b      	lsls	r3, r3, #8
 8006958:	697a      	ldr	r2, [r7, #20]
 800695a:	4313      	orrs	r3, r2
 800695c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a1d      	ldr	r2, [pc, #116]	; (80069d8 <TIM_OC3_SetConfig+0xd0>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d10d      	bne.n	8006982 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800696c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	021b      	lsls	r3, r3, #8
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	4313      	orrs	r3, r2
 8006978:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006980:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a14      	ldr	r2, [pc, #80]	; (80069d8 <TIM_OC3_SetConfig+0xd0>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d113      	bne.n	80069b2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006990:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006998:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	695b      	ldr	r3, [r3, #20]
 800699e:	011b      	lsls	r3, r3, #4
 80069a0:	693a      	ldr	r2, [r7, #16]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	011b      	lsls	r3, r3, #4
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	685a      	ldr	r2, [r3, #4]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	697a      	ldr	r2, [r7, #20]
 80069ca:	621a      	str	r2, [r3, #32]
}
 80069cc:	bf00      	nop
 80069ce:	371c      	adds	r7, #28
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr
 80069d8:	40010000 	.word	0x40010000

080069dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069dc:	b480      	push	{r7}
 80069de:	b087      	sub	sp, #28
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	69db      	ldr	r3, [r3, #28]
 8006a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	021b      	lsls	r3, r3, #8
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	031b      	lsls	r3, r3, #12
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a10      	ldr	r2, [pc, #64]	; (8006a78 <TIM_OC4_SetConfig+0x9c>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d109      	bne.n	8006a50 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	695b      	ldr	r3, [r3, #20]
 8006a48:	019b      	lsls	r3, r3, #6
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	693a      	ldr	r2, [r7, #16]
 8006a68:	621a      	str	r2, [r3, #32]
}
 8006a6a:	bf00      	nop
 8006a6c:	371c      	adds	r7, #28
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	40010000 	.word	0x40010000

08006a7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b087      	sub	sp, #28
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6a1b      	ldr	r3, [r3, #32]
 8006a8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	f023 0201 	bic.w	r2, r3, #1
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006aa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	011b      	lsls	r3, r3, #4
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	f023 030a 	bic.w	r3, r3, #10
 8006ab8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006aba:	697a      	ldr	r2, [r7, #20]
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	693a      	ldr	r2, [r7, #16]
 8006ac6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	697a      	ldr	r2, [r7, #20]
 8006acc:	621a      	str	r2, [r3, #32]
}
 8006ace:	bf00      	nop
 8006ad0:	371c      	adds	r7, #28
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr

08006ada <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ada:	b480      	push	{r7}
 8006adc:	b087      	sub	sp, #28
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	60f8      	str	r0, [r7, #12]
 8006ae2:	60b9      	str	r1, [r7, #8]
 8006ae4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
 8006aea:	f023 0210 	bic.w	r2, r3, #16
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	699b      	ldr	r3, [r3, #24]
 8006af6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6a1b      	ldr	r3, [r3, #32]
 8006afc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	031b      	lsls	r3, r3, #12
 8006b0a:	697a      	ldr	r2, [r7, #20]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	011b      	lsls	r3, r3, #4
 8006b1c:	693a      	ldr	r2, [r7, #16]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	697a      	ldr	r2, [r7, #20]
 8006b26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	693a      	ldr	r2, [r7, #16]
 8006b2c:	621a      	str	r2, [r3, #32]
}
 8006b2e:	bf00      	nop
 8006b30:	371c      	adds	r7, #28
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr

08006b3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b3a:	b480      	push	{r7}
 8006b3c:	b085      	sub	sp, #20
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
 8006b42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b52:	683a      	ldr	r2, [r7, #0]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	f043 0307 	orr.w	r3, r3, #7
 8006b5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	68fa      	ldr	r2, [r7, #12]
 8006b62:	609a      	str	r2, [r3, #8]
}
 8006b64:	bf00      	nop
 8006b66:	3714      	adds	r7, #20
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b087      	sub	sp, #28
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	60b9      	str	r1, [r7, #8]
 8006b7a:	607a      	str	r2, [r7, #4]
 8006b7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	021a      	lsls	r2, r3, #8
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	431a      	orrs	r2, r3
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	697a      	ldr	r2, [r7, #20]
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	697a      	ldr	r2, [r7, #20]
 8006ba2:	609a      	str	r2, [r3, #8]
}
 8006ba4:	bf00      	nop
 8006ba6:	371c      	adds	r7, #28
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b087      	sub	sp, #28
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f003 031f 	and.w	r3, r3, #31
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	6a1a      	ldr	r2, [r3, #32]
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	43db      	mvns	r3, r3
 8006bd2:	401a      	ands	r2, r3
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6a1a      	ldr	r2, [r3, #32]
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	f003 031f 	and.w	r3, r3, #31
 8006be2:	6879      	ldr	r1, [r7, #4]
 8006be4:	fa01 f303 	lsl.w	r3, r1, r3
 8006be8:	431a      	orrs	r2, r3
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	621a      	str	r2, [r3, #32]
}
 8006bee:	bf00      	nop
 8006bf0:	371c      	adds	r7, #28
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr
	...

08006bfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b085      	sub	sp, #20
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d101      	bne.n	8006c14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c10:	2302      	movs	r3, #2
 8006c12:	e050      	b.n	8006cb6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2202      	movs	r2, #2
 8006c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a1c      	ldr	r2, [pc, #112]	; (8006cc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d018      	beq.n	8006c8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c60:	d013      	beq.n	8006c8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a18      	ldr	r2, [pc, #96]	; (8006cc8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d00e      	beq.n	8006c8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a16      	ldr	r2, [pc, #88]	; (8006ccc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d009      	beq.n	8006c8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a15      	ldr	r2, [pc, #84]	; (8006cd0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d004      	beq.n	8006c8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a13      	ldr	r2, [pc, #76]	; (8006cd4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d10c      	bne.n	8006ca4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	68ba      	ldr	r2, [r7, #8]
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3714      	adds	r7, #20
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr
 8006cc2:	bf00      	nop
 8006cc4:	40010000 	.word	0x40010000
 8006cc8:	40000400 	.word	0x40000400
 8006ccc:	40000800 	.word	0x40000800
 8006cd0:	40000c00 	.word	0x40000c00
 8006cd4:	40014000 	.word	0x40014000

08006cd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d101      	bne.n	8006cf4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006cf0:	2302      	movs	r3, #2
 8006cf2:	e03d      	b.n	8006d70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	695b      	ldr	r3, [r3, #20]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	69db      	ldr	r3, [r3, #28]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	68fa      	ldr	r2, [r7, #12]
 8006d64:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d6e:	2300      	movs	r3, #0
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3714      	adds	r7, #20
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d101      	bne.n	8006d8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e03f      	b.n	8006e0e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d106      	bne.n	8006da8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7fd f8cc 	bl	8003f40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2224      	movs	r2, #36	; 0x24
 8006dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68da      	ldr	r2, [r3, #12]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006dbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 fddf 	bl	8007984 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	691a      	ldr	r2, [r3, #16]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006dd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	695a      	ldr	r2, [r3, #20]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006de4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68da      	ldr	r2, [r3, #12]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006df4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2220      	movs	r2, #32
 8006e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2220      	movs	r2, #32
 8006e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3708      	adds	r7, #8
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b08a      	sub	sp, #40	; 0x28
 8006e1a:	af02      	add	r7, sp, #8
 8006e1c:	60f8      	str	r0, [r7, #12]
 8006e1e:	60b9      	str	r1, [r7, #8]
 8006e20:	603b      	str	r3, [r7, #0]
 8006e22:	4613      	mov	r3, r2
 8006e24:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006e26:	2300      	movs	r3, #0
 8006e28:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b20      	cmp	r3, #32
 8006e34:	d17c      	bne.n	8006f30 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d002      	beq.n	8006e42 <HAL_UART_Transmit+0x2c>
 8006e3c:	88fb      	ldrh	r3, [r7, #6]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e075      	b.n	8006f32 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d101      	bne.n	8006e54 <HAL_UART_Transmit+0x3e>
 8006e50:	2302      	movs	r3, #2
 8006e52:	e06e      	b.n	8006f32 <HAL_UART_Transmit+0x11c>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2221      	movs	r2, #33	; 0x21
 8006e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e6a:	f7fd fb03 	bl	8004474 <HAL_GetTick>
 8006e6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	88fa      	ldrh	r2, [r7, #6]
 8006e74:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	88fa      	ldrh	r2, [r7, #6]
 8006e7a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e84:	d108      	bne.n	8006e98 <HAL_UART_Transmit+0x82>
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d104      	bne.n	8006e98 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	61bb      	str	r3, [r7, #24]
 8006e96:	e003      	b.n	8006ea0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006ea8:	e02a      	b.n	8006f00 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	9300      	str	r3, [sp, #0]
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	2180      	movs	r1, #128	; 0x80
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f000 fb1f 	bl	80074f8 <UART_WaitOnFlagUntilTimeout>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d001      	beq.n	8006ec4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	e036      	b.n	8006f32 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006ec4:	69fb      	ldr	r3, [r7, #28]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d10b      	bne.n	8006ee2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	881b      	ldrh	r3, [r3, #0]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ed8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	3302      	adds	r3, #2
 8006ede:	61bb      	str	r3, [r7, #24]
 8006ee0:	e007      	b.n	8006ef2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	781a      	ldrb	r2, [r3, #0]
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	3301      	adds	r3, #1
 8006ef0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	3b01      	subs	r3, #1
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d1cf      	bne.n	8006eaa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	9300      	str	r3, [sp, #0]
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	2200      	movs	r2, #0
 8006f12:	2140      	movs	r1, #64	; 0x40
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f000 faef 	bl	80074f8 <UART_WaitOnFlagUntilTimeout>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d001      	beq.n	8006f24 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006f20:	2303      	movs	r3, #3
 8006f22:	e006      	b.n	8006f32 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2220      	movs	r2, #32
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	e000      	b.n	8006f32 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006f30:	2302      	movs	r3, #2
  }
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3720      	adds	r7, #32
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b084      	sub	sp, #16
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	60f8      	str	r0, [r7, #12]
 8006f42:	60b9      	str	r1, [r7, #8]
 8006f44:	4613      	mov	r3, r2
 8006f46:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b20      	cmp	r3, #32
 8006f52:	d11d      	bne.n	8006f90 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d002      	beq.n	8006f60 <HAL_UART_Receive_IT+0x26>
 8006f5a:	88fb      	ldrh	r3, [r7, #6]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d101      	bne.n	8006f64 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	e016      	b.n	8006f92 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d101      	bne.n	8006f72 <HAL_UART_Receive_IT+0x38>
 8006f6e:	2302      	movs	r3, #2
 8006f70:	e00f      	b.n	8006f92 <HAL_UART_Receive_IT+0x58>
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2201      	movs	r2, #1
 8006f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006f80:	88fb      	ldrh	r3, [r7, #6]
 8006f82:	461a      	mov	r2, r3
 8006f84:	68b9      	ldr	r1, [r7, #8]
 8006f86:	68f8      	ldr	r0, [r7, #12]
 8006f88:	f000 fb24 	bl	80075d4 <UART_Start_Receive_IT>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	e000      	b.n	8006f92 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006f90:	2302      	movs	r3, #2
  }
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3710      	adds	r7, #16
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
	...

08006f9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b0ba      	sub	sp, #232	; 0xe8
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fd2:	f003 030f 	and.w	r3, r3, #15
 8006fd6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006fda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10f      	bne.n	8007002 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fe6:	f003 0320 	and.w	r3, r3, #32
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d009      	beq.n	8007002 <HAL_UART_IRQHandler+0x66>
 8006fee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ff2:	f003 0320 	and.w	r3, r3, #32
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 fc07 	bl	800780e <UART_Receive_IT>
      return;
 8007000:	e256      	b.n	80074b0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007002:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007006:	2b00      	cmp	r3, #0
 8007008:	f000 80de 	beq.w	80071c8 <HAL_UART_IRQHandler+0x22c>
 800700c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007010:	f003 0301 	and.w	r3, r3, #1
 8007014:	2b00      	cmp	r3, #0
 8007016:	d106      	bne.n	8007026 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800701c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 80d1 	beq.w	80071c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800702a:	f003 0301 	and.w	r3, r3, #1
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00b      	beq.n	800704a <HAL_UART_IRQHandler+0xae>
 8007032:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800703a:	2b00      	cmp	r3, #0
 800703c:	d005      	beq.n	800704a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007042:	f043 0201 	orr.w	r2, r3, #1
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800704a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800704e:	f003 0304 	and.w	r3, r3, #4
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00b      	beq.n	800706e <HAL_UART_IRQHandler+0xd2>
 8007056:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800705a:	f003 0301 	and.w	r3, r3, #1
 800705e:	2b00      	cmp	r3, #0
 8007060:	d005      	beq.n	800706e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007066:	f043 0202 	orr.w	r2, r3, #2
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800706e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007072:	f003 0302 	and.w	r3, r3, #2
 8007076:	2b00      	cmp	r3, #0
 8007078:	d00b      	beq.n	8007092 <HAL_UART_IRQHandler+0xf6>
 800707a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800707e:	f003 0301 	and.w	r3, r3, #1
 8007082:	2b00      	cmp	r3, #0
 8007084:	d005      	beq.n	8007092 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800708a:	f043 0204 	orr.w	r2, r3, #4
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007096:	f003 0308 	and.w	r3, r3, #8
 800709a:	2b00      	cmp	r3, #0
 800709c:	d011      	beq.n	80070c2 <HAL_UART_IRQHandler+0x126>
 800709e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070a2:	f003 0320 	and.w	r3, r3, #32
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d105      	bne.n	80070b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80070aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d005      	beq.n	80070c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ba:	f043 0208 	orr.w	r2, r3, #8
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f000 81ed 	beq.w	80074a6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070d0:	f003 0320 	and.w	r3, r3, #32
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d008      	beq.n	80070ea <HAL_UART_IRQHandler+0x14e>
 80070d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070dc:	f003 0320 	and.w	r3, r3, #32
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d002      	beq.n	80070ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 fb92 	bl	800780e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	695b      	ldr	r3, [r3, #20]
 80070f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f4:	2b40      	cmp	r3, #64	; 0x40
 80070f6:	bf0c      	ite	eq
 80070f8:	2301      	moveq	r3, #1
 80070fa:	2300      	movne	r3, #0
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007106:	f003 0308 	and.w	r3, r3, #8
 800710a:	2b00      	cmp	r3, #0
 800710c:	d103      	bne.n	8007116 <HAL_UART_IRQHandler+0x17a>
 800710e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007112:	2b00      	cmp	r3, #0
 8007114:	d04f      	beq.n	80071b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 fa9a 	bl	8007650 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	695b      	ldr	r3, [r3, #20]
 8007122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007126:	2b40      	cmp	r3, #64	; 0x40
 8007128:	d141      	bne.n	80071ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3314      	adds	r3, #20
 8007130:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007134:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007140:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007144:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007148:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	3314      	adds	r3, #20
 8007152:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007156:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800715a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800715e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007162:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007166:	e841 2300 	strex	r3, r2, [r1]
 800716a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800716e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1d9      	bne.n	800712a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800717a:	2b00      	cmp	r3, #0
 800717c:	d013      	beq.n	80071a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007182:	4a7d      	ldr	r2, [pc, #500]	; (8007378 <HAL_UART_IRQHandler+0x3dc>)
 8007184:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718a:	4618      	mov	r0, r3
 800718c:	f7fd fb23 	bl	80047d6 <HAL_DMA_Abort_IT>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d016      	beq.n	80071c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800719a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80071a0:	4610      	mov	r0, r2
 80071a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071a4:	e00e      	b.n	80071c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 f990 	bl	80074cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ac:	e00a      	b.n	80071c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 f98c 	bl	80074cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071b4:	e006      	b.n	80071c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 f988 	bl	80074cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80071c2:	e170      	b.n	80074a6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071c4:	bf00      	nop
    return;
 80071c6:	e16e      	b.n	80074a6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	f040 814a 	bne.w	8007466 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80071d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071d6:	f003 0310 	and.w	r3, r3, #16
 80071da:	2b00      	cmp	r3, #0
 80071dc:	f000 8143 	beq.w	8007466 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80071e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071e4:	f003 0310 	and.w	r3, r3, #16
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f000 813c 	beq.w	8007466 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80071ee:	2300      	movs	r3, #0
 80071f0:	60bb      	str	r3, [r7, #8]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	60bb      	str	r3, [r7, #8]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	60bb      	str	r3, [r7, #8]
 8007202:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	695b      	ldr	r3, [r3, #20]
 800720a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800720e:	2b40      	cmp	r3, #64	; 0x40
 8007210:	f040 80b4 	bne.w	800737c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007220:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007224:	2b00      	cmp	r3, #0
 8007226:	f000 8140 	beq.w	80074aa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800722e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007232:	429a      	cmp	r2, r3
 8007234:	f080 8139 	bcs.w	80074aa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800723e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007244:	69db      	ldr	r3, [r3, #28]
 8007246:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800724a:	f000 8088 	beq.w	800735e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	330c      	adds	r3, #12
 8007254:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007258:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800725c:	e853 3f00 	ldrex	r3, [r3]
 8007260:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007264:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007268:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800726c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	330c      	adds	r3, #12
 8007276:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800727a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800727e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007282:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007286:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800728a:	e841 2300 	strex	r3, r2, [r1]
 800728e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007292:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1d9      	bne.n	800724e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	3314      	adds	r3, #20
 80072a0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072a4:	e853 3f00 	ldrex	r3, [r3]
 80072a8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80072aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072ac:	f023 0301 	bic.w	r3, r3, #1
 80072b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	3314      	adds	r3, #20
 80072ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80072be:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80072c2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80072c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80072ca:	e841 2300 	strex	r3, r2, [r1]
 80072ce:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80072d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1e1      	bne.n	800729a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	3314      	adds	r3, #20
 80072dc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80072e0:	e853 3f00 	ldrex	r3, [r3]
 80072e4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80072e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	3314      	adds	r3, #20
 80072f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80072fa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80072fc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072fe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007300:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007302:	e841 2300 	strex	r3, r2, [r1]
 8007306:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007308:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800730a:	2b00      	cmp	r3, #0
 800730c:	d1e3      	bne.n	80072d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2220      	movs	r2, #32
 8007312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	330c      	adds	r3, #12
 8007322:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007324:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007326:	e853 3f00 	ldrex	r3, [r3]
 800732a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800732c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800732e:	f023 0310 	bic.w	r3, r3, #16
 8007332:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	330c      	adds	r3, #12
 800733c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007340:	65ba      	str	r2, [r7, #88]	; 0x58
 8007342:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007344:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007346:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007348:	e841 2300 	strex	r3, r2, [r1]
 800734c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800734e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007350:	2b00      	cmp	r3, #0
 8007352:	d1e3      	bne.n	800731c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007358:	4618      	mov	r0, r3
 800735a:	f7fd f9cc 	bl	80046f6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007366:	b29b      	uxth	r3, r3
 8007368:	1ad3      	subs	r3, r2, r3
 800736a:	b29b      	uxth	r3, r3
 800736c:	4619      	mov	r1, r3
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f8b6 	bl	80074e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007374:	e099      	b.n	80074aa <HAL_UART_IRQHandler+0x50e>
 8007376:	bf00      	nop
 8007378:	08007717 	.word	0x08007717
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007384:	b29b      	uxth	r3, r3
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007390:	b29b      	uxth	r3, r3
 8007392:	2b00      	cmp	r3, #0
 8007394:	f000 808b 	beq.w	80074ae <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007398:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800739c:	2b00      	cmp	r3, #0
 800739e:	f000 8086 	beq.w	80074ae <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	330c      	adds	r3, #12
 80073a8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ac:	e853 3f00 	ldrex	r3, [r3]
 80073b0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80073b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80073b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	330c      	adds	r3, #12
 80073c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80073c6:	647a      	str	r2, [r7, #68]	; 0x44
 80073c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80073cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80073ce:	e841 2300 	strex	r3, r2, [r1]
 80073d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80073d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1e3      	bne.n	80073a2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	3314      	adds	r3, #20
 80073e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e4:	e853 3f00 	ldrex	r3, [r3]
 80073e8:	623b      	str	r3, [r7, #32]
   return(result);
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	f023 0301 	bic.w	r3, r3, #1
 80073f0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	3314      	adds	r3, #20
 80073fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80073fe:	633a      	str	r2, [r7, #48]	; 0x30
 8007400:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007402:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007404:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007406:	e841 2300 	strex	r3, r2, [r1]
 800740a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800740c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1e3      	bne.n	80073da <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2220      	movs	r2, #32
 8007416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	330c      	adds	r3, #12
 8007426:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	e853 3f00 	ldrex	r3, [r3]
 800742e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f023 0310 	bic.w	r3, r3, #16
 8007436:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	330c      	adds	r3, #12
 8007440:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007444:	61fa      	str	r2, [r7, #28]
 8007446:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007448:	69b9      	ldr	r1, [r7, #24]
 800744a:	69fa      	ldr	r2, [r7, #28]
 800744c:	e841 2300 	strex	r3, r2, [r1]
 8007450:	617b      	str	r3, [r7, #20]
   return(result);
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d1e3      	bne.n	8007420 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007458:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800745c:	4619      	mov	r1, r3
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f000 f83e 	bl	80074e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007464:	e023      	b.n	80074ae <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800746a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800746e:	2b00      	cmp	r3, #0
 8007470:	d009      	beq.n	8007486 <HAL_UART_IRQHandler+0x4ea>
 8007472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800747a:	2b00      	cmp	r3, #0
 800747c:	d003      	beq.n	8007486 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 f95d 	bl	800773e <UART_Transmit_IT>
    return;
 8007484:	e014      	b.n	80074b0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800748a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00e      	beq.n	80074b0 <HAL_UART_IRQHandler+0x514>
 8007492:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800749a:	2b00      	cmp	r3, #0
 800749c:	d008      	beq.n	80074b0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 f99d 	bl	80077de <UART_EndTransmit_IT>
    return;
 80074a4:	e004      	b.n	80074b0 <HAL_UART_IRQHandler+0x514>
    return;
 80074a6:	bf00      	nop
 80074a8:	e002      	b.n	80074b0 <HAL_UART_IRQHandler+0x514>
      return;
 80074aa:	bf00      	nop
 80074ac:	e000      	b.n	80074b0 <HAL_UART_IRQHandler+0x514>
      return;
 80074ae:	bf00      	nop
  }
}
 80074b0:	37e8      	adds	r7, #232	; 0xe8
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
 80074b6:	bf00      	nop

080074b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b083      	sub	sp, #12
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80074c0:	bf00      	nop
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80074d4:	bf00      	nop
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	460b      	mov	r3, r1
 80074ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b090      	sub	sp, #64	; 0x40
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	603b      	str	r3, [r7, #0]
 8007504:	4613      	mov	r3, r2
 8007506:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007508:	e050      	b.n	80075ac <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800750a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800750c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007510:	d04c      	beq.n	80075ac <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007512:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007514:	2b00      	cmp	r3, #0
 8007516:	d007      	beq.n	8007528 <UART_WaitOnFlagUntilTimeout+0x30>
 8007518:	f7fc ffac 	bl	8004474 <HAL_GetTick>
 800751c:	4602      	mov	r2, r0
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007524:	429a      	cmp	r2, r3
 8007526:	d241      	bcs.n	80075ac <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	330c      	adds	r3, #12
 800752e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007532:	e853 3f00 	ldrex	r3, [r3]
 8007536:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800753e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	330c      	adds	r3, #12
 8007546:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007548:	637a      	str	r2, [r7, #52]	; 0x34
 800754a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800754e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007550:	e841 2300 	strex	r3, r2, [r1]
 8007554:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007558:	2b00      	cmp	r3, #0
 800755a:	d1e5      	bne.n	8007528 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3314      	adds	r3, #20
 8007562:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	e853 3f00 	ldrex	r3, [r3]
 800756a:	613b      	str	r3, [r7, #16]
   return(result);
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	f023 0301 	bic.w	r3, r3, #1
 8007572:	63bb      	str	r3, [r7, #56]	; 0x38
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	3314      	adds	r3, #20
 800757a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800757c:	623a      	str	r2, [r7, #32]
 800757e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007580:	69f9      	ldr	r1, [r7, #28]
 8007582:	6a3a      	ldr	r2, [r7, #32]
 8007584:	e841 2300 	strex	r3, r2, [r1]
 8007588:	61bb      	str	r3, [r7, #24]
   return(result);
 800758a:	69bb      	ldr	r3, [r7, #24]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d1e5      	bne.n	800755c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2220      	movs	r2, #32
 8007594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2220      	movs	r2, #32
 800759c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80075a8:	2303      	movs	r3, #3
 80075aa:	e00f      	b.n	80075cc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	4013      	ands	r3, r2
 80075b6:	68ba      	ldr	r2, [r7, #8]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	bf0c      	ite	eq
 80075bc:	2301      	moveq	r3, #1
 80075be:	2300      	movne	r3, #0
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	461a      	mov	r2, r3
 80075c4:	79fb      	ldrb	r3, [r7, #7]
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d09f      	beq.n	800750a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80075ca:	2300      	movs	r3, #0
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3740      	adds	r7, #64	; 0x40
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b085      	sub	sp, #20
 80075d8:	af00      	add	r7, sp, #0
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	4613      	mov	r3, r2
 80075e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	88fa      	ldrh	r2, [r7, #6]
 80075ec:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	88fa      	ldrh	r2, [r7, #6]
 80075f2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2200      	movs	r2, #0
 80075f8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2222      	movs	r2, #34	; 0x22
 80075fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2200      	movs	r2, #0
 8007606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	691b      	ldr	r3, [r3, #16]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d007      	beq.n	8007622 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68da      	ldr	r2, [r3, #12]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007620:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	695a      	ldr	r2, [r3, #20]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f042 0201 	orr.w	r2, r2, #1
 8007630:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68da      	ldr	r2, [r3, #12]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f042 0220 	orr.w	r2, r2, #32
 8007640:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007642:	2300      	movs	r3, #0
}
 8007644:	4618      	mov	r0, r3
 8007646:	3714      	adds	r7, #20
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007650:	b480      	push	{r7}
 8007652:	b095      	sub	sp, #84	; 0x54
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	330c      	adds	r3, #12
 800765e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007662:	e853 3f00 	ldrex	r3, [r3]
 8007666:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800766e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	330c      	adds	r3, #12
 8007676:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007678:	643a      	str	r2, [r7, #64]	; 0x40
 800767a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800767e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007680:	e841 2300 	strex	r3, r2, [r1]
 8007684:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1e5      	bne.n	8007658 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3314      	adds	r3, #20
 8007692:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	6a3b      	ldr	r3, [r7, #32]
 8007696:	e853 3f00 	ldrex	r3, [r3]
 800769a:	61fb      	str	r3, [r7, #28]
   return(result);
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	f023 0301 	bic.w	r3, r3, #1
 80076a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	3314      	adds	r3, #20
 80076aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80076ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80076b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076b4:	e841 2300 	strex	r3, r2, [r1]
 80076b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80076ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1e5      	bne.n	800768c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d119      	bne.n	80076fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	330c      	adds	r3, #12
 80076ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	e853 3f00 	ldrex	r3, [r3]
 80076d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	f023 0310 	bic.w	r3, r3, #16
 80076de:	647b      	str	r3, [r7, #68]	; 0x44
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	330c      	adds	r3, #12
 80076e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80076e8:	61ba      	str	r2, [r7, #24]
 80076ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ec:	6979      	ldr	r1, [r7, #20]
 80076ee:	69ba      	ldr	r2, [r7, #24]
 80076f0:	e841 2300 	strex	r3, r2, [r1]
 80076f4:	613b      	str	r3, [r7, #16]
   return(result);
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1e5      	bne.n	80076c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2220      	movs	r2, #32
 8007700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	631a      	str	r2, [r3, #48]	; 0x30
}
 800770a:	bf00      	nop
 800770c:	3754      	adds	r7, #84	; 0x54
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007716:	b580      	push	{r7, lr}
 8007718:	b084      	sub	sp, #16
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007722:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2200      	movs	r2, #0
 8007728:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2200      	movs	r2, #0
 800772e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f7ff fecb 	bl	80074cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007736:	bf00      	nop
 8007738:	3710      	adds	r7, #16
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800773e:	b480      	push	{r7}
 8007740:	b085      	sub	sp, #20
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800774c:	b2db      	uxtb	r3, r3
 800774e:	2b21      	cmp	r3, #33	; 0x21
 8007750:	d13e      	bne.n	80077d0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800775a:	d114      	bne.n	8007786 <UART_Transmit_IT+0x48>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d110      	bne.n	8007786 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a1b      	ldr	r3, [r3, #32]
 8007768:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	881b      	ldrh	r3, [r3, #0]
 800776e:	461a      	mov	r2, r3
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007778:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6a1b      	ldr	r3, [r3, #32]
 800777e:	1c9a      	adds	r2, r3, #2
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	621a      	str	r2, [r3, #32]
 8007784:	e008      	b.n	8007798 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a1b      	ldr	r3, [r3, #32]
 800778a:	1c59      	adds	r1, r3, #1
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	6211      	str	r1, [r2, #32]
 8007790:	781a      	ldrb	r2, [r3, #0]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800779c:	b29b      	uxth	r3, r3
 800779e:	3b01      	subs	r3, #1
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	4619      	mov	r1, r3
 80077a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d10f      	bne.n	80077cc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68da      	ldr	r2, [r3, #12]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80077ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	68da      	ldr	r2, [r3, #12]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80077cc:	2300      	movs	r3, #0
 80077ce:	e000      	b.n	80077d2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80077d0:	2302      	movs	r3, #2
  }
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3714      	adds	r7, #20
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr

080077de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b082      	sub	sp, #8
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68da      	ldr	r2, [r3, #12]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2220      	movs	r2, #32
 80077fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f7ff fe5a 	bl	80074b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007804:	2300      	movs	r3, #0
}
 8007806:	4618      	mov	r0, r3
 8007808:	3708      	adds	r7, #8
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}

0800780e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b08c      	sub	sp, #48	; 0x30
 8007812:	af00      	add	r7, sp, #0
 8007814:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b22      	cmp	r3, #34	; 0x22
 8007820:	f040 80ab 	bne.w	800797a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800782c:	d117      	bne.n	800785e <UART_Receive_IT+0x50>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	691b      	ldr	r3, [r3, #16]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d113      	bne.n	800785e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007836:	2300      	movs	r3, #0
 8007838:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800783e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	b29b      	uxth	r3, r3
 8007848:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800784c:	b29a      	uxth	r2, r3
 800784e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007850:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007856:	1c9a      	adds	r2, r3, #2
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	629a      	str	r2, [r3, #40]	; 0x28
 800785c:	e026      	b.n	80078ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007862:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007864:	2300      	movs	r3, #0
 8007866:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007870:	d007      	beq.n	8007882 <UART_Receive_IT+0x74>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d10a      	bne.n	8007890 <UART_Receive_IT+0x82>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	691b      	ldr	r3, [r3, #16]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d106      	bne.n	8007890 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	b2da      	uxtb	r2, r3
 800788a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800788c:	701a      	strb	r2, [r3, #0]
 800788e:	e008      	b.n	80078a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	b2db      	uxtb	r3, r3
 8007898:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800789c:	b2da      	uxtb	r2, r3
 800789e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078a6:	1c5a      	adds	r2, r3, #1
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	3b01      	subs	r3, #1
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	4619      	mov	r1, r3
 80078ba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d15a      	bne.n	8007976 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68da      	ldr	r2, [r3, #12]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f022 0220 	bic.w	r2, r2, #32
 80078ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68da      	ldr	r2, [r3, #12]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80078de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	695a      	ldr	r2, [r3, #20]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f022 0201 	bic.w	r2, r2, #1
 80078ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2220      	movs	r2, #32
 80078f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d135      	bne.n	800796c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	330c      	adds	r3, #12
 800790c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	e853 3f00 	ldrex	r3, [r3]
 8007914:	613b      	str	r3, [r7, #16]
   return(result);
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	f023 0310 	bic.w	r3, r3, #16
 800791c:	627b      	str	r3, [r7, #36]	; 0x24
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	330c      	adds	r3, #12
 8007924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007926:	623a      	str	r2, [r7, #32]
 8007928:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792a:	69f9      	ldr	r1, [r7, #28]
 800792c:	6a3a      	ldr	r2, [r7, #32]
 800792e:	e841 2300 	strex	r3, r2, [r1]
 8007932:	61bb      	str	r3, [r7, #24]
   return(result);
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d1e5      	bne.n	8007906 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f003 0310 	and.w	r3, r3, #16
 8007944:	2b10      	cmp	r3, #16
 8007946:	d10a      	bne.n	800795e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007948:	2300      	movs	r3, #0
 800794a:	60fb      	str	r3, [r7, #12]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	60fb      	str	r3, [r7, #12]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	60fb      	str	r3, [r7, #12]
 800795c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007962:	4619      	mov	r1, r3
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f7ff fdbb 	bl	80074e0 <HAL_UARTEx_RxEventCallback>
 800796a:	e002      	b.n	8007972 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f7fc f973 	bl	8003c58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007972:	2300      	movs	r3, #0
 8007974:	e002      	b.n	800797c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007976:	2300      	movs	r3, #0
 8007978:	e000      	b.n	800797c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800797a:	2302      	movs	r3, #2
  }
}
 800797c:	4618      	mov	r0, r3
 800797e:	3730      	adds	r7, #48	; 0x30
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007988:	b0c0      	sub	sp, #256	; 0x100
 800798a:	af00      	add	r7, sp, #0
 800798c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	691b      	ldr	r3, [r3, #16]
 8007998:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800799c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079a0:	68d9      	ldr	r1, [r3, #12]
 80079a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	ea40 0301 	orr.w	r3, r0, r1
 80079ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80079ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079b2:	689a      	ldr	r2, [r3, #8]
 80079b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	431a      	orrs	r2, r3
 80079bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079c0:	695b      	ldr	r3, [r3, #20]
 80079c2:	431a      	orrs	r2, r3
 80079c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079c8:	69db      	ldr	r3, [r3, #28]
 80079ca:	4313      	orrs	r3, r2
 80079cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80079d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80079dc:	f021 010c 	bic.w	r1, r1, #12
 80079e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80079ea:	430b      	orrs	r3, r1
 80079ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80079ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	695b      	ldr	r3, [r3, #20]
 80079f6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80079fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079fe:	6999      	ldr	r1, [r3, #24]
 8007a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	ea40 0301 	orr.w	r3, r0, r1
 8007a0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	4b8f      	ldr	r3, [pc, #572]	; (8007c50 <UART_SetConfig+0x2cc>)
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d005      	beq.n	8007a24 <UART_SetConfig+0xa0>
 8007a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	4b8d      	ldr	r3, [pc, #564]	; (8007c54 <UART_SetConfig+0x2d0>)
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d104      	bne.n	8007a2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007a24:	f7fd fd1c 	bl	8005460 <HAL_RCC_GetPCLK2Freq>
 8007a28:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007a2c:	e003      	b.n	8007a36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007a2e:	f7fd fd03 	bl	8005438 <HAL_RCC_GetPCLK1Freq>
 8007a32:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a3a:	69db      	ldr	r3, [r3, #28]
 8007a3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a40:	f040 810c 	bne.w	8007c5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007a44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007a4e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007a52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007a56:	4622      	mov	r2, r4
 8007a58:	462b      	mov	r3, r5
 8007a5a:	1891      	adds	r1, r2, r2
 8007a5c:	65b9      	str	r1, [r7, #88]	; 0x58
 8007a5e:	415b      	adcs	r3, r3
 8007a60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007a66:	4621      	mov	r1, r4
 8007a68:	eb12 0801 	adds.w	r8, r2, r1
 8007a6c:	4629      	mov	r1, r5
 8007a6e:	eb43 0901 	adc.w	r9, r3, r1
 8007a72:	f04f 0200 	mov.w	r2, #0
 8007a76:	f04f 0300 	mov.w	r3, #0
 8007a7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a86:	4690      	mov	r8, r2
 8007a88:	4699      	mov	r9, r3
 8007a8a:	4623      	mov	r3, r4
 8007a8c:	eb18 0303 	adds.w	r3, r8, r3
 8007a90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007a94:	462b      	mov	r3, r5
 8007a96:	eb49 0303 	adc.w	r3, r9, r3
 8007a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007aaa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007aae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	18db      	adds	r3, r3, r3
 8007ab6:	653b      	str	r3, [r7, #80]	; 0x50
 8007ab8:	4613      	mov	r3, r2
 8007aba:	eb42 0303 	adc.w	r3, r2, r3
 8007abe:	657b      	str	r3, [r7, #84]	; 0x54
 8007ac0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007ac4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007ac8:	f7f9 f8e6 	bl	8000c98 <__aeabi_uldivmod>
 8007acc:	4602      	mov	r2, r0
 8007ace:	460b      	mov	r3, r1
 8007ad0:	4b61      	ldr	r3, [pc, #388]	; (8007c58 <UART_SetConfig+0x2d4>)
 8007ad2:	fba3 2302 	umull	r2, r3, r3, r2
 8007ad6:	095b      	lsrs	r3, r3, #5
 8007ad8:	011c      	lsls	r4, r3, #4
 8007ada:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007ae4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007ae8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007aec:	4642      	mov	r2, r8
 8007aee:	464b      	mov	r3, r9
 8007af0:	1891      	adds	r1, r2, r2
 8007af2:	64b9      	str	r1, [r7, #72]	; 0x48
 8007af4:	415b      	adcs	r3, r3
 8007af6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007af8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007afc:	4641      	mov	r1, r8
 8007afe:	eb12 0a01 	adds.w	sl, r2, r1
 8007b02:	4649      	mov	r1, r9
 8007b04:	eb43 0b01 	adc.w	fp, r3, r1
 8007b08:	f04f 0200 	mov.w	r2, #0
 8007b0c:	f04f 0300 	mov.w	r3, #0
 8007b10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007b14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007b18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b1c:	4692      	mov	sl, r2
 8007b1e:	469b      	mov	fp, r3
 8007b20:	4643      	mov	r3, r8
 8007b22:	eb1a 0303 	adds.w	r3, sl, r3
 8007b26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007b2a:	464b      	mov	r3, r9
 8007b2c:	eb4b 0303 	adc.w	r3, fp, r3
 8007b30:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007b40:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007b44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007b48:	460b      	mov	r3, r1
 8007b4a:	18db      	adds	r3, r3, r3
 8007b4c:	643b      	str	r3, [r7, #64]	; 0x40
 8007b4e:	4613      	mov	r3, r2
 8007b50:	eb42 0303 	adc.w	r3, r2, r3
 8007b54:	647b      	str	r3, [r7, #68]	; 0x44
 8007b56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007b5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007b5e:	f7f9 f89b 	bl	8000c98 <__aeabi_uldivmod>
 8007b62:	4602      	mov	r2, r0
 8007b64:	460b      	mov	r3, r1
 8007b66:	4611      	mov	r1, r2
 8007b68:	4b3b      	ldr	r3, [pc, #236]	; (8007c58 <UART_SetConfig+0x2d4>)
 8007b6a:	fba3 2301 	umull	r2, r3, r3, r1
 8007b6e:	095b      	lsrs	r3, r3, #5
 8007b70:	2264      	movs	r2, #100	; 0x64
 8007b72:	fb02 f303 	mul.w	r3, r2, r3
 8007b76:	1acb      	subs	r3, r1, r3
 8007b78:	00db      	lsls	r3, r3, #3
 8007b7a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007b7e:	4b36      	ldr	r3, [pc, #216]	; (8007c58 <UART_SetConfig+0x2d4>)
 8007b80:	fba3 2302 	umull	r2, r3, r3, r2
 8007b84:	095b      	lsrs	r3, r3, #5
 8007b86:	005b      	lsls	r3, r3, #1
 8007b88:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007b8c:	441c      	add	r4, r3
 8007b8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b92:	2200      	movs	r2, #0
 8007b94:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007b98:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007b9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007ba0:	4642      	mov	r2, r8
 8007ba2:	464b      	mov	r3, r9
 8007ba4:	1891      	adds	r1, r2, r2
 8007ba6:	63b9      	str	r1, [r7, #56]	; 0x38
 8007ba8:	415b      	adcs	r3, r3
 8007baa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007bac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007bb0:	4641      	mov	r1, r8
 8007bb2:	1851      	adds	r1, r2, r1
 8007bb4:	6339      	str	r1, [r7, #48]	; 0x30
 8007bb6:	4649      	mov	r1, r9
 8007bb8:	414b      	adcs	r3, r1
 8007bba:	637b      	str	r3, [r7, #52]	; 0x34
 8007bbc:	f04f 0200 	mov.w	r2, #0
 8007bc0:	f04f 0300 	mov.w	r3, #0
 8007bc4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007bc8:	4659      	mov	r1, fp
 8007bca:	00cb      	lsls	r3, r1, #3
 8007bcc:	4651      	mov	r1, sl
 8007bce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007bd2:	4651      	mov	r1, sl
 8007bd4:	00ca      	lsls	r2, r1, #3
 8007bd6:	4610      	mov	r0, r2
 8007bd8:	4619      	mov	r1, r3
 8007bda:	4603      	mov	r3, r0
 8007bdc:	4642      	mov	r2, r8
 8007bde:	189b      	adds	r3, r3, r2
 8007be0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007be4:	464b      	mov	r3, r9
 8007be6:	460a      	mov	r2, r1
 8007be8:	eb42 0303 	adc.w	r3, r2, r3
 8007bec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007bfc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007c00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007c04:	460b      	mov	r3, r1
 8007c06:	18db      	adds	r3, r3, r3
 8007c08:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	eb42 0303 	adc.w	r3, r2, r3
 8007c10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007c16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007c1a:	f7f9 f83d 	bl	8000c98 <__aeabi_uldivmod>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	460b      	mov	r3, r1
 8007c22:	4b0d      	ldr	r3, [pc, #52]	; (8007c58 <UART_SetConfig+0x2d4>)
 8007c24:	fba3 1302 	umull	r1, r3, r3, r2
 8007c28:	095b      	lsrs	r3, r3, #5
 8007c2a:	2164      	movs	r1, #100	; 0x64
 8007c2c:	fb01 f303 	mul.w	r3, r1, r3
 8007c30:	1ad3      	subs	r3, r2, r3
 8007c32:	00db      	lsls	r3, r3, #3
 8007c34:	3332      	adds	r3, #50	; 0x32
 8007c36:	4a08      	ldr	r2, [pc, #32]	; (8007c58 <UART_SetConfig+0x2d4>)
 8007c38:	fba2 2303 	umull	r2, r3, r2, r3
 8007c3c:	095b      	lsrs	r3, r3, #5
 8007c3e:	f003 0207 	and.w	r2, r3, #7
 8007c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4422      	add	r2, r4
 8007c4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007c4c:	e106      	b.n	8007e5c <UART_SetConfig+0x4d8>
 8007c4e:	bf00      	nop
 8007c50:	40011000 	.word	0x40011000
 8007c54:	40011400 	.word	0x40011400
 8007c58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c60:	2200      	movs	r2, #0
 8007c62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007c66:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007c6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007c6e:	4642      	mov	r2, r8
 8007c70:	464b      	mov	r3, r9
 8007c72:	1891      	adds	r1, r2, r2
 8007c74:	6239      	str	r1, [r7, #32]
 8007c76:	415b      	adcs	r3, r3
 8007c78:	627b      	str	r3, [r7, #36]	; 0x24
 8007c7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007c7e:	4641      	mov	r1, r8
 8007c80:	1854      	adds	r4, r2, r1
 8007c82:	4649      	mov	r1, r9
 8007c84:	eb43 0501 	adc.w	r5, r3, r1
 8007c88:	f04f 0200 	mov.w	r2, #0
 8007c8c:	f04f 0300 	mov.w	r3, #0
 8007c90:	00eb      	lsls	r3, r5, #3
 8007c92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c96:	00e2      	lsls	r2, r4, #3
 8007c98:	4614      	mov	r4, r2
 8007c9a:	461d      	mov	r5, r3
 8007c9c:	4643      	mov	r3, r8
 8007c9e:	18e3      	adds	r3, r4, r3
 8007ca0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007ca4:	464b      	mov	r3, r9
 8007ca6:	eb45 0303 	adc.w	r3, r5, r3
 8007caa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007cba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007cbe:	f04f 0200 	mov.w	r2, #0
 8007cc2:	f04f 0300 	mov.w	r3, #0
 8007cc6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007cca:	4629      	mov	r1, r5
 8007ccc:	008b      	lsls	r3, r1, #2
 8007cce:	4621      	mov	r1, r4
 8007cd0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007cd4:	4621      	mov	r1, r4
 8007cd6:	008a      	lsls	r2, r1, #2
 8007cd8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007cdc:	f7f8 ffdc 	bl	8000c98 <__aeabi_uldivmod>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	460b      	mov	r3, r1
 8007ce4:	4b60      	ldr	r3, [pc, #384]	; (8007e68 <UART_SetConfig+0x4e4>)
 8007ce6:	fba3 2302 	umull	r2, r3, r3, r2
 8007cea:	095b      	lsrs	r3, r3, #5
 8007cec:	011c      	lsls	r4, r3, #4
 8007cee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007cf8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007cfc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007d00:	4642      	mov	r2, r8
 8007d02:	464b      	mov	r3, r9
 8007d04:	1891      	adds	r1, r2, r2
 8007d06:	61b9      	str	r1, [r7, #24]
 8007d08:	415b      	adcs	r3, r3
 8007d0a:	61fb      	str	r3, [r7, #28]
 8007d0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d10:	4641      	mov	r1, r8
 8007d12:	1851      	adds	r1, r2, r1
 8007d14:	6139      	str	r1, [r7, #16]
 8007d16:	4649      	mov	r1, r9
 8007d18:	414b      	adcs	r3, r1
 8007d1a:	617b      	str	r3, [r7, #20]
 8007d1c:	f04f 0200 	mov.w	r2, #0
 8007d20:	f04f 0300 	mov.w	r3, #0
 8007d24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007d28:	4659      	mov	r1, fp
 8007d2a:	00cb      	lsls	r3, r1, #3
 8007d2c:	4651      	mov	r1, sl
 8007d2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d32:	4651      	mov	r1, sl
 8007d34:	00ca      	lsls	r2, r1, #3
 8007d36:	4610      	mov	r0, r2
 8007d38:	4619      	mov	r1, r3
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	4642      	mov	r2, r8
 8007d3e:	189b      	adds	r3, r3, r2
 8007d40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007d44:	464b      	mov	r3, r9
 8007d46:	460a      	mov	r2, r1
 8007d48:	eb42 0303 	adc.w	r3, r2, r3
 8007d4c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	67bb      	str	r3, [r7, #120]	; 0x78
 8007d5a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007d5c:	f04f 0200 	mov.w	r2, #0
 8007d60:	f04f 0300 	mov.w	r3, #0
 8007d64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007d68:	4649      	mov	r1, r9
 8007d6a:	008b      	lsls	r3, r1, #2
 8007d6c:	4641      	mov	r1, r8
 8007d6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d72:	4641      	mov	r1, r8
 8007d74:	008a      	lsls	r2, r1, #2
 8007d76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007d7a:	f7f8 ff8d 	bl	8000c98 <__aeabi_uldivmod>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	460b      	mov	r3, r1
 8007d82:	4611      	mov	r1, r2
 8007d84:	4b38      	ldr	r3, [pc, #224]	; (8007e68 <UART_SetConfig+0x4e4>)
 8007d86:	fba3 2301 	umull	r2, r3, r3, r1
 8007d8a:	095b      	lsrs	r3, r3, #5
 8007d8c:	2264      	movs	r2, #100	; 0x64
 8007d8e:	fb02 f303 	mul.w	r3, r2, r3
 8007d92:	1acb      	subs	r3, r1, r3
 8007d94:	011b      	lsls	r3, r3, #4
 8007d96:	3332      	adds	r3, #50	; 0x32
 8007d98:	4a33      	ldr	r2, [pc, #204]	; (8007e68 <UART_SetConfig+0x4e4>)
 8007d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d9e:	095b      	lsrs	r3, r3, #5
 8007da0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007da4:	441c      	add	r4, r3
 8007da6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007daa:	2200      	movs	r2, #0
 8007dac:	673b      	str	r3, [r7, #112]	; 0x70
 8007dae:	677a      	str	r2, [r7, #116]	; 0x74
 8007db0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007db4:	4642      	mov	r2, r8
 8007db6:	464b      	mov	r3, r9
 8007db8:	1891      	adds	r1, r2, r2
 8007dba:	60b9      	str	r1, [r7, #8]
 8007dbc:	415b      	adcs	r3, r3
 8007dbe:	60fb      	str	r3, [r7, #12]
 8007dc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007dc4:	4641      	mov	r1, r8
 8007dc6:	1851      	adds	r1, r2, r1
 8007dc8:	6039      	str	r1, [r7, #0]
 8007dca:	4649      	mov	r1, r9
 8007dcc:	414b      	adcs	r3, r1
 8007dce:	607b      	str	r3, [r7, #4]
 8007dd0:	f04f 0200 	mov.w	r2, #0
 8007dd4:	f04f 0300 	mov.w	r3, #0
 8007dd8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007ddc:	4659      	mov	r1, fp
 8007dde:	00cb      	lsls	r3, r1, #3
 8007de0:	4651      	mov	r1, sl
 8007de2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007de6:	4651      	mov	r1, sl
 8007de8:	00ca      	lsls	r2, r1, #3
 8007dea:	4610      	mov	r0, r2
 8007dec:	4619      	mov	r1, r3
 8007dee:	4603      	mov	r3, r0
 8007df0:	4642      	mov	r2, r8
 8007df2:	189b      	adds	r3, r3, r2
 8007df4:	66bb      	str	r3, [r7, #104]	; 0x68
 8007df6:	464b      	mov	r3, r9
 8007df8:	460a      	mov	r2, r1
 8007dfa:	eb42 0303 	adc.w	r3, r2, r3
 8007dfe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	663b      	str	r3, [r7, #96]	; 0x60
 8007e0a:	667a      	str	r2, [r7, #100]	; 0x64
 8007e0c:	f04f 0200 	mov.w	r2, #0
 8007e10:	f04f 0300 	mov.w	r3, #0
 8007e14:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007e18:	4649      	mov	r1, r9
 8007e1a:	008b      	lsls	r3, r1, #2
 8007e1c:	4641      	mov	r1, r8
 8007e1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e22:	4641      	mov	r1, r8
 8007e24:	008a      	lsls	r2, r1, #2
 8007e26:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007e2a:	f7f8 ff35 	bl	8000c98 <__aeabi_uldivmod>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	460b      	mov	r3, r1
 8007e32:	4b0d      	ldr	r3, [pc, #52]	; (8007e68 <UART_SetConfig+0x4e4>)
 8007e34:	fba3 1302 	umull	r1, r3, r3, r2
 8007e38:	095b      	lsrs	r3, r3, #5
 8007e3a:	2164      	movs	r1, #100	; 0x64
 8007e3c:	fb01 f303 	mul.w	r3, r1, r3
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	011b      	lsls	r3, r3, #4
 8007e44:	3332      	adds	r3, #50	; 0x32
 8007e46:	4a08      	ldr	r2, [pc, #32]	; (8007e68 <UART_SetConfig+0x4e4>)
 8007e48:	fba2 2303 	umull	r2, r3, r2, r3
 8007e4c:	095b      	lsrs	r3, r3, #5
 8007e4e:	f003 020f 	and.w	r2, r3, #15
 8007e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4422      	add	r2, r4
 8007e5a:	609a      	str	r2, [r3, #8]
}
 8007e5c:	bf00      	nop
 8007e5e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007e62:	46bd      	mov	sp, r7
 8007e64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e68:	51eb851f 	.word	0x51eb851f

08007e6c <atoi>:
 8007e6c:	220a      	movs	r2, #10
 8007e6e:	2100      	movs	r1, #0
 8007e70:	f001 be42 	b.w	8009af8 <strtol>

08007e74 <tolower>:
 8007e74:	4b03      	ldr	r3, [pc, #12]	; (8007e84 <tolower+0x10>)
 8007e76:	5c1b      	ldrb	r3, [r3, r0]
 8007e78:	f003 0303 	and.w	r3, r3, #3
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	bf08      	it	eq
 8007e80:	3020      	addeq	r0, #32
 8007e82:	4770      	bx	lr
 8007e84:	0800cde9 	.word	0x0800cde9

08007e88 <__cvt>:
 8007e88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e8c:	ec55 4b10 	vmov	r4, r5, d0
 8007e90:	2d00      	cmp	r5, #0
 8007e92:	460e      	mov	r6, r1
 8007e94:	4619      	mov	r1, r3
 8007e96:	462b      	mov	r3, r5
 8007e98:	bfbb      	ittet	lt
 8007e9a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007e9e:	461d      	movlt	r5, r3
 8007ea0:	2300      	movge	r3, #0
 8007ea2:	232d      	movlt	r3, #45	; 0x2d
 8007ea4:	700b      	strb	r3, [r1, #0]
 8007ea6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ea8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007eac:	4691      	mov	r9, r2
 8007eae:	f023 0820 	bic.w	r8, r3, #32
 8007eb2:	bfbc      	itt	lt
 8007eb4:	4622      	movlt	r2, r4
 8007eb6:	4614      	movlt	r4, r2
 8007eb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007ebc:	d005      	beq.n	8007eca <__cvt+0x42>
 8007ebe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007ec2:	d100      	bne.n	8007ec6 <__cvt+0x3e>
 8007ec4:	3601      	adds	r6, #1
 8007ec6:	2102      	movs	r1, #2
 8007ec8:	e000      	b.n	8007ecc <__cvt+0x44>
 8007eca:	2103      	movs	r1, #3
 8007ecc:	ab03      	add	r3, sp, #12
 8007ece:	9301      	str	r3, [sp, #4]
 8007ed0:	ab02      	add	r3, sp, #8
 8007ed2:	9300      	str	r3, [sp, #0]
 8007ed4:	ec45 4b10 	vmov	d0, r4, r5
 8007ed8:	4653      	mov	r3, sl
 8007eda:	4632      	mov	r2, r6
 8007edc:	f001 ff3c 	bl	8009d58 <_dtoa_r>
 8007ee0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007ee4:	4607      	mov	r7, r0
 8007ee6:	d102      	bne.n	8007eee <__cvt+0x66>
 8007ee8:	f019 0f01 	tst.w	r9, #1
 8007eec:	d022      	beq.n	8007f34 <__cvt+0xac>
 8007eee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007ef2:	eb07 0906 	add.w	r9, r7, r6
 8007ef6:	d110      	bne.n	8007f1a <__cvt+0x92>
 8007ef8:	783b      	ldrb	r3, [r7, #0]
 8007efa:	2b30      	cmp	r3, #48	; 0x30
 8007efc:	d10a      	bne.n	8007f14 <__cvt+0x8c>
 8007efe:	2200      	movs	r2, #0
 8007f00:	2300      	movs	r3, #0
 8007f02:	4620      	mov	r0, r4
 8007f04:	4629      	mov	r1, r5
 8007f06:	f7f8 fde7 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f0a:	b918      	cbnz	r0, 8007f14 <__cvt+0x8c>
 8007f0c:	f1c6 0601 	rsb	r6, r6, #1
 8007f10:	f8ca 6000 	str.w	r6, [sl]
 8007f14:	f8da 3000 	ldr.w	r3, [sl]
 8007f18:	4499      	add	r9, r3
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	4620      	mov	r0, r4
 8007f20:	4629      	mov	r1, r5
 8007f22:	f7f8 fdd9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f26:	b108      	cbz	r0, 8007f2c <__cvt+0xa4>
 8007f28:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f2c:	2230      	movs	r2, #48	; 0x30
 8007f2e:	9b03      	ldr	r3, [sp, #12]
 8007f30:	454b      	cmp	r3, r9
 8007f32:	d307      	bcc.n	8007f44 <__cvt+0xbc>
 8007f34:	9b03      	ldr	r3, [sp, #12]
 8007f36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f38:	1bdb      	subs	r3, r3, r7
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	6013      	str	r3, [r2, #0]
 8007f3e:	b004      	add	sp, #16
 8007f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f44:	1c59      	adds	r1, r3, #1
 8007f46:	9103      	str	r1, [sp, #12]
 8007f48:	701a      	strb	r2, [r3, #0]
 8007f4a:	e7f0      	b.n	8007f2e <__cvt+0xa6>

08007f4c <__exponent>:
 8007f4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f4e:	4603      	mov	r3, r0
 8007f50:	2900      	cmp	r1, #0
 8007f52:	bfb8      	it	lt
 8007f54:	4249      	neglt	r1, r1
 8007f56:	f803 2b02 	strb.w	r2, [r3], #2
 8007f5a:	bfb4      	ite	lt
 8007f5c:	222d      	movlt	r2, #45	; 0x2d
 8007f5e:	222b      	movge	r2, #43	; 0x2b
 8007f60:	2909      	cmp	r1, #9
 8007f62:	7042      	strb	r2, [r0, #1]
 8007f64:	dd2a      	ble.n	8007fbc <__exponent+0x70>
 8007f66:	f10d 0207 	add.w	r2, sp, #7
 8007f6a:	4617      	mov	r7, r2
 8007f6c:	260a      	movs	r6, #10
 8007f6e:	4694      	mov	ip, r2
 8007f70:	fb91 f5f6 	sdiv	r5, r1, r6
 8007f74:	fb06 1415 	mls	r4, r6, r5, r1
 8007f78:	3430      	adds	r4, #48	; 0x30
 8007f7a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007f7e:	460c      	mov	r4, r1
 8007f80:	2c63      	cmp	r4, #99	; 0x63
 8007f82:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8007f86:	4629      	mov	r1, r5
 8007f88:	dcf1      	bgt.n	8007f6e <__exponent+0x22>
 8007f8a:	3130      	adds	r1, #48	; 0x30
 8007f8c:	f1ac 0402 	sub.w	r4, ip, #2
 8007f90:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007f94:	1c41      	adds	r1, r0, #1
 8007f96:	4622      	mov	r2, r4
 8007f98:	42ba      	cmp	r2, r7
 8007f9a:	d30a      	bcc.n	8007fb2 <__exponent+0x66>
 8007f9c:	f10d 0209 	add.w	r2, sp, #9
 8007fa0:	eba2 020c 	sub.w	r2, r2, ip
 8007fa4:	42bc      	cmp	r4, r7
 8007fa6:	bf88      	it	hi
 8007fa8:	2200      	movhi	r2, #0
 8007faa:	4413      	add	r3, r2
 8007fac:	1a18      	subs	r0, r3, r0
 8007fae:	b003      	add	sp, #12
 8007fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fb2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007fb6:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007fba:	e7ed      	b.n	8007f98 <__exponent+0x4c>
 8007fbc:	2330      	movs	r3, #48	; 0x30
 8007fbe:	3130      	adds	r1, #48	; 0x30
 8007fc0:	7083      	strb	r3, [r0, #2]
 8007fc2:	70c1      	strb	r1, [r0, #3]
 8007fc4:	1d03      	adds	r3, r0, #4
 8007fc6:	e7f1      	b.n	8007fac <__exponent+0x60>

08007fc8 <_printf_float>:
 8007fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fcc:	ed2d 8b02 	vpush	{d8}
 8007fd0:	b08d      	sub	sp, #52	; 0x34
 8007fd2:	460c      	mov	r4, r1
 8007fd4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007fd8:	4616      	mov	r6, r2
 8007fda:	461f      	mov	r7, r3
 8007fdc:	4605      	mov	r5, r0
 8007fde:	f001 fde1 	bl	8009ba4 <_localeconv_r>
 8007fe2:	f8d0 a000 	ldr.w	sl, [r0]
 8007fe6:	4650      	mov	r0, sl
 8007fe8:	f7f8 f94a 	bl	8000280 <strlen>
 8007fec:	2300      	movs	r3, #0
 8007fee:	930a      	str	r3, [sp, #40]	; 0x28
 8007ff0:	6823      	ldr	r3, [r4, #0]
 8007ff2:	9305      	str	r3, [sp, #20]
 8007ff4:	f8d8 3000 	ldr.w	r3, [r8]
 8007ff8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007ffc:	3307      	adds	r3, #7
 8007ffe:	f023 0307 	bic.w	r3, r3, #7
 8008002:	f103 0208 	add.w	r2, r3, #8
 8008006:	f8c8 2000 	str.w	r2, [r8]
 800800a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800800e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008012:	9307      	str	r3, [sp, #28]
 8008014:	f8cd 8018 	str.w	r8, [sp, #24]
 8008018:	ee08 0a10 	vmov	s16, r0
 800801c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008020:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008024:	4b9e      	ldr	r3, [pc, #632]	; (80082a0 <_printf_float+0x2d8>)
 8008026:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800802a:	f7f8 fd87 	bl	8000b3c <__aeabi_dcmpun>
 800802e:	bb88      	cbnz	r0, 8008094 <_printf_float+0xcc>
 8008030:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008034:	4b9a      	ldr	r3, [pc, #616]	; (80082a0 <_printf_float+0x2d8>)
 8008036:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800803a:	f7f8 fd61 	bl	8000b00 <__aeabi_dcmple>
 800803e:	bb48      	cbnz	r0, 8008094 <_printf_float+0xcc>
 8008040:	2200      	movs	r2, #0
 8008042:	2300      	movs	r3, #0
 8008044:	4640      	mov	r0, r8
 8008046:	4649      	mov	r1, r9
 8008048:	f7f8 fd50 	bl	8000aec <__aeabi_dcmplt>
 800804c:	b110      	cbz	r0, 8008054 <_printf_float+0x8c>
 800804e:	232d      	movs	r3, #45	; 0x2d
 8008050:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008054:	4a93      	ldr	r2, [pc, #588]	; (80082a4 <_printf_float+0x2dc>)
 8008056:	4b94      	ldr	r3, [pc, #592]	; (80082a8 <_printf_float+0x2e0>)
 8008058:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800805c:	bf94      	ite	ls
 800805e:	4690      	movls	r8, r2
 8008060:	4698      	movhi	r8, r3
 8008062:	2303      	movs	r3, #3
 8008064:	6123      	str	r3, [r4, #16]
 8008066:	9b05      	ldr	r3, [sp, #20]
 8008068:	f023 0304 	bic.w	r3, r3, #4
 800806c:	6023      	str	r3, [r4, #0]
 800806e:	f04f 0900 	mov.w	r9, #0
 8008072:	9700      	str	r7, [sp, #0]
 8008074:	4633      	mov	r3, r6
 8008076:	aa0b      	add	r2, sp, #44	; 0x2c
 8008078:	4621      	mov	r1, r4
 800807a:	4628      	mov	r0, r5
 800807c:	f000 f9da 	bl	8008434 <_printf_common>
 8008080:	3001      	adds	r0, #1
 8008082:	f040 8090 	bne.w	80081a6 <_printf_float+0x1de>
 8008086:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800808a:	b00d      	add	sp, #52	; 0x34
 800808c:	ecbd 8b02 	vpop	{d8}
 8008090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008094:	4642      	mov	r2, r8
 8008096:	464b      	mov	r3, r9
 8008098:	4640      	mov	r0, r8
 800809a:	4649      	mov	r1, r9
 800809c:	f7f8 fd4e 	bl	8000b3c <__aeabi_dcmpun>
 80080a0:	b140      	cbz	r0, 80080b4 <_printf_float+0xec>
 80080a2:	464b      	mov	r3, r9
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	bfbc      	itt	lt
 80080a8:	232d      	movlt	r3, #45	; 0x2d
 80080aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80080ae:	4a7f      	ldr	r2, [pc, #508]	; (80082ac <_printf_float+0x2e4>)
 80080b0:	4b7f      	ldr	r3, [pc, #508]	; (80082b0 <_printf_float+0x2e8>)
 80080b2:	e7d1      	b.n	8008058 <_printf_float+0x90>
 80080b4:	6863      	ldr	r3, [r4, #4]
 80080b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80080ba:	9206      	str	r2, [sp, #24]
 80080bc:	1c5a      	adds	r2, r3, #1
 80080be:	d13f      	bne.n	8008140 <_printf_float+0x178>
 80080c0:	2306      	movs	r3, #6
 80080c2:	6063      	str	r3, [r4, #4]
 80080c4:	9b05      	ldr	r3, [sp, #20]
 80080c6:	6861      	ldr	r1, [r4, #4]
 80080c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80080cc:	2300      	movs	r3, #0
 80080ce:	9303      	str	r3, [sp, #12]
 80080d0:	ab0a      	add	r3, sp, #40	; 0x28
 80080d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80080d6:	ab09      	add	r3, sp, #36	; 0x24
 80080d8:	ec49 8b10 	vmov	d0, r8, r9
 80080dc:	9300      	str	r3, [sp, #0]
 80080de:	6022      	str	r2, [r4, #0]
 80080e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80080e4:	4628      	mov	r0, r5
 80080e6:	f7ff fecf 	bl	8007e88 <__cvt>
 80080ea:	9b06      	ldr	r3, [sp, #24]
 80080ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80080ee:	2b47      	cmp	r3, #71	; 0x47
 80080f0:	4680      	mov	r8, r0
 80080f2:	d108      	bne.n	8008106 <_printf_float+0x13e>
 80080f4:	1cc8      	adds	r0, r1, #3
 80080f6:	db02      	blt.n	80080fe <_printf_float+0x136>
 80080f8:	6863      	ldr	r3, [r4, #4]
 80080fa:	4299      	cmp	r1, r3
 80080fc:	dd41      	ble.n	8008182 <_printf_float+0x1ba>
 80080fe:	f1ab 0302 	sub.w	r3, fp, #2
 8008102:	fa5f fb83 	uxtb.w	fp, r3
 8008106:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800810a:	d820      	bhi.n	800814e <_printf_float+0x186>
 800810c:	3901      	subs	r1, #1
 800810e:	465a      	mov	r2, fp
 8008110:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008114:	9109      	str	r1, [sp, #36]	; 0x24
 8008116:	f7ff ff19 	bl	8007f4c <__exponent>
 800811a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800811c:	1813      	adds	r3, r2, r0
 800811e:	2a01      	cmp	r2, #1
 8008120:	4681      	mov	r9, r0
 8008122:	6123      	str	r3, [r4, #16]
 8008124:	dc02      	bgt.n	800812c <_printf_float+0x164>
 8008126:	6822      	ldr	r2, [r4, #0]
 8008128:	07d2      	lsls	r2, r2, #31
 800812a:	d501      	bpl.n	8008130 <_printf_float+0x168>
 800812c:	3301      	adds	r3, #1
 800812e:	6123      	str	r3, [r4, #16]
 8008130:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008134:	2b00      	cmp	r3, #0
 8008136:	d09c      	beq.n	8008072 <_printf_float+0xaa>
 8008138:	232d      	movs	r3, #45	; 0x2d
 800813a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800813e:	e798      	b.n	8008072 <_printf_float+0xaa>
 8008140:	9a06      	ldr	r2, [sp, #24]
 8008142:	2a47      	cmp	r2, #71	; 0x47
 8008144:	d1be      	bne.n	80080c4 <_printf_float+0xfc>
 8008146:	2b00      	cmp	r3, #0
 8008148:	d1bc      	bne.n	80080c4 <_printf_float+0xfc>
 800814a:	2301      	movs	r3, #1
 800814c:	e7b9      	b.n	80080c2 <_printf_float+0xfa>
 800814e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008152:	d118      	bne.n	8008186 <_printf_float+0x1be>
 8008154:	2900      	cmp	r1, #0
 8008156:	6863      	ldr	r3, [r4, #4]
 8008158:	dd0b      	ble.n	8008172 <_printf_float+0x1aa>
 800815a:	6121      	str	r1, [r4, #16]
 800815c:	b913      	cbnz	r3, 8008164 <_printf_float+0x19c>
 800815e:	6822      	ldr	r2, [r4, #0]
 8008160:	07d0      	lsls	r0, r2, #31
 8008162:	d502      	bpl.n	800816a <_printf_float+0x1a2>
 8008164:	3301      	adds	r3, #1
 8008166:	440b      	add	r3, r1
 8008168:	6123      	str	r3, [r4, #16]
 800816a:	65a1      	str	r1, [r4, #88]	; 0x58
 800816c:	f04f 0900 	mov.w	r9, #0
 8008170:	e7de      	b.n	8008130 <_printf_float+0x168>
 8008172:	b913      	cbnz	r3, 800817a <_printf_float+0x1b2>
 8008174:	6822      	ldr	r2, [r4, #0]
 8008176:	07d2      	lsls	r2, r2, #31
 8008178:	d501      	bpl.n	800817e <_printf_float+0x1b6>
 800817a:	3302      	adds	r3, #2
 800817c:	e7f4      	b.n	8008168 <_printf_float+0x1a0>
 800817e:	2301      	movs	r3, #1
 8008180:	e7f2      	b.n	8008168 <_printf_float+0x1a0>
 8008182:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008188:	4299      	cmp	r1, r3
 800818a:	db05      	blt.n	8008198 <_printf_float+0x1d0>
 800818c:	6823      	ldr	r3, [r4, #0]
 800818e:	6121      	str	r1, [r4, #16]
 8008190:	07d8      	lsls	r0, r3, #31
 8008192:	d5ea      	bpl.n	800816a <_printf_float+0x1a2>
 8008194:	1c4b      	adds	r3, r1, #1
 8008196:	e7e7      	b.n	8008168 <_printf_float+0x1a0>
 8008198:	2900      	cmp	r1, #0
 800819a:	bfd4      	ite	le
 800819c:	f1c1 0202 	rsble	r2, r1, #2
 80081a0:	2201      	movgt	r2, #1
 80081a2:	4413      	add	r3, r2
 80081a4:	e7e0      	b.n	8008168 <_printf_float+0x1a0>
 80081a6:	6823      	ldr	r3, [r4, #0]
 80081a8:	055a      	lsls	r2, r3, #21
 80081aa:	d407      	bmi.n	80081bc <_printf_float+0x1f4>
 80081ac:	6923      	ldr	r3, [r4, #16]
 80081ae:	4642      	mov	r2, r8
 80081b0:	4631      	mov	r1, r6
 80081b2:	4628      	mov	r0, r5
 80081b4:	47b8      	blx	r7
 80081b6:	3001      	adds	r0, #1
 80081b8:	d12c      	bne.n	8008214 <_printf_float+0x24c>
 80081ba:	e764      	b.n	8008086 <_printf_float+0xbe>
 80081bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80081c0:	f240 80e0 	bls.w	8008384 <_printf_float+0x3bc>
 80081c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80081c8:	2200      	movs	r2, #0
 80081ca:	2300      	movs	r3, #0
 80081cc:	f7f8 fc84 	bl	8000ad8 <__aeabi_dcmpeq>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	d034      	beq.n	800823e <_printf_float+0x276>
 80081d4:	4a37      	ldr	r2, [pc, #220]	; (80082b4 <_printf_float+0x2ec>)
 80081d6:	2301      	movs	r3, #1
 80081d8:	4631      	mov	r1, r6
 80081da:	4628      	mov	r0, r5
 80081dc:	47b8      	blx	r7
 80081de:	3001      	adds	r0, #1
 80081e0:	f43f af51 	beq.w	8008086 <_printf_float+0xbe>
 80081e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80081e8:	429a      	cmp	r2, r3
 80081ea:	db02      	blt.n	80081f2 <_printf_float+0x22a>
 80081ec:	6823      	ldr	r3, [r4, #0]
 80081ee:	07d8      	lsls	r0, r3, #31
 80081f0:	d510      	bpl.n	8008214 <_printf_float+0x24c>
 80081f2:	ee18 3a10 	vmov	r3, s16
 80081f6:	4652      	mov	r2, sl
 80081f8:	4631      	mov	r1, r6
 80081fa:	4628      	mov	r0, r5
 80081fc:	47b8      	blx	r7
 80081fe:	3001      	adds	r0, #1
 8008200:	f43f af41 	beq.w	8008086 <_printf_float+0xbe>
 8008204:	f04f 0800 	mov.w	r8, #0
 8008208:	f104 091a 	add.w	r9, r4, #26
 800820c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800820e:	3b01      	subs	r3, #1
 8008210:	4543      	cmp	r3, r8
 8008212:	dc09      	bgt.n	8008228 <_printf_float+0x260>
 8008214:	6823      	ldr	r3, [r4, #0]
 8008216:	079b      	lsls	r3, r3, #30
 8008218:	f100 8107 	bmi.w	800842a <_printf_float+0x462>
 800821c:	68e0      	ldr	r0, [r4, #12]
 800821e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008220:	4298      	cmp	r0, r3
 8008222:	bfb8      	it	lt
 8008224:	4618      	movlt	r0, r3
 8008226:	e730      	b.n	800808a <_printf_float+0xc2>
 8008228:	2301      	movs	r3, #1
 800822a:	464a      	mov	r2, r9
 800822c:	4631      	mov	r1, r6
 800822e:	4628      	mov	r0, r5
 8008230:	47b8      	blx	r7
 8008232:	3001      	adds	r0, #1
 8008234:	f43f af27 	beq.w	8008086 <_printf_float+0xbe>
 8008238:	f108 0801 	add.w	r8, r8, #1
 800823c:	e7e6      	b.n	800820c <_printf_float+0x244>
 800823e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008240:	2b00      	cmp	r3, #0
 8008242:	dc39      	bgt.n	80082b8 <_printf_float+0x2f0>
 8008244:	4a1b      	ldr	r2, [pc, #108]	; (80082b4 <_printf_float+0x2ec>)
 8008246:	2301      	movs	r3, #1
 8008248:	4631      	mov	r1, r6
 800824a:	4628      	mov	r0, r5
 800824c:	47b8      	blx	r7
 800824e:	3001      	adds	r0, #1
 8008250:	f43f af19 	beq.w	8008086 <_printf_float+0xbe>
 8008254:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008258:	4313      	orrs	r3, r2
 800825a:	d102      	bne.n	8008262 <_printf_float+0x29a>
 800825c:	6823      	ldr	r3, [r4, #0]
 800825e:	07d9      	lsls	r1, r3, #31
 8008260:	d5d8      	bpl.n	8008214 <_printf_float+0x24c>
 8008262:	ee18 3a10 	vmov	r3, s16
 8008266:	4652      	mov	r2, sl
 8008268:	4631      	mov	r1, r6
 800826a:	4628      	mov	r0, r5
 800826c:	47b8      	blx	r7
 800826e:	3001      	adds	r0, #1
 8008270:	f43f af09 	beq.w	8008086 <_printf_float+0xbe>
 8008274:	f04f 0900 	mov.w	r9, #0
 8008278:	f104 0a1a 	add.w	sl, r4, #26
 800827c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800827e:	425b      	negs	r3, r3
 8008280:	454b      	cmp	r3, r9
 8008282:	dc01      	bgt.n	8008288 <_printf_float+0x2c0>
 8008284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008286:	e792      	b.n	80081ae <_printf_float+0x1e6>
 8008288:	2301      	movs	r3, #1
 800828a:	4652      	mov	r2, sl
 800828c:	4631      	mov	r1, r6
 800828e:	4628      	mov	r0, r5
 8008290:	47b8      	blx	r7
 8008292:	3001      	adds	r0, #1
 8008294:	f43f aef7 	beq.w	8008086 <_printf_float+0xbe>
 8008298:	f109 0901 	add.w	r9, r9, #1
 800829c:	e7ee      	b.n	800827c <_printf_float+0x2b4>
 800829e:	bf00      	nop
 80082a0:	7fefffff 	.word	0x7fefffff
 80082a4:	0800cd50 	.word	0x0800cd50
 80082a8:	0800cd54 	.word	0x0800cd54
 80082ac:	0800cd58 	.word	0x0800cd58
 80082b0:	0800cd5c 	.word	0x0800cd5c
 80082b4:	0800cd60 	.word	0x0800cd60
 80082b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80082bc:	429a      	cmp	r2, r3
 80082be:	bfa8      	it	ge
 80082c0:	461a      	movge	r2, r3
 80082c2:	2a00      	cmp	r2, #0
 80082c4:	4691      	mov	r9, r2
 80082c6:	dc37      	bgt.n	8008338 <_printf_float+0x370>
 80082c8:	f04f 0b00 	mov.w	fp, #0
 80082cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80082d0:	f104 021a 	add.w	r2, r4, #26
 80082d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80082d6:	9305      	str	r3, [sp, #20]
 80082d8:	eba3 0309 	sub.w	r3, r3, r9
 80082dc:	455b      	cmp	r3, fp
 80082de:	dc33      	bgt.n	8008348 <_printf_float+0x380>
 80082e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082e4:	429a      	cmp	r2, r3
 80082e6:	db3b      	blt.n	8008360 <_printf_float+0x398>
 80082e8:	6823      	ldr	r3, [r4, #0]
 80082ea:	07da      	lsls	r2, r3, #31
 80082ec:	d438      	bmi.n	8008360 <_printf_float+0x398>
 80082ee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80082f2:	eba2 0903 	sub.w	r9, r2, r3
 80082f6:	9b05      	ldr	r3, [sp, #20]
 80082f8:	1ad2      	subs	r2, r2, r3
 80082fa:	4591      	cmp	r9, r2
 80082fc:	bfa8      	it	ge
 80082fe:	4691      	movge	r9, r2
 8008300:	f1b9 0f00 	cmp.w	r9, #0
 8008304:	dc35      	bgt.n	8008372 <_printf_float+0x3aa>
 8008306:	f04f 0800 	mov.w	r8, #0
 800830a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800830e:	f104 0a1a 	add.w	sl, r4, #26
 8008312:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008316:	1a9b      	subs	r3, r3, r2
 8008318:	eba3 0309 	sub.w	r3, r3, r9
 800831c:	4543      	cmp	r3, r8
 800831e:	f77f af79 	ble.w	8008214 <_printf_float+0x24c>
 8008322:	2301      	movs	r3, #1
 8008324:	4652      	mov	r2, sl
 8008326:	4631      	mov	r1, r6
 8008328:	4628      	mov	r0, r5
 800832a:	47b8      	blx	r7
 800832c:	3001      	adds	r0, #1
 800832e:	f43f aeaa 	beq.w	8008086 <_printf_float+0xbe>
 8008332:	f108 0801 	add.w	r8, r8, #1
 8008336:	e7ec      	b.n	8008312 <_printf_float+0x34a>
 8008338:	4613      	mov	r3, r2
 800833a:	4631      	mov	r1, r6
 800833c:	4642      	mov	r2, r8
 800833e:	4628      	mov	r0, r5
 8008340:	47b8      	blx	r7
 8008342:	3001      	adds	r0, #1
 8008344:	d1c0      	bne.n	80082c8 <_printf_float+0x300>
 8008346:	e69e      	b.n	8008086 <_printf_float+0xbe>
 8008348:	2301      	movs	r3, #1
 800834a:	4631      	mov	r1, r6
 800834c:	4628      	mov	r0, r5
 800834e:	9205      	str	r2, [sp, #20]
 8008350:	47b8      	blx	r7
 8008352:	3001      	adds	r0, #1
 8008354:	f43f ae97 	beq.w	8008086 <_printf_float+0xbe>
 8008358:	9a05      	ldr	r2, [sp, #20]
 800835a:	f10b 0b01 	add.w	fp, fp, #1
 800835e:	e7b9      	b.n	80082d4 <_printf_float+0x30c>
 8008360:	ee18 3a10 	vmov	r3, s16
 8008364:	4652      	mov	r2, sl
 8008366:	4631      	mov	r1, r6
 8008368:	4628      	mov	r0, r5
 800836a:	47b8      	blx	r7
 800836c:	3001      	adds	r0, #1
 800836e:	d1be      	bne.n	80082ee <_printf_float+0x326>
 8008370:	e689      	b.n	8008086 <_printf_float+0xbe>
 8008372:	9a05      	ldr	r2, [sp, #20]
 8008374:	464b      	mov	r3, r9
 8008376:	4442      	add	r2, r8
 8008378:	4631      	mov	r1, r6
 800837a:	4628      	mov	r0, r5
 800837c:	47b8      	blx	r7
 800837e:	3001      	adds	r0, #1
 8008380:	d1c1      	bne.n	8008306 <_printf_float+0x33e>
 8008382:	e680      	b.n	8008086 <_printf_float+0xbe>
 8008384:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008386:	2a01      	cmp	r2, #1
 8008388:	dc01      	bgt.n	800838e <_printf_float+0x3c6>
 800838a:	07db      	lsls	r3, r3, #31
 800838c:	d53a      	bpl.n	8008404 <_printf_float+0x43c>
 800838e:	2301      	movs	r3, #1
 8008390:	4642      	mov	r2, r8
 8008392:	4631      	mov	r1, r6
 8008394:	4628      	mov	r0, r5
 8008396:	47b8      	blx	r7
 8008398:	3001      	adds	r0, #1
 800839a:	f43f ae74 	beq.w	8008086 <_printf_float+0xbe>
 800839e:	ee18 3a10 	vmov	r3, s16
 80083a2:	4652      	mov	r2, sl
 80083a4:	4631      	mov	r1, r6
 80083a6:	4628      	mov	r0, r5
 80083a8:	47b8      	blx	r7
 80083aa:	3001      	adds	r0, #1
 80083ac:	f43f ae6b 	beq.w	8008086 <_printf_float+0xbe>
 80083b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083b4:	2200      	movs	r2, #0
 80083b6:	2300      	movs	r3, #0
 80083b8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80083bc:	f7f8 fb8c 	bl	8000ad8 <__aeabi_dcmpeq>
 80083c0:	b9d8      	cbnz	r0, 80083fa <_printf_float+0x432>
 80083c2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80083c6:	f108 0201 	add.w	r2, r8, #1
 80083ca:	4631      	mov	r1, r6
 80083cc:	4628      	mov	r0, r5
 80083ce:	47b8      	blx	r7
 80083d0:	3001      	adds	r0, #1
 80083d2:	d10e      	bne.n	80083f2 <_printf_float+0x42a>
 80083d4:	e657      	b.n	8008086 <_printf_float+0xbe>
 80083d6:	2301      	movs	r3, #1
 80083d8:	4652      	mov	r2, sl
 80083da:	4631      	mov	r1, r6
 80083dc:	4628      	mov	r0, r5
 80083de:	47b8      	blx	r7
 80083e0:	3001      	adds	r0, #1
 80083e2:	f43f ae50 	beq.w	8008086 <_printf_float+0xbe>
 80083e6:	f108 0801 	add.w	r8, r8, #1
 80083ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083ec:	3b01      	subs	r3, #1
 80083ee:	4543      	cmp	r3, r8
 80083f0:	dcf1      	bgt.n	80083d6 <_printf_float+0x40e>
 80083f2:	464b      	mov	r3, r9
 80083f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80083f8:	e6da      	b.n	80081b0 <_printf_float+0x1e8>
 80083fa:	f04f 0800 	mov.w	r8, #0
 80083fe:	f104 0a1a 	add.w	sl, r4, #26
 8008402:	e7f2      	b.n	80083ea <_printf_float+0x422>
 8008404:	2301      	movs	r3, #1
 8008406:	4642      	mov	r2, r8
 8008408:	e7df      	b.n	80083ca <_printf_float+0x402>
 800840a:	2301      	movs	r3, #1
 800840c:	464a      	mov	r2, r9
 800840e:	4631      	mov	r1, r6
 8008410:	4628      	mov	r0, r5
 8008412:	47b8      	blx	r7
 8008414:	3001      	adds	r0, #1
 8008416:	f43f ae36 	beq.w	8008086 <_printf_float+0xbe>
 800841a:	f108 0801 	add.w	r8, r8, #1
 800841e:	68e3      	ldr	r3, [r4, #12]
 8008420:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008422:	1a5b      	subs	r3, r3, r1
 8008424:	4543      	cmp	r3, r8
 8008426:	dcf0      	bgt.n	800840a <_printf_float+0x442>
 8008428:	e6f8      	b.n	800821c <_printf_float+0x254>
 800842a:	f04f 0800 	mov.w	r8, #0
 800842e:	f104 0919 	add.w	r9, r4, #25
 8008432:	e7f4      	b.n	800841e <_printf_float+0x456>

08008434 <_printf_common>:
 8008434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008438:	4616      	mov	r6, r2
 800843a:	4699      	mov	r9, r3
 800843c:	688a      	ldr	r2, [r1, #8]
 800843e:	690b      	ldr	r3, [r1, #16]
 8008440:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008444:	4293      	cmp	r3, r2
 8008446:	bfb8      	it	lt
 8008448:	4613      	movlt	r3, r2
 800844a:	6033      	str	r3, [r6, #0]
 800844c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008450:	4607      	mov	r7, r0
 8008452:	460c      	mov	r4, r1
 8008454:	b10a      	cbz	r2, 800845a <_printf_common+0x26>
 8008456:	3301      	adds	r3, #1
 8008458:	6033      	str	r3, [r6, #0]
 800845a:	6823      	ldr	r3, [r4, #0]
 800845c:	0699      	lsls	r1, r3, #26
 800845e:	bf42      	ittt	mi
 8008460:	6833      	ldrmi	r3, [r6, #0]
 8008462:	3302      	addmi	r3, #2
 8008464:	6033      	strmi	r3, [r6, #0]
 8008466:	6825      	ldr	r5, [r4, #0]
 8008468:	f015 0506 	ands.w	r5, r5, #6
 800846c:	d106      	bne.n	800847c <_printf_common+0x48>
 800846e:	f104 0a19 	add.w	sl, r4, #25
 8008472:	68e3      	ldr	r3, [r4, #12]
 8008474:	6832      	ldr	r2, [r6, #0]
 8008476:	1a9b      	subs	r3, r3, r2
 8008478:	42ab      	cmp	r3, r5
 800847a:	dc26      	bgt.n	80084ca <_printf_common+0x96>
 800847c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008480:	1e13      	subs	r3, r2, #0
 8008482:	6822      	ldr	r2, [r4, #0]
 8008484:	bf18      	it	ne
 8008486:	2301      	movne	r3, #1
 8008488:	0692      	lsls	r2, r2, #26
 800848a:	d42b      	bmi.n	80084e4 <_printf_common+0xb0>
 800848c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008490:	4649      	mov	r1, r9
 8008492:	4638      	mov	r0, r7
 8008494:	47c0      	blx	r8
 8008496:	3001      	adds	r0, #1
 8008498:	d01e      	beq.n	80084d8 <_printf_common+0xa4>
 800849a:	6823      	ldr	r3, [r4, #0]
 800849c:	6922      	ldr	r2, [r4, #16]
 800849e:	f003 0306 	and.w	r3, r3, #6
 80084a2:	2b04      	cmp	r3, #4
 80084a4:	bf02      	ittt	eq
 80084a6:	68e5      	ldreq	r5, [r4, #12]
 80084a8:	6833      	ldreq	r3, [r6, #0]
 80084aa:	1aed      	subeq	r5, r5, r3
 80084ac:	68a3      	ldr	r3, [r4, #8]
 80084ae:	bf0c      	ite	eq
 80084b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80084b4:	2500      	movne	r5, #0
 80084b6:	4293      	cmp	r3, r2
 80084b8:	bfc4      	itt	gt
 80084ba:	1a9b      	subgt	r3, r3, r2
 80084bc:	18ed      	addgt	r5, r5, r3
 80084be:	2600      	movs	r6, #0
 80084c0:	341a      	adds	r4, #26
 80084c2:	42b5      	cmp	r5, r6
 80084c4:	d11a      	bne.n	80084fc <_printf_common+0xc8>
 80084c6:	2000      	movs	r0, #0
 80084c8:	e008      	b.n	80084dc <_printf_common+0xa8>
 80084ca:	2301      	movs	r3, #1
 80084cc:	4652      	mov	r2, sl
 80084ce:	4649      	mov	r1, r9
 80084d0:	4638      	mov	r0, r7
 80084d2:	47c0      	blx	r8
 80084d4:	3001      	adds	r0, #1
 80084d6:	d103      	bne.n	80084e0 <_printf_common+0xac>
 80084d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80084dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084e0:	3501      	adds	r5, #1
 80084e2:	e7c6      	b.n	8008472 <_printf_common+0x3e>
 80084e4:	18e1      	adds	r1, r4, r3
 80084e6:	1c5a      	adds	r2, r3, #1
 80084e8:	2030      	movs	r0, #48	; 0x30
 80084ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80084ee:	4422      	add	r2, r4
 80084f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80084f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80084f8:	3302      	adds	r3, #2
 80084fa:	e7c7      	b.n	800848c <_printf_common+0x58>
 80084fc:	2301      	movs	r3, #1
 80084fe:	4622      	mov	r2, r4
 8008500:	4649      	mov	r1, r9
 8008502:	4638      	mov	r0, r7
 8008504:	47c0      	blx	r8
 8008506:	3001      	adds	r0, #1
 8008508:	d0e6      	beq.n	80084d8 <_printf_common+0xa4>
 800850a:	3601      	adds	r6, #1
 800850c:	e7d9      	b.n	80084c2 <_printf_common+0x8e>
	...

08008510 <_printf_i>:
 8008510:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008514:	7e0f      	ldrb	r7, [r1, #24]
 8008516:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008518:	2f78      	cmp	r7, #120	; 0x78
 800851a:	4691      	mov	r9, r2
 800851c:	4680      	mov	r8, r0
 800851e:	460c      	mov	r4, r1
 8008520:	469a      	mov	sl, r3
 8008522:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008526:	d807      	bhi.n	8008538 <_printf_i+0x28>
 8008528:	2f62      	cmp	r7, #98	; 0x62
 800852a:	d80a      	bhi.n	8008542 <_printf_i+0x32>
 800852c:	2f00      	cmp	r7, #0
 800852e:	f000 80d4 	beq.w	80086da <_printf_i+0x1ca>
 8008532:	2f58      	cmp	r7, #88	; 0x58
 8008534:	f000 80c0 	beq.w	80086b8 <_printf_i+0x1a8>
 8008538:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800853c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008540:	e03a      	b.n	80085b8 <_printf_i+0xa8>
 8008542:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008546:	2b15      	cmp	r3, #21
 8008548:	d8f6      	bhi.n	8008538 <_printf_i+0x28>
 800854a:	a101      	add	r1, pc, #4	; (adr r1, 8008550 <_printf_i+0x40>)
 800854c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008550:	080085a9 	.word	0x080085a9
 8008554:	080085bd 	.word	0x080085bd
 8008558:	08008539 	.word	0x08008539
 800855c:	08008539 	.word	0x08008539
 8008560:	08008539 	.word	0x08008539
 8008564:	08008539 	.word	0x08008539
 8008568:	080085bd 	.word	0x080085bd
 800856c:	08008539 	.word	0x08008539
 8008570:	08008539 	.word	0x08008539
 8008574:	08008539 	.word	0x08008539
 8008578:	08008539 	.word	0x08008539
 800857c:	080086c1 	.word	0x080086c1
 8008580:	080085e9 	.word	0x080085e9
 8008584:	0800867b 	.word	0x0800867b
 8008588:	08008539 	.word	0x08008539
 800858c:	08008539 	.word	0x08008539
 8008590:	080086e3 	.word	0x080086e3
 8008594:	08008539 	.word	0x08008539
 8008598:	080085e9 	.word	0x080085e9
 800859c:	08008539 	.word	0x08008539
 80085a0:	08008539 	.word	0x08008539
 80085a4:	08008683 	.word	0x08008683
 80085a8:	682b      	ldr	r3, [r5, #0]
 80085aa:	1d1a      	adds	r2, r3, #4
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	602a      	str	r2, [r5, #0]
 80085b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80085b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80085b8:	2301      	movs	r3, #1
 80085ba:	e09f      	b.n	80086fc <_printf_i+0x1ec>
 80085bc:	6820      	ldr	r0, [r4, #0]
 80085be:	682b      	ldr	r3, [r5, #0]
 80085c0:	0607      	lsls	r7, r0, #24
 80085c2:	f103 0104 	add.w	r1, r3, #4
 80085c6:	6029      	str	r1, [r5, #0]
 80085c8:	d501      	bpl.n	80085ce <_printf_i+0xbe>
 80085ca:	681e      	ldr	r6, [r3, #0]
 80085cc:	e003      	b.n	80085d6 <_printf_i+0xc6>
 80085ce:	0646      	lsls	r6, r0, #25
 80085d0:	d5fb      	bpl.n	80085ca <_printf_i+0xba>
 80085d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80085d6:	2e00      	cmp	r6, #0
 80085d8:	da03      	bge.n	80085e2 <_printf_i+0xd2>
 80085da:	232d      	movs	r3, #45	; 0x2d
 80085dc:	4276      	negs	r6, r6
 80085de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085e2:	485a      	ldr	r0, [pc, #360]	; (800874c <_printf_i+0x23c>)
 80085e4:	230a      	movs	r3, #10
 80085e6:	e012      	b.n	800860e <_printf_i+0xfe>
 80085e8:	682b      	ldr	r3, [r5, #0]
 80085ea:	6820      	ldr	r0, [r4, #0]
 80085ec:	1d19      	adds	r1, r3, #4
 80085ee:	6029      	str	r1, [r5, #0]
 80085f0:	0605      	lsls	r5, r0, #24
 80085f2:	d501      	bpl.n	80085f8 <_printf_i+0xe8>
 80085f4:	681e      	ldr	r6, [r3, #0]
 80085f6:	e002      	b.n	80085fe <_printf_i+0xee>
 80085f8:	0641      	lsls	r1, r0, #25
 80085fa:	d5fb      	bpl.n	80085f4 <_printf_i+0xe4>
 80085fc:	881e      	ldrh	r6, [r3, #0]
 80085fe:	4853      	ldr	r0, [pc, #332]	; (800874c <_printf_i+0x23c>)
 8008600:	2f6f      	cmp	r7, #111	; 0x6f
 8008602:	bf0c      	ite	eq
 8008604:	2308      	moveq	r3, #8
 8008606:	230a      	movne	r3, #10
 8008608:	2100      	movs	r1, #0
 800860a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800860e:	6865      	ldr	r5, [r4, #4]
 8008610:	60a5      	str	r5, [r4, #8]
 8008612:	2d00      	cmp	r5, #0
 8008614:	bfa2      	ittt	ge
 8008616:	6821      	ldrge	r1, [r4, #0]
 8008618:	f021 0104 	bicge.w	r1, r1, #4
 800861c:	6021      	strge	r1, [r4, #0]
 800861e:	b90e      	cbnz	r6, 8008624 <_printf_i+0x114>
 8008620:	2d00      	cmp	r5, #0
 8008622:	d04b      	beq.n	80086bc <_printf_i+0x1ac>
 8008624:	4615      	mov	r5, r2
 8008626:	fbb6 f1f3 	udiv	r1, r6, r3
 800862a:	fb03 6711 	mls	r7, r3, r1, r6
 800862e:	5dc7      	ldrb	r7, [r0, r7]
 8008630:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008634:	4637      	mov	r7, r6
 8008636:	42bb      	cmp	r3, r7
 8008638:	460e      	mov	r6, r1
 800863a:	d9f4      	bls.n	8008626 <_printf_i+0x116>
 800863c:	2b08      	cmp	r3, #8
 800863e:	d10b      	bne.n	8008658 <_printf_i+0x148>
 8008640:	6823      	ldr	r3, [r4, #0]
 8008642:	07de      	lsls	r6, r3, #31
 8008644:	d508      	bpl.n	8008658 <_printf_i+0x148>
 8008646:	6923      	ldr	r3, [r4, #16]
 8008648:	6861      	ldr	r1, [r4, #4]
 800864a:	4299      	cmp	r1, r3
 800864c:	bfde      	ittt	le
 800864e:	2330      	movle	r3, #48	; 0x30
 8008650:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008654:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008658:	1b52      	subs	r2, r2, r5
 800865a:	6122      	str	r2, [r4, #16]
 800865c:	f8cd a000 	str.w	sl, [sp]
 8008660:	464b      	mov	r3, r9
 8008662:	aa03      	add	r2, sp, #12
 8008664:	4621      	mov	r1, r4
 8008666:	4640      	mov	r0, r8
 8008668:	f7ff fee4 	bl	8008434 <_printf_common>
 800866c:	3001      	adds	r0, #1
 800866e:	d14a      	bne.n	8008706 <_printf_i+0x1f6>
 8008670:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008674:	b004      	add	sp, #16
 8008676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800867a:	6823      	ldr	r3, [r4, #0]
 800867c:	f043 0320 	orr.w	r3, r3, #32
 8008680:	6023      	str	r3, [r4, #0]
 8008682:	4833      	ldr	r0, [pc, #204]	; (8008750 <_printf_i+0x240>)
 8008684:	2778      	movs	r7, #120	; 0x78
 8008686:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800868a:	6823      	ldr	r3, [r4, #0]
 800868c:	6829      	ldr	r1, [r5, #0]
 800868e:	061f      	lsls	r7, r3, #24
 8008690:	f851 6b04 	ldr.w	r6, [r1], #4
 8008694:	d402      	bmi.n	800869c <_printf_i+0x18c>
 8008696:	065f      	lsls	r7, r3, #25
 8008698:	bf48      	it	mi
 800869a:	b2b6      	uxthmi	r6, r6
 800869c:	07df      	lsls	r7, r3, #31
 800869e:	bf48      	it	mi
 80086a0:	f043 0320 	orrmi.w	r3, r3, #32
 80086a4:	6029      	str	r1, [r5, #0]
 80086a6:	bf48      	it	mi
 80086a8:	6023      	strmi	r3, [r4, #0]
 80086aa:	b91e      	cbnz	r6, 80086b4 <_printf_i+0x1a4>
 80086ac:	6823      	ldr	r3, [r4, #0]
 80086ae:	f023 0320 	bic.w	r3, r3, #32
 80086b2:	6023      	str	r3, [r4, #0]
 80086b4:	2310      	movs	r3, #16
 80086b6:	e7a7      	b.n	8008608 <_printf_i+0xf8>
 80086b8:	4824      	ldr	r0, [pc, #144]	; (800874c <_printf_i+0x23c>)
 80086ba:	e7e4      	b.n	8008686 <_printf_i+0x176>
 80086bc:	4615      	mov	r5, r2
 80086be:	e7bd      	b.n	800863c <_printf_i+0x12c>
 80086c0:	682b      	ldr	r3, [r5, #0]
 80086c2:	6826      	ldr	r6, [r4, #0]
 80086c4:	6961      	ldr	r1, [r4, #20]
 80086c6:	1d18      	adds	r0, r3, #4
 80086c8:	6028      	str	r0, [r5, #0]
 80086ca:	0635      	lsls	r5, r6, #24
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	d501      	bpl.n	80086d4 <_printf_i+0x1c4>
 80086d0:	6019      	str	r1, [r3, #0]
 80086d2:	e002      	b.n	80086da <_printf_i+0x1ca>
 80086d4:	0670      	lsls	r0, r6, #25
 80086d6:	d5fb      	bpl.n	80086d0 <_printf_i+0x1c0>
 80086d8:	8019      	strh	r1, [r3, #0]
 80086da:	2300      	movs	r3, #0
 80086dc:	6123      	str	r3, [r4, #16]
 80086de:	4615      	mov	r5, r2
 80086e0:	e7bc      	b.n	800865c <_printf_i+0x14c>
 80086e2:	682b      	ldr	r3, [r5, #0]
 80086e4:	1d1a      	adds	r2, r3, #4
 80086e6:	602a      	str	r2, [r5, #0]
 80086e8:	681d      	ldr	r5, [r3, #0]
 80086ea:	6862      	ldr	r2, [r4, #4]
 80086ec:	2100      	movs	r1, #0
 80086ee:	4628      	mov	r0, r5
 80086f0:	f7f7 fd76 	bl	80001e0 <memchr>
 80086f4:	b108      	cbz	r0, 80086fa <_printf_i+0x1ea>
 80086f6:	1b40      	subs	r0, r0, r5
 80086f8:	6060      	str	r0, [r4, #4]
 80086fa:	6863      	ldr	r3, [r4, #4]
 80086fc:	6123      	str	r3, [r4, #16]
 80086fe:	2300      	movs	r3, #0
 8008700:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008704:	e7aa      	b.n	800865c <_printf_i+0x14c>
 8008706:	6923      	ldr	r3, [r4, #16]
 8008708:	462a      	mov	r2, r5
 800870a:	4649      	mov	r1, r9
 800870c:	4640      	mov	r0, r8
 800870e:	47d0      	blx	sl
 8008710:	3001      	adds	r0, #1
 8008712:	d0ad      	beq.n	8008670 <_printf_i+0x160>
 8008714:	6823      	ldr	r3, [r4, #0]
 8008716:	079b      	lsls	r3, r3, #30
 8008718:	d413      	bmi.n	8008742 <_printf_i+0x232>
 800871a:	68e0      	ldr	r0, [r4, #12]
 800871c:	9b03      	ldr	r3, [sp, #12]
 800871e:	4298      	cmp	r0, r3
 8008720:	bfb8      	it	lt
 8008722:	4618      	movlt	r0, r3
 8008724:	e7a6      	b.n	8008674 <_printf_i+0x164>
 8008726:	2301      	movs	r3, #1
 8008728:	4632      	mov	r2, r6
 800872a:	4649      	mov	r1, r9
 800872c:	4640      	mov	r0, r8
 800872e:	47d0      	blx	sl
 8008730:	3001      	adds	r0, #1
 8008732:	d09d      	beq.n	8008670 <_printf_i+0x160>
 8008734:	3501      	adds	r5, #1
 8008736:	68e3      	ldr	r3, [r4, #12]
 8008738:	9903      	ldr	r1, [sp, #12]
 800873a:	1a5b      	subs	r3, r3, r1
 800873c:	42ab      	cmp	r3, r5
 800873e:	dcf2      	bgt.n	8008726 <_printf_i+0x216>
 8008740:	e7eb      	b.n	800871a <_printf_i+0x20a>
 8008742:	2500      	movs	r5, #0
 8008744:	f104 0619 	add.w	r6, r4, #25
 8008748:	e7f5      	b.n	8008736 <_printf_i+0x226>
 800874a:	bf00      	nop
 800874c:	0800cd62 	.word	0x0800cd62
 8008750:	0800cd73 	.word	0x0800cd73

08008754 <_scanf_float>:
 8008754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008758:	b087      	sub	sp, #28
 800875a:	4617      	mov	r7, r2
 800875c:	9303      	str	r3, [sp, #12]
 800875e:	688b      	ldr	r3, [r1, #8]
 8008760:	1e5a      	subs	r2, r3, #1
 8008762:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008766:	bf83      	ittte	hi
 8008768:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800876c:	195b      	addhi	r3, r3, r5
 800876e:	9302      	strhi	r3, [sp, #8]
 8008770:	2300      	movls	r3, #0
 8008772:	bf86      	itte	hi
 8008774:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008778:	608b      	strhi	r3, [r1, #8]
 800877a:	9302      	strls	r3, [sp, #8]
 800877c:	680b      	ldr	r3, [r1, #0]
 800877e:	468b      	mov	fp, r1
 8008780:	2500      	movs	r5, #0
 8008782:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008786:	f84b 3b1c 	str.w	r3, [fp], #28
 800878a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800878e:	4680      	mov	r8, r0
 8008790:	460c      	mov	r4, r1
 8008792:	465e      	mov	r6, fp
 8008794:	46aa      	mov	sl, r5
 8008796:	46a9      	mov	r9, r5
 8008798:	9501      	str	r5, [sp, #4]
 800879a:	68a2      	ldr	r2, [r4, #8]
 800879c:	b152      	cbz	r2, 80087b4 <_scanf_float+0x60>
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	2b4e      	cmp	r3, #78	; 0x4e
 80087a4:	d864      	bhi.n	8008870 <_scanf_float+0x11c>
 80087a6:	2b40      	cmp	r3, #64	; 0x40
 80087a8:	d83c      	bhi.n	8008824 <_scanf_float+0xd0>
 80087aa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80087ae:	b2c8      	uxtb	r0, r1
 80087b0:	280e      	cmp	r0, #14
 80087b2:	d93a      	bls.n	800882a <_scanf_float+0xd6>
 80087b4:	f1b9 0f00 	cmp.w	r9, #0
 80087b8:	d003      	beq.n	80087c2 <_scanf_float+0x6e>
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80087c6:	f1ba 0f01 	cmp.w	sl, #1
 80087ca:	f200 8113 	bhi.w	80089f4 <_scanf_float+0x2a0>
 80087ce:	455e      	cmp	r6, fp
 80087d0:	f200 8105 	bhi.w	80089de <_scanf_float+0x28a>
 80087d4:	2501      	movs	r5, #1
 80087d6:	4628      	mov	r0, r5
 80087d8:	b007      	add	sp, #28
 80087da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087de:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80087e2:	2a0d      	cmp	r2, #13
 80087e4:	d8e6      	bhi.n	80087b4 <_scanf_float+0x60>
 80087e6:	a101      	add	r1, pc, #4	; (adr r1, 80087ec <_scanf_float+0x98>)
 80087e8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80087ec:	0800892b 	.word	0x0800892b
 80087f0:	080087b5 	.word	0x080087b5
 80087f4:	080087b5 	.word	0x080087b5
 80087f8:	080087b5 	.word	0x080087b5
 80087fc:	0800898b 	.word	0x0800898b
 8008800:	08008963 	.word	0x08008963
 8008804:	080087b5 	.word	0x080087b5
 8008808:	080087b5 	.word	0x080087b5
 800880c:	08008939 	.word	0x08008939
 8008810:	080087b5 	.word	0x080087b5
 8008814:	080087b5 	.word	0x080087b5
 8008818:	080087b5 	.word	0x080087b5
 800881c:	080087b5 	.word	0x080087b5
 8008820:	080088f1 	.word	0x080088f1
 8008824:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008828:	e7db      	b.n	80087e2 <_scanf_float+0x8e>
 800882a:	290e      	cmp	r1, #14
 800882c:	d8c2      	bhi.n	80087b4 <_scanf_float+0x60>
 800882e:	a001      	add	r0, pc, #4	; (adr r0, 8008834 <_scanf_float+0xe0>)
 8008830:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008834:	080088e3 	.word	0x080088e3
 8008838:	080087b5 	.word	0x080087b5
 800883c:	080088e3 	.word	0x080088e3
 8008840:	08008977 	.word	0x08008977
 8008844:	080087b5 	.word	0x080087b5
 8008848:	08008891 	.word	0x08008891
 800884c:	080088cd 	.word	0x080088cd
 8008850:	080088cd 	.word	0x080088cd
 8008854:	080088cd 	.word	0x080088cd
 8008858:	080088cd 	.word	0x080088cd
 800885c:	080088cd 	.word	0x080088cd
 8008860:	080088cd 	.word	0x080088cd
 8008864:	080088cd 	.word	0x080088cd
 8008868:	080088cd 	.word	0x080088cd
 800886c:	080088cd 	.word	0x080088cd
 8008870:	2b6e      	cmp	r3, #110	; 0x6e
 8008872:	d809      	bhi.n	8008888 <_scanf_float+0x134>
 8008874:	2b60      	cmp	r3, #96	; 0x60
 8008876:	d8b2      	bhi.n	80087de <_scanf_float+0x8a>
 8008878:	2b54      	cmp	r3, #84	; 0x54
 800887a:	d077      	beq.n	800896c <_scanf_float+0x218>
 800887c:	2b59      	cmp	r3, #89	; 0x59
 800887e:	d199      	bne.n	80087b4 <_scanf_float+0x60>
 8008880:	2d07      	cmp	r5, #7
 8008882:	d197      	bne.n	80087b4 <_scanf_float+0x60>
 8008884:	2508      	movs	r5, #8
 8008886:	e029      	b.n	80088dc <_scanf_float+0x188>
 8008888:	2b74      	cmp	r3, #116	; 0x74
 800888a:	d06f      	beq.n	800896c <_scanf_float+0x218>
 800888c:	2b79      	cmp	r3, #121	; 0x79
 800888e:	e7f6      	b.n	800887e <_scanf_float+0x12a>
 8008890:	6821      	ldr	r1, [r4, #0]
 8008892:	05c8      	lsls	r0, r1, #23
 8008894:	d51a      	bpl.n	80088cc <_scanf_float+0x178>
 8008896:	9b02      	ldr	r3, [sp, #8]
 8008898:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800889c:	6021      	str	r1, [r4, #0]
 800889e:	f109 0901 	add.w	r9, r9, #1
 80088a2:	b11b      	cbz	r3, 80088ac <_scanf_float+0x158>
 80088a4:	3b01      	subs	r3, #1
 80088a6:	3201      	adds	r2, #1
 80088a8:	9302      	str	r3, [sp, #8]
 80088aa:	60a2      	str	r2, [r4, #8]
 80088ac:	68a3      	ldr	r3, [r4, #8]
 80088ae:	3b01      	subs	r3, #1
 80088b0:	60a3      	str	r3, [r4, #8]
 80088b2:	6923      	ldr	r3, [r4, #16]
 80088b4:	3301      	adds	r3, #1
 80088b6:	6123      	str	r3, [r4, #16]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	3b01      	subs	r3, #1
 80088bc:	2b00      	cmp	r3, #0
 80088be:	607b      	str	r3, [r7, #4]
 80088c0:	f340 8084 	ble.w	80089cc <_scanf_float+0x278>
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	3301      	adds	r3, #1
 80088c8:	603b      	str	r3, [r7, #0]
 80088ca:	e766      	b.n	800879a <_scanf_float+0x46>
 80088cc:	eb1a 0f05 	cmn.w	sl, r5
 80088d0:	f47f af70 	bne.w	80087b4 <_scanf_float+0x60>
 80088d4:	6822      	ldr	r2, [r4, #0]
 80088d6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80088da:	6022      	str	r2, [r4, #0]
 80088dc:	f806 3b01 	strb.w	r3, [r6], #1
 80088e0:	e7e4      	b.n	80088ac <_scanf_float+0x158>
 80088e2:	6822      	ldr	r2, [r4, #0]
 80088e4:	0610      	lsls	r0, r2, #24
 80088e6:	f57f af65 	bpl.w	80087b4 <_scanf_float+0x60>
 80088ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80088ee:	e7f4      	b.n	80088da <_scanf_float+0x186>
 80088f0:	f1ba 0f00 	cmp.w	sl, #0
 80088f4:	d10e      	bne.n	8008914 <_scanf_float+0x1c0>
 80088f6:	f1b9 0f00 	cmp.w	r9, #0
 80088fa:	d10e      	bne.n	800891a <_scanf_float+0x1c6>
 80088fc:	6822      	ldr	r2, [r4, #0]
 80088fe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008902:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008906:	d108      	bne.n	800891a <_scanf_float+0x1c6>
 8008908:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800890c:	6022      	str	r2, [r4, #0]
 800890e:	f04f 0a01 	mov.w	sl, #1
 8008912:	e7e3      	b.n	80088dc <_scanf_float+0x188>
 8008914:	f1ba 0f02 	cmp.w	sl, #2
 8008918:	d055      	beq.n	80089c6 <_scanf_float+0x272>
 800891a:	2d01      	cmp	r5, #1
 800891c:	d002      	beq.n	8008924 <_scanf_float+0x1d0>
 800891e:	2d04      	cmp	r5, #4
 8008920:	f47f af48 	bne.w	80087b4 <_scanf_float+0x60>
 8008924:	3501      	adds	r5, #1
 8008926:	b2ed      	uxtb	r5, r5
 8008928:	e7d8      	b.n	80088dc <_scanf_float+0x188>
 800892a:	f1ba 0f01 	cmp.w	sl, #1
 800892e:	f47f af41 	bne.w	80087b4 <_scanf_float+0x60>
 8008932:	f04f 0a02 	mov.w	sl, #2
 8008936:	e7d1      	b.n	80088dc <_scanf_float+0x188>
 8008938:	b97d      	cbnz	r5, 800895a <_scanf_float+0x206>
 800893a:	f1b9 0f00 	cmp.w	r9, #0
 800893e:	f47f af3c 	bne.w	80087ba <_scanf_float+0x66>
 8008942:	6822      	ldr	r2, [r4, #0]
 8008944:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008948:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800894c:	f47f af39 	bne.w	80087c2 <_scanf_float+0x6e>
 8008950:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008954:	6022      	str	r2, [r4, #0]
 8008956:	2501      	movs	r5, #1
 8008958:	e7c0      	b.n	80088dc <_scanf_float+0x188>
 800895a:	2d03      	cmp	r5, #3
 800895c:	d0e2      	beq.n	8008924 <_scanf_float+0x1d0>
 800895e:	2d05      	cmp	r5, #5
 8008960:	e7de      	b.n	8008920 <_scanf_float+0x1cc>
 8008962:	2d02      	cmp	r5, #2
 8008964:	f47f af26 	bne.w	80087b4 <_scanf_float+0x60>
 8008968:	2503      	movs	r5, #3
 800896a:	e7b7      	b.n	80088dc <_scanf_float+0x188>
 800896c:	2d06      	cmp	r5, #6
 800896e:	f47f af21 	bne.w	80087b4 <_scanf_float+0x60>
 8008972:	2507      	movs	r5, #7
 8008974:	e7b2      	b.n	80088dc <_scanf_float+0x188>
 8008976:	6822      	ldr	r2, [r4, #0]
 8008978:	0591      	lsls	r1, r2, #22
 800897a:	f57f af1b 	bpl.w	80087b4 <_scanf_float+0x60>
 800897e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008982:	6022      	str	r2, [r4, #0]
 8008984:	f8cd 9004 	str.w	r9, [sp, #4]
 8008988:	e7a8      	b.n	80088dc <_scanf_float+0x188>
 800898a:	6822      	ldr	r2, [r4, #0]
 800898c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008990:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008994:	d006      	beq.n	80089a4 <_scanf_float+0x250>
 8008996:	0550      	lsls	r0, r2, #21
 8008998:	f57f af0c 	bpl.w	80087b4 <_scanf_float+0x60>
 800899c:	f1b9 0f00 	cmp.w	r9, #0
 80089a0:	f43f af0f 	beq.w	80087c2 <_scanf_float+0x6e>
 80089a4:	0591      	lsls	r1, r2, #22
 80089a6:	bf58      	it	pl
 80089a8:	9901      	ldrpl	r1, [sp, #4]
 80089aa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80089ae:	bf58      	it	pl
 80089b0:	eba9 0101 	subpl.w	r1, r9, r1
 80089b4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80089b8:	bf58      	it	pl
 80089ba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80089be:	6022      	str	r2, [r4, #0]
 80089c0:	f04f 0900 	mov.w	r9, #0
 80089c4:	e78a      	b.n	80088dc <_scanf_float+0x188>
 80089c6:	f04f 0a03 	mov.w	sl, #3
 80089ca:	e787      	b.n	80088dc <_scanf_float+0x188>
 80089cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80089d0:	4639      	mov	r1, r7
 80089d2:	4640      	mov	r0, r8
 80089d4:	4798      	blx	r3
 80089d6:	2800      	cmp	r0, #0
 80089d8:	f43f aedf 	beq.w	800879a <_scanf_float+0x46>
 80089dc:	e6ea      	b.n	80087b4 <_scanf_float+0x60>
 80089de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80089e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80089e6:	463a      	mov	r2, r7
 80089e8:	4640      	mov	r0, r8
 80089ea:	4798      	blx	r3
 80089ec:	6923      	ldr	r3, [r4, #16]
 80089ee:	3b01      	subs	r3, #1
 80089f0:	6123      	str	r3, [r4, #16]
 80089f2:	e6ec      	b.n	80087ce <_scanf_float+0x7a>
 80089f4:	1e6b      	subs	r3, r5, #1
 80089f6:	2b06      	cmp	r3, #6
 80089f8:	d825      	bhi.n	8008a46 <_scanf_float+0x2f2>
 80089fa:	2d02      	cmp	r5, #2
 80089fc:	d836      	bhi.n	8008a6c <_scanf_float+0x318>
 80089fe:	455e      	cmp	r6, fp
 8008a00:	f67f aee8 	bls.w	80087d4 <_scanf_float+0x80>
 8008a04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a08:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a0c:	463a      	mov	r2, r7
 8008a0e:	4640      	mov	r0, r8
 8008a10:	4798      	blx	r3
 8008a12:	6923      	ldr	r3, [r4, #16]
 8008a14:	3b01      	subs	r3, #1
 8008a16:	6123      	str	r3, [r4, #16]
 8008a18:	e7f1      	b.n	80089fe <_scanf_float+0x2aa>
 8008a1a:	9802      	ldr	r0, [sp, #8]
 8008a1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a20:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008a24:	9002      	str	r0, [sp, #8]
 8008a26:	463a      	mov	r2, r7
 8008a28:	4640      	mov	r0, r8
 8008a2a:	4798      	blx	r3
 8008a2c:	6923      	ldr	r3, [r4, #16]
 8008a2e:	3b01      	subs	r3, #1
 8008a30:	6123      	str	r3, [r4, #16]
 8008a32:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008a36:	fa5f fa8a 	uxtb.w	sl, sl
 8008a3a:	f1ba 0f02 	cmp.w	sl, #2
 8008a3e:	d1ec      	bne.n	8008a1a <_scanf_float+0x2c6>
 8008a40:	3d03      	subs	r5, #3
 8008a42:	b2ed      	uxtb	r5, r5
 8008a44:	1b76      	subs	r6, r6, r5
 8008a46:	6823      	ldr	r3, [r4, #0]
 8008a48:	05da      	lsls	r2, r3, #23
 8008a4a:	d52f      	bpl.n	8008aac <_scanf_float+0x358>
 8008a4c:	055b      	lsls	r3, r3, #21
 8008a4e:	d510      	bpl.n	8008a72 <_scanf_float+0x31e>
 8008a50:	455e      	cmp	r6, fp
 8008a52:	f67f aebf 	bls.w	80087d4 <_scanf_float+0x80>
 8008a56:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a5e:	463a      	mov	r2, r7
 8008a60:	4640      	mov	r0, r8
 8008a62:	4798      	blx	r3
 8008a64:	6923      	ldr	r3, [r4, #16]
 8008a66:	3b01      	subs	r3, #1
 8008a68:	6123      	str	r3, [r4, #16]
 8008a6a:	e7f1      	b.n	8008a50 <_scanf_float+0x2fc>
 8008a6c:	46aa      	mov	sl, r5
 8008a6e:	9602      	str	r6, [sp, #8]
 8008a70:	e7df      	b.n	8008a32 <_scanf_float+0x2de>
 8008a72:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008a76:	6923      	ldr	r3, [r4, #16]
 8008a78:	2965      	cmp	r1, #101	; 0x65
 8008a7a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8008a7e:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8008a82:	6123      	str	r3, [r4, #16]
 8008a84:	d00c      	beq.n	8008aa0 <_scanf_float+0x34c>
 8008a86:	2945      	cmp	r1, #69	; 0x45
 8008a88:	d00a      	beq.n	8008aa0 <_scanf_float+0x34c>
 8008a8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a8e:	463a      	mov	r2, r7
 8008a90:	4640      	mov	r0, r8
 8008a92:	4798      	blx	r3
 8008a94:	6923      	ldr	r3, [r4, #16]
 8008a96:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	1eb5      	subs	r5, r6, #2
 8008a9e:	6123      	str	r3, [r4, #16]
 8008aa0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008aa4:	463a      	mov	r2, r7
 8008aa6:	4640      	mov	r0, r8
 8008aa8:	4798      	blx	r3
 8008aaa:	462e      	mov	r6, r5
 8008aac:	6825      	ldr	r5, [r4, #0]
 8008aae:	f015 0510 	ands.w	r5, r5, #16
 8008ab2:	d158      	bne.n	8008b66 <_scanf_float+0x412>
 8008ab4:	7035      	strb	r5, [r6, #0]
 8008ab6:	6823      	ldr	r3, [r4, #0]
 8008ab8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008abc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ac0:	d11c      	bne.n	8008afc <_scanf_float+0x3a8>
 8008ac2:	9b01      	ldr	r3, [sp, #4]
 8008ac4:	454b      	cmp	r3, r9
 8008ac6:	eba3 0209 	sub.w	r2, r3, r9
 8008aca:	d124      	bne.n	8008b16 <_scanf_float+0x3c2>
 8008acc:	2200      	movs	r2, #0
 8008ace:	4659      	mov	r1, fp
 8008ad0:	4640      	mov	r0, r8
 8008ad2:	f000 ff21 	bl	8009918 <_strtod_r>
 8008ad6:	9b03      	ldr	r3, [sp, #12]
 8008ad8:	6821      	ldr	r1, [r4, #0]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f011 0f02 	tst.w	r1, #2
 8008ae0:	ec57 6b10 	vmov	r6, r7, d0
 8008ae4:	f103 0204 	add.w	r2, r3, #4
 8008ae8:	d020      	beq.n	8008b2c <_scanf_float+0x3d8>
 8008aea:	9903      	ldr	r1, [sp, #12]
 8008aec:	600a      	str	r2, [r1, #0]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	e9c3 6700 	strd	r6, r7, [r3]
 8008af4:	68e3      	ldr	r3, [r4, #12]
 8008af6:	3301      	adds	r3, #1
 8008af8:	60e3      	str	r3, [r4, #12]
 8008afa:	e66c      	b.n	80087d6 <_scanf_float+0x82>
 8008afc:	9b04      	ldr	r3, [sp, #16]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d0e4      	beq.n	8008acc <_scanf_float+0x378>
 8008b02:	9905      	ldr	r1, [sp, #20]
 8008b04:	230a      	movs	r3, #10
 8008b06:	462a      	mov	r2, r5
 8008b08:	3101      	adds	r1, #1
 8008b0a:	4640      	mov	r0, r8
 8008b0c:	f000 fff2 	bl	8009af4 <_strtol_r>
 8008b10:	9b04      	ldr	r3, [sp, #16]
 8008b12:	9e05      	ldr	r6, [sp, #20]
 8008b14:	1ac2      	subs	r2, r0, r3
 8008b16:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008b1a:	429e      	cmp	r6, r3
 8008b1c:	bf28      	it	cs
 8008b1e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008b22:	4912      	ldr	r1, [pc, #72]	; (8008b6c <_scanf_float+0x418>)
 8008b24:	4630      	mov	r0, r6
 8008b26:	f000 f825 	bl	8008b74 <siprintf>
 8008b2a:	e7cf      	b.n	8008acc <_scanf_float+0x378>
 8008b2c:	f011 0f04 	tst.w	r1, #4
 8008b30:	9903      	ldr	r1, [sp, #12]
 8008b32:	600a      	str	r2, [r1, #0]
 8008b34:	d1db      	bne.n	8008aee <_scanf_float+0x39a>
 8008b36:	f8d3 8000 	ldr.w	r8, [r3]
 8008b3a:	ee10 2a10 	vmov	r2, s0
 8008b3e:	ee10 0a10 	vmov	r0, s0
 8008b42:	463b      	mov	r3, r7
 8008b44:	4639      	mov	r1, r7
 8008b46:	f7f7 fff9 	bl	8000b3c <__aeabi_dcmpun>
 8008b4a:	b128      	cbz	r0, 8008b58 <_scanf_float+0x404>
 8008b4c:	4808      	ldr	r0, [pc, #32]	; (8008b70 <_scanf_float+0x41c>)
 8008b4e:	f001 f873 	bl	8009c38 <nanf>
 8008b52:	ed88 0a00 	vstr	s0, [r8]
 8008b56:	e7cd      	b.n	8008af4 <_scanf_float+0x3a0>
 8008b58:	4630      	mov	r0, r6
 8008b5a:	4639      	mov	r1, r7
 8008b5c:	f7f8 f84c 	bl	8000bf8 <__aeabi_d2f>
 8008b60:	f8c8 0000 	str.w	r0, [r8]
 8008b64:	e7c6      	b.n	8008af4 <_scanf_float+0x3a0>
 8008b66:	2500      	movs	r5, #0
 8008b68:	e635      	b.n	80087d6 <_scanf_float+0x82>
 8008b6a:	bf00      	nop
 8008b6c:	0800cd84 	.word	0x0800cd84
 8008b70:	0800d177 	.word	0x0800d177

08008b74 <siprintf>:
 8008b74:	b40e      	push	{r1, r2, r3}
 8008b76:	b500      	push	{lr}
 8008b78:	b09c      	sub	sp, #112	; 0x70
 8008b7a:	ab1d      	add	r3, sp, #116	; 0x74
 8008b7c:	9002      	str	r0, [sp, #8]
 8008b7e:	9006      	str	r0, [sp, #24]
 8008b80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b84:	4809      	ldr	r0, [pc, #36]	; (8008bac <siprintf+0x38>)
 8008b86:	9107      	str	r1, [sp, #28]
 8008b88:	9104      	str	r1, [sp, #16]
 8008b8a:	4909      	ldr	r1, [pc, #36]	; (8008bb0 <siprintf+0x3c>)
 8008b8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b90:	9105      	str	r1, [sp, #20]
 8008b92:	6800      	ldr	r0, [r0, #0]
 8008b94:	9301      	str	r3, [sp, #4]
 8008b96:	a902      	add	r1, sp, #8
 8008b98:	f002 fa82 	bl	800b0a0 <_svfiprintf_r>
 8008b9c:	9b02      	ldr	r3, [sp, #8]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	701a      	strb	r2, [r3, #0]
 8008ba2:	b01c      	add	sp, #112	; 0x70
 8008ba4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ba8:	b003      	add	sp, #12
 8008baa:	4770      	bx	lr
 8008bac:	2000023c 	.word	0x2000023c
 8008bb0:	ffff0208 	.word	0xffff0208

08008bb4 <std>:
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	b510      	push	{r4, lr}
 8008bb8:	4604      	mov	r4, r0
 8008bba:	e9c0 3300 	strd	r3, r3, [r0]
 8008bbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008bc2:	6083      	str	r3, [r0, #8]
 8008bc4:	8181      	strh	r1, [r0, #12]
 8008bc6:	6643      	str	r3, [r0, #100]	; 0x64
 8008bc8:	81c2      	strh	r2, [r0, #14]
 8008bca:	6183      	str	r3, [r0, #24]
 8008bcc:	4619      	mov	r1, r3
 8008bce:	2208      	movs	r2, #8
 8008bd0:	305c      	adds	r0, #92	; 0x5c
 8008bd2:	f000 ffde 	bl	8009b92 <memset>
 8008bd6:	4b0d      	ldr	r3, [pc, #52]	; (8008c0c <std+0x58>)
 8008bd8:	6263      	str	r3, [r4, #36]	; 0x24
 8008bda:	4b0d      	ldr	r3, [pc, #52]	; (8008c10 <std+0x5c>)
 8008bdc:	62a3      	str	r3, [r4, #40]	; 0x28
 8008bde:	4b0d      	ldr	r3, [pc, #52]	; (8008c14 <std+0x60>)
 8008be0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008be2:	4b0d      	ldr	r3, [pc, #52]	; (8008c18 <std+0x64>)
 8008be4:	6323      	str	r3, [r4, #48]	; 0x30
 8008be6:	4b0d      	ldr	r3, [pc, #52]	; (8008c1c <std+0x68>)
 8008be8:	6224      	str	r4, [r4, #32]
 8008bea:	429c      	cmp	r4, r3
 8008bec:	d006      	beq.n	8008bfc <std+0x48>
 8008bee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008bf2:	4294      	cmp	r4, r2
 8008bf4:	d002      	beq.n	8008bfc <std+0x48>
 8008bf6:	33d0      	adds	r3, #208	; 0xd0
 8008bf8:	429c      	cmp	r4, r3
 8008bfa:	d105      	bne.n	8008c08 <std+0x54>
 8008bfc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c04:	f000 bffc 	b.w	8009c00 <__retarget_lock_init_recursive>
 8008c08:	bd10      	pop	{r4, pc}
 8008c0a:	bf00      	nop
 8008c0c:	0800bedf 	.word	0x0800bedf
 8008c10:	0800bf01 	.word	0x0800bf01
 8008c14:	0800bf39 	.word	0x0800bf39
 8008c18:	0800bf5d 	.word	0x0800bf5d
 8008c1c:	2000073c 	.word	0x2000073c

08008c20 <stdio_exit_handler>:
 8008c20:	4a02      	ldr	r2, [pc, #8]	; (8008c2c <stdio_exit_handler+0xc>)
 8008c22:	4903      	ldr	r1, [pc, #12]	; (8008c30 <stdio_exit_handler+0x10>)
 8008c24:	4803      	ldr	r0, [pc, #12]	; (8008c34 <stdio_exit_handler+0x14>)
 8008c26:	f000 bf71 	b.w	8009b0c <_fwalk_sglue>
 8008c2a:	bf00      	nop
 8008c2c:	20000078 	.word	0x20000078
 8008c30:	0800b51d 	.word	0x0800b51d
 8008c34:	200001f0 	.word	0x200001f0

08008c38 <cleanup_stdio>:
 8008c38:	6841      	ldr	r1, [r0, #4]
 8008c3a:	4b0c      	ldr	r3, [pc, #48]	; (8008c6c <cleanup_stdio+0x34>)
 8008c3c:	4299      	cmp	r1, r3
 8008c3e:	b510      	push	{r4, lr}
 8008c40:	4604      	mov	r4, r0
 8008c42:	d001      	beq.n	8008c48 <cleanup_stdio+0x10>
 8008c44:	f002 fc6a 	bl	800b51c <_fflush_r>
 8008c48:	68a1      	ldr	r1, [r4, #8]
 8008c4a:	4b09      	ldr	r3, [pc, #36]	; (8008c70 <cleanup_stdio+0x38>)
 8008c4c:	4299      	cmp	r1, r3
 8008c4e:	d002      	beq.n	8008c56 <cleanup_stdio+0x1e>
 8008c50:	4620      	mov	r0, r4
 8008c52:	f002 fc63 	bl	800b51c <_fflush_r>
 8008c56:	68e1      	ldr	r1, [r4, #12]
 8008c58:	4b06      	ldr	r3, [pc, #24]	; (8008c74 <cleanup_stdio+0x3c>)
 8008c5a:	4299      	cmp	r1, r3
 8008c5c:	d004      	beq.n	8008c68 <cleanup_stdio+0x30>
 8008c5e:	4620      	mov	r0, r4
 8008c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c64:	f002 bc5a 	b.w	800b51c <_fflush_r>
 8008c68:	bd10      	pop	{r4, pc}
 8008c6a:	bf00      	nop
 8008c6c:	2000073c 	.word	0x2000073c
 8008c70:	200007a4 	.word	0x200007a4
 8008c74:	2000080c 	.word	0x2000080c

08008c78 <global_stdio_init.part.0>:
 8008c78:	b510      	push	{r4, lr}
 8008c7a:	4b0b      	ldr	r3, [pc, #44]	; (8008ca8 <global_stdio_init.part.0+0x30>)
 8008c7c:	4c0b      	ldr	r4, [pc, #44]	; (8008cac <global_stdio_init.part.0+0x34>)
 8008c7e:	4a0c      	ldr	r2, [pc, #48]	; (8008cb0 <global_stdio_init.part.0+0x38>)
 8008c80:	601a      	str	r2, [r3, #0]
 8008c82:	4620      	mov	r0, r4
 8008c84:	2200      	movs	r2, #0
 8008c86:	2104      	movs	r1, #4
 8008c88:	f7ff ff94 	bl	8008bb4 <std>
 8008c8c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008c90:	2201      	movs	r2, #1
 8008c92:	2109      	movs	r1, #9
 8008c94:	f7ff ff8e 	bl	8008bb4 <std>
 8008c98:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008c9c:	2202      	movs	r2, #2
 8008c9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ca2:	2112      	movs	r1, #18
 8008ca4:	f7ff bf86 	b.w	8008bb4 <std>
 8008ca8:	20000874 	.word	0x20000874
 8008cac:	2000073c 	.word	0x2000073c
 8008cb0:	08008c21 	.word	0x08008c21

08008cb4 <__sfp_lock_acquire>:
 8008cb4:	4801      	ldr	r0, [pc, #4]	; (8008cbc <__sfp_lock_acquire+0x8>)
 8008cb6:	f000 bfa4 	b.w	8009c02 <__retarget_lock_acquire_recursive>
 8008cba:	bf00      	nop
 8008cbc:	20000879 	.word	0x20000879

08008cc0 <__sfp_lock_release>:
 8008cc0:	4801      	ldr	r0, [pc, #4]	; (8008cc8 <__sfp_lock_release+0x8>)
 8008cc2:	f000 bf9f 	b.w	8009c04 <__retarget_lock_release_recursive>
 8008cc6:	bf00      	nop
 8008cc8:	20000879 	.word	0x20000879

08008ccc <__sinit>:
 8008ccc:	b510      	push	{r4, lr}
 8008cce:	4604      	mov	r4, r0
 8008cd0:	f7ff fff0 	bl	8008cb4 <__sfp_lock_acquire>
 8008cd4:	6a23      	ldr	r3, [r4, #32]
 8008cd6:	b11b      	cbz	r3, 8008ce0 <__sinit+0x14>
 8008cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cdc:	f7ff bff0 	b.w	8008cc0 <__sfp_lock_release>
 8008ce0:	4b04      	ldr	r3, [pc, #16]	; (8008cf4 <__sinit+0x28>)
 8008ce2:	6223      	str	r3, [r4, #32]
 8008ce4:	4b04      	ldr	r3, [pc, #16]	; (8008cf8 <__sinit+0x2c>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1f5      	bne.n	8008cd8 <__sinit+0xc>
 8008cec:	f7ff ffc4 	bl	8008c78 <global_stdio_init.part.0>
 8008cf0:	e7f2      	b.n	8008cd8 <__sinit+0xc>
 8008cf2:	bf00      	nop
 8008cf4:	08008c39 	.word	0x08008c39
 8008cf8:	20000874 	.word	0x20000874

08008cfc <sulp>:
 8008cfc:	b570      	push	{r4, r5, r6, lr}
 8008cfe:	4604      	mov	r4, r0
 8008d00:	460d      	mov	r5, r1
 8008d02:	ec45 4b10 	vmov	d0, r4, r5
 8008d06:	4616      	mov	r6, r2
 8008d08:	f002 ffa8 	bl	800bc5c <__ulp>
 8008d0c:	ec51 0b10 	vmov	r0, r1, d0
 8008d10:	b17e      	cbz	r6, 8008d32 <sulp+0x36>
 8008d12:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008d16:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	dd09      	ble.n	8008d32 <sulp+0x36>
 8008d1e:	051b      	lsls	r3, r3, #20
 8008d20:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008d24:	2400      	movs	r4, #0
 8008d26:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008d2a:	4622      	mov	r2, r4
 8008d2c:	462b      	mov	r3, r5
 8008d2e:	f7f7 fc6b 	bl	8000608 <__aeabi_dmul>
 8008d32:	bd70      	pop	{r4, r5, r6, pc}
 8008d34:	0000      	movs	r0, r0
	...

08008d38 <_strtod_l>:
 8008d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d3c:	ed2d 8b02 	vpush	{d8}
 8008d40:	b09b      	sub	sp, #108	; 0x6c
 8008d42:	4604      	mov	r4, r0
 8008d44:	9213      	str	r2, [sp, #76]	; 0x4c
 8008d46:	2200      	movs	r2, #0
 8008d48:	9216      	str	r2, [sp, #88]	; 0x58
 8008d4a:	460d      	mov	r5, r1
 8008d4c:	f04f 0800 	mov.w	r8, #0
 8008d50:	f04f 0900 	mov.w	r9, #0
 8008d54:	460a      	mov	r2, r1
 8008d56:	9215      	str	r2, [sp, #84]	; 0x54
 8008d58:	7811      	ldrb	r1, [r2, #0]
 8008d5a:	292b      	cmp	r1, #43	; 0x2b
 8008d5c:	d04c      	beq.n	8008df8 <_strtod_l+0xc0>
 8008d5e:	d83a      	bhi.n	8008dd6 <_strtod_l+0x9e>
 8008d60:	290d      	cmp	r1, #13
 8008d62:	d834      	bhi.n	8008dce <_strtod_l+0x96>
 8008d64:	2908      	cmp	r1, #8
 8008d66:	d834      	bhi.n	8008dd2 <_strtod_l+0x9a>
 8008d68:	2900      	cmp	r1, #0
 8008d6a:	d03d      	beq.n	8008de8 <_strtod_l+0xb0>
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	920a      	str	r2, [sp, #40]	; 0x28
 8008d70:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008d72:	7832      	ldrb	r2, [r6, #0]
 8008d74:	2a30      	cmp	r2, #48	; 0x30
 8008d76:	f040 80b4 	bne.w	8008ee2 <_strtod_l+0x1aa>
 8008d7a:	7872      	ldrb	r2, [r6, #1]
 8008d7c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008d80:	2a58      	cmp	r2, #88	; 0x58
 8008d82:	d170      	bne.n	8008e66 <_strtod_l+0x12e>
 8008d84:	9302      	str	r3, [sp, #8]
 8008d86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d88:	9301      	str	r3, [sp, #4]
 8008d8a:	ab16      	add	r3, sp, #88	; 0x58
 8008d8c:	9300      	str	r3, [sp, #0]
 8008d8e:	4a8e      	ldr	r2, [pc, #568]	; (8008fc8 <_strtod_l+0x290>)
 8008d90:	ab17      	add	r3, sp, #92	; 0x5c
 8008d92:	a915      	add	r1, sp, #84	; 0x54
 8008d94:	4620      	mov	r0, r4
 8008d96:	f001 fe39 	bl	800aa0c <__gethex>
 8008d9a:	f010 070f 	ands.w	r7, r0, #15
 8008d9e:	4605      	mov	r5, r0
 8008da0:	d005      	beq.n	8008dae <_strtod_l+0x76>
 8008da2:	2f06      	cmp	r7, #6
 8008da4:	d12a      	bne.n	8008dfc <_strtod_l+0xc4>
 8008da6:	3601      	adds	r6, #1
 8008da8:	2300      	movs	r3, #0
 8008daa:	9615      	str	r6, [sp, #84]	; 0x54
 8008dac:	930a      	str	r3, [sp, #40]	; 0x28
 8008dae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	f040 857f 	bne.w	80098b4 <_strtod_l+0xb7c>
 8008db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008db8:	b1db      	cbz	r3, 8008df2 <_strtod_l+0xba>
 8008dba:	4642      	mov	r2, r8
 8008dbc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008dc0:	ec43 2b10 	vmov	d0, r2, r3
 8008dc4:	b01b      	add	sp, #108	; 0x6c
 8008dc6:	ecbd 8b02 	vpop	{d8}
 8008dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dce:	2920      	cmp	r1, #32
 8008dd0:	d1cc      	bne.n	8008d6c <_strtod_l+0x34>
 8008dd2:	3201      	adds	r2, #1
 8008dd4:	e7bf      	b.n	8008d56 <_strtod_l+0x1e>
 8008dd6:	292d      	cmp	r1, #45	; 0x2d
 8008dd8:	d1c8      	bne.n	8008d6c <_strtod_l+0x34>
 8008dda:	2101      	movs	r1, #1
 8008ddc:	910a      	str	r1, [sp, #40]	; 0x28
 8008dde:	1c51      	adds	r1, r2, #1
 8008de0:	9115      	str	r1, [sp, #84]	; 0x54
 8008de2:	7852      	ldrb	r2, [r2, #1]
 8008de4:	2a00      	cmp	r2, #0
 8008de6:	d1c3      	bne.n	8008d70 <_strtod_l+0x38>
 8008de8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008dea:	9515      	str	r5, [sp, #84]	; 0x54
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	f040 855f 	bne.w	80098b0 <_strtod_l+0xb78>
 8008df2:	4642      	mov	r2, r8
 8008df4:	464b      	mov	r3, r9
 8008df6:	e7e3      	b.n	8008dc0 <_strtod_l+0x88>
 8008df8:	2100      	movs	r1, #0
 8008dfa:	e7ef      	b.n	8008ddc <_strtod_l+0xa4>
 8008dfc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008dfe:	b13a      	cbz	r2, 8008e10 <_strtod_l+0xd8>
 8008e00:	2135      	movs	r1, #53	; 0x35
 8008e02:	a818      	add	r0, sp, #96	; 0x60
 8008e04:	f003 f827 	bl	800be56 <__copybits>
 8008e08:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	f002 fbfa 	bl	800b604 <_Bfree>
 8008e10:	3f01      	subs	r7, #1
 8008e12:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008e14:	2f04      	cmp	r7, #4
 8008e16:	d806      	bhi.n	8008e26 <_strtod_l+0xee>
 8008e18:	e8df f007 	tbb	[pc, r7]
 8008e1c:	201d0314 	.word	0x201d0314
 8008e20:	14          	.byte	0x14
 8008e21:	00          	.byte	0x00
 8008e22:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8008e26:	05e9      	lsls	r1, r5, #23
 8008e28:	bf48      	it	mi
 8008e2a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8008e2e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008e32:	0d1b      	lsrs	r3, r3, #20
 8008e34:	051b      	lsls	r3, r3, #20
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1b9      	bne.n	8008dae <_strtod_l+0x76>
 8008e3a:	f000 feb7 	bl	8009bac <__errno>
 8008e3e:	2322      	movs	r3, #34	; 0x22
 8008e40:	6003      	str	r3, [r0, #0]
 8008e42:	e7b4      	b.n	8008dae <_strtod_l+0x76>
 8008e44:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8008e48:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008e4c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008e50:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008e54:	e7e7      	b.n	8008e26 <_strtod_l+0xee>
 8008e56:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008fd0 <_strtod_l+0x298>
 8008e5a:	e7e4      	b.n	8008e26 <_strtod_l+0xee>
 8008e5c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008e60:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8008e64:	e7df      	b.n	8008e26 <_strtod_l+0xee>
 8008e66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	9215      	str	r2, [sp, #84]	; 0x54
 8008e6c:	785b      	ldrb	r3, [r3, #1]
 8008e6e:	2b30      	cmp	r3, #48	; 0x30
 8008e70:	d0f9      	beq.n	8008e66 <_strtod_l+0x12e>
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d09b      	beq.n	8008dae <_strtod_l+0x76>
 8008e76:	2301      	movs	r3, #1
 8008e78:	f04f 0a00 	mov.w	sl, #0
 8008e7c:	9304      	str	r3, [sp, #16]
 8008e7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e80:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e82:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008e86:	46d3      	mov	fp, sl
 8008e88:	220a      	movs	r2, #10
 8008e8a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008e8c:	7806      	ldrb	r6, [r0, #0]
 8008e8e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008e92:	b2d9      	uxtb	r1, r3
 8008e94:	2909      	cmp	r1, #9
 8008e96:	d926      	bls.n	8008ee6 <_strtod_l+0x1ae>
 8008e98:	494c      	ldr	r1, [pc, #304]	; (8008fcc <_strtod_l+0x294>)
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	f000 fe54 	bl	8009b48 <strncmp>
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	d030      	beq.n	8008f06 <_strtod_l+0x1ce>
 8008ea4:	2000      	movs	r0, #0
 8008ea6:	4632      	mov	r2, r6
 8008ea8:	9005      	str	r0, [sp, #20]
 8008eaa:	465e      	mov	r6, fp
 8008eac:	4603      	mov	r3, r0
 8008eae:	2a65      	cmp	r2, #101	; 0x65
 8008eb0:	d001      	beq.n	8008eb6 <_strtod_l+0x17e>
 8008eb2:	2a45      	cmp	r2, #69	; 0x45
 8008eb4:	d113      	bne.n	8008ede <_strtod_l+0x1a6>
 8008eb6:	b91e      	cbnz	r6, 8008ec0 <_strtod_l+0x188>
 8008eb8:	9a04      	ldr	r2, [sp, #16]
 8008eba:	4302      	orrs	r2, r0
 8008ebc:	d094      	beq.n	8008de8 <_strtod_l+0xb0>
 8008ebe:	2600      	movs	r6, #0
 8008ec0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008ec2:	1c6a      	adds	r2, r5, #1
 8008ec4:	9215      	str	r2, [sp, #84]	; 0x54
 8008ec6:	786a      	ldrb	r2, [r5, #1]
 8008ec8:	2a2b      	cmp	r2, #43	; 0x2b
 8008eca:	d074      	beq.n	8008fb6 <_strtod_l+0x27e>
 8008ecc:	2a2d      	cmp	r2, #45	; 0x2d
 8008ece:	d078      	beq.n	8008fc2 <_strtod_l+0x28a>
 8008ed0:	f04f 0c00 	mov.w	ip, #0
 8008ed4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008ed8:	2909      	cmp	r1, #9
 8008eda:	d97f      	bls.n	8008fdc <_strtod_l+0x2a4>
 8008edc:	9515      	str	r5, [sp, #84]	; 0x54
 8008ede:	2700      	movs	r7, #0
 8008ee0:	e09e      	b.n	8009020 <_strtod_l+0x2e8>
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	e7c8      	b.n	8008e78 <_strtod_l+0x140>
 8008ee6:	f1bb 0f08 	cmp.w	fp, #8
 8008eea:	bfd8      	it	le
 8008eec:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008eee:	f100 0001 	add.w	r0, r0, #1
 8008ef2:	bfda      	itte	le
 8008ef4:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ef8:	9309      	strle	r3, [sp, #36]	; 0x24
 8008efa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008efe:	f10b 0b01 	add.w	fp, fp, #1
 8008f02:	9015      	str	r0, [sp, #84]	; 0x54
 8008f04:	e7c1      	b.n	8008e8a <_strtod_l+0x152>
 8008f06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f08:	1c5a      	adds	r2, r3, #1
 8008f0a:	9215      	str	r2, [sp, #84]	; 0x54
 8008f0c:	785a      	ldrb	r2, [r3, #1]
 8008f0e:	f1bb 0f00 	cmp.w	fp, #0
 8008f12:	d037      	beq.n	8008f84 <_strtod_l+0x24c>
 8008f14:	9005      	str	r0, [sp, #20]
 8008f16:	465e      	mov	r6, fp
 8008f18:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008f1c:	2b09      	cmp	r3, #9
 8008f1e:	d912      	bls.n	8008f46 <_strtod_l+0x20e>
 8008f20:	2301      	movs	r3, #1
 8008f22:	e7c4      	b.n	8008eae <_strtod_l+0x176>
 8008f24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f26:	1c5a      	adds	r2, r3, #1
 8008f28:	9215      	str	r2, [sp, #84]	; 0x54
 8008f2a:	785a      	ldrb	r2, [r3, #1]
 8008f2c:	3001      	adds	r0, #1
 8008f2e:	2a30      	cmp	r2, #48	; 0x30
 8008f30:	d0f8      	beq.n	8008f24 <_strtod_l+0x1ec>
 8008f32:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008f36:	2b08      	cmp	r3, #8
 8008f38:	f200 84c1 	bhi.w	80098be <_strtod_l+0xb86>
 8008f3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f3e:	9005      	str	r0, [sp, #20]
 8008f40:	2000      	movs	r0, #0
 8008f42:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f44:	4606      	mov	r6, r0
 8008f46:	3a30      	subs	r2, #48	; 0x30
 8008f48:	f100 0301 	add.w	r3, r0, #1
 8008f4c:	d014      	beq.n	8008f78 <_strtod_l+0x240>
 8008f4e:	9905      	ldr	r1, [sp, #20]
 8008f50:	4419      	add	r1, r3
 8008f52:	9105      	str	r1, [sp, #20]
 8008f54:	4633      	mov	r3, r6
 8008f56:	eb00 0c06 	add.w	ip, r0, r6
 8008f5a:	210a      	movs	r1, #10
 8008f5c:	4563      	cmp	r3, ip
 8008f5e:	d113      	bne.n	8008f88 <_strtod_l+0x250>
 8008f60:	1833      	adds	r3, r6, r0
 8008f62:	2b08      	cmp	r3, #8
 8008f64:	f106 0601 	add.w	r6, r6, #1
 8008f68:	4406      	add	r6, r0
 8008f6a:	dc1a      	bgt.n	8008fa2 <_strtod_l+0x26a>
 8008f6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f6e:	230a      	movs	r3, #10
 8008f70:	fb03 2301 	mla	r3, r3, r1, r2
 8008f74:	9309      	str	r3, [sp, #36]	; 0x24
 8008f76:	2300      	movs	r3, #0
 8008f78:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f7a:	1c51      	adds	r1, r2, #1
 8008f7c:	9115      	str	r1, [sp, #84]	; 0x54
 8008f7e:	7852      	ldrb	r2, [r2, #1]
 8008f80:	4618      	mov	r0, r3
 8008f82:	e7c9      	b.n	8008f18 <_strtod_l+0x1e0>
 8008f84:	4658      	mov	r0, fp
 8008f86:	e7d2      	b.n	8008f2e <_strtod_l+0x1f6>
 8008f88:	2b08      	cmp	r3, #8
 8008f8a:	f103 0301 	add.w	r3, r3, #1
 8008f8e:	dc03      	bgt.n	8008f98 <_strtod_l+0x260>
 8008f90:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008f92:	434f      	muls	r7, r1
 8008f94:	9709      	str	r7, [sp, #36]	; 0x24
 8008f96:	e7e1      	b.n	8008f5c <_strtod_l+0x224>
 8008f98:	2b10      	cmp	r3, #16
 8008f9a:	bfd8      	it	le
 8008f9c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008fa0:	e7dc      	b.n	8008f5c <_strtod_l+0x224>
 8008fa2:	2e10      	cmp	r6, #16
 8008fa4:	bfdc      	itt	le
 8008fa6:	230a      	movle	r3, #10
 8008fa8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008fac:	e7e3      	b.n	8008f76 <_strtod_l+0x23e>
 8008fae:	2300      	movs	r3, #0
 8008fb0:	9305      	str	r3, [sp, #20]
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	e780      	b.n	8008eb8 <_strtod_l+0x180>
 8008fb6:	f04f 0c00 	mov.w	ip, #0
 8008fba:	1caa      	adds	r2, r5, #2
 8008fbc:	9215      	str	r2, [sp, #84]	; 0x54
 8008fbe:	78aa      	ldrb	r2, [r5, #2]
 8008fc0:	e788      	b.n	8008ed4 <_strtod_l+0x19c>
 8008fc2:	f04f 0c01 	mov.w	ip, #1
 8008fc6:	e7f8      	b.n	8008fba <_strtod_l+0x282>
 8008fc8:	0800cd8c 	.word	0x0800cd8c
 8008fcc:	0800cd89 	.word	0x0800cd89
 8008fd0:	7ff00000 	.word	0x7ff00000
 8008fd4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008fd6:	1c51      	adds	r1, r2, #1
 8008fd8:	9115      	str	r1, [sp, #84]	; 0x54
 8008fda:	7852      	ldrb	r2, [r2, #1]
 8008fdc:	2a30      	cmp	r2, #48	; 0x30
 8008fde:	d0f9      	beq.n	8008fd4 <_strtod_l+0x29c>
 8008fe0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008fe4:	2908      	cmp	r1, #8
 8008fe6:	f63f af7a 	bhi.w	8008ede <_strtod_l+0x1a6>
 8008fea:	3a30      	subs	r2, #48	; 0x30
 8008fec:	9208      	str	r2, [sp, #32]
 8008fee:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008ff0:	920c      	str	r2, [sp, #48]	; 0x30
 8008ff2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008ff4:	1c57      	adds	r7, r2, #1
 8008ff6:	9715      	str	r7, [sp, #84]	; 0x54
 8008ff8:	7852      	ldrb	r2, [r2, #1]
 8008ffa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008ffe:	f1be 0f09 	cmp.w	lr, #9
 8009002:	d938      	bls.n	8009076 <_strtod_l+0x33e>
 8009004:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009006:	1a7f      	subs	r7, r7, r1
 8009008:	2f08      	cmp	r7, #8
 800900a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800900e:	dc03      	bgt.n	8009018 <_strtod_l+0x2e0>
 8009010:	9908      	ldr	r1, [sp, #32]
 8009012:	428f      	cmp	r7, r1
 8009014:	bfa8      	it	ge
 8009016:	460f      	movge	r7, r1
 8009018:	f1bc 0f00 	cmp.w	ip, #0
 800901c:	d000      	beq.n	8009020 <_strtod_l+0x2e8>
 800901e:	427f      	negs	r7, r7
 8009020:	2e00      	cmp	r6, #0
 8009022:	d14f      	bne.n	80090c4 <_strtod_l+0x38c>
 8009024:	9904      	ldr	r1, [sp, #16]
 8009026:	4301      	orrs	r1, r0
 8009028:	f47f aec1 	bne.w	8008dae <_strtod_l+0x76>
 800902c:	2b00      	cmp	r3, #0
 800902e:	f47f aedb 	bne.w	8008de8 <_strtod_l+0xb0>
 8009032:	2a69      	cmp	r2, #105	; 0x69
 8009034:	d029      	beq.n	800908a <_strtod_l+0x352>
 8009036:	dc26      	bgt.n	8009086 <_strtod_l+0x34e>
 8009038:	2a49      	cmp	r2, #73	; 0x49
 800903a:	d026      	beq.n	800908a <_strtod_l+0x352>
 800903c:	2a4e      	cmp	r2, #78	; 0x4e
 800903e:	f47f aed3 	bne.w	8008de8 <_strtod_l+0xb0>
 8009042:	499b      	ldr	r1, [pc, #620]	; (80092b0 <_strtod_l+0x578>)
 8009044:	a815      	add	r0, sp, #84	; 0x54
 8009046:	f001 ff21 	bl	800ae8c <__match>
 800904a:	2800      	cmp	r0, #0
 800904c:	f43f aecc 	beq.w	8008de8 <_strtod_l+0xb0>
 8009050:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009052:	781b      	ldrb	r3, [r3, #0]
 8009054:	2b28      	cmp	r3, #40	; 0x28
 8009056:	d12f      	bne.n	80090b8 <_strtod_l+0x380>
 8009058:	4996      	ldr	r1, [pc, #600]	; (80092b4 <_strtod_l+0x57c>)
 800905a:	aa18      	add	r2, sp, #96	; 0x60
 800905c:	a815      	add	r0, sp, #84	; 0x54
 800905e:	f001 ff29 	bl	800aeb4 <__hexnan>
 8009062:	2805      	cmp	r0, #5
 8009064:	d128      	bne.n	80090b8 <_strtod_l+0x380>
 8009066:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009068:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800906c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009070:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009074:	e69b      	b.n	8008dae <_strtod_l+0x76>
 8009076:	9f08      	ldr	r7, [sp, #32]
 8009078:	210a      	movs	r1, #10
 800907a:	fb01 2107 	mla	r1, r1, r7, r2
 800907e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8009082:	9208      	str	r2, [sp, #32]
 8009084:	e7b5      	b.n	8008ff2 <_strtod_l+0x2ba>
 8009086:	2a6e      	cmp	r2, #110	; 0x6e
 8009088:	e7d9      	b.n	800903e <_strtod_l+0x306>
 800908a:	498b      	ldr	r1, [pc, #556]	; (80092b8 <_strtod_l+0x580>)
 800908c:	a815      	add	r0, sp, #84	; 0x54
 800908e:	f001 fefd 	bl	800ae8c <__match>
 8009092:	2800      	cmp	r0, #0
 8009094:	f43f aea8 	beq.w	8008de8 <_strtod_l+0xb0>
 8009098:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800909a:	4988      	ldr	r1, [pc, #544]	; (80092bc <_strtod_l+0x584>)
 800909c:	3b01      	subs	r3, #1
 800909e:	a815      	add	r0, sp, #84	; 0x54
 80090a0:	9315      	str	r3, [sp, #84]	; 0x54
 80090a2:	f001 fef3 	bl	800ae8c <__match>
 80090a6:	b910      	cbnz	r0, 80090ae <_strtod_l+0x376>
 80090a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090aa:	3301      	adds	r3, #1
 80090ac:	9315      	str	r3, [sp, #84]	; 0x54
 80090ae:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80092cc <_strtod_l+0x594>
 80090b2:	f04f 0800 	mov.w	r8, #0
 80090b6:	e67a      	b.n	8008dae <_strtod_l+0x76>
 80090b8:	4881      	ldr	r0, [pc, #516]	; (80092c0 <_strtod_l+0x588>)
 80090ba:	f000 fdb5 	bl	8009c28 <nan>
 80090be:	ec59 8b10 	vmov	r8, r9, d0
 80090c2:	e674      	b.n	8008dae <_strtod_l+0x76>
 80090c4:	9b05      	ldr	r3, [sp, #20]
 80090c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090c8:	1afb      	subs	r3, r7, r3
 80090ca:	f1bb 0f00 	cmp.w	fp, #0
 80090ce:	bf08      	it	eq
 80090d0:	46b3      	moveq	fp, r6
 80090d2:	2e10      	cmp	r6, #16
 80090d4:	9308      	str	r3, [sp, #32]
 80090d6:	4635      	mov	r5, r6
 80090d8:	bfa8      	it	ge
 80090da:	2510      	movge	r5, #16
 80090dc:	f7f7 fa1a 	bl	8000514 <__aeabi_ui2d>
 80090e0:	2e09      	cmp	r6, #9
 80090e2:	4680      	mov	r8, r0
 80090e4:	4689      	mov	r9, r1
 80090e6:	dd13      	ble.n	8009110 <_strtod_l+0x3d8>
 80090e8:	4b76      	ldr	r3, [pc, #472]	; (80092c4 <_strtod_l+0x58c>)
 80090ea:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80090ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80090f2:	f7f7 fa89 	bl	8000608 <__aeabi_dmul>
 80090f6:	4680      	mov	r8, r0
 80090f8:	4650      	mov	r0, sl
 80090fa:	4689      	mov	r9, r1
 80090fc:	f7f7 fa0a 	bl	8000514 <__aeabi_ui2d>
 8009100:	4602      	mov	r2, r0
 8009102:	460b      	mov	r3, r1
 8009104:	4640      	mov	r0, r8
 8009106:	4649      	mov	r1, r9
 8009108:	f7f7 f8c8 	bl	800029c <__adddf3>
 800910c:	4680      	mov	r8, r0
 800910e:	4689      	mov	r9, r1
 8009110:	2e0f      	cmp	r6, #15
 8009112:	dc38      	bgt.n	8009186 <_strtod_l+0x44e>
 8009114:	9b08      	ldr	r3, [sp, #32]
 8009116:	2b00      	cmp	r3, #0
 8009118:	f43f ae49 	beq.w	8008dae <_strtod_l+0x76>
 800911c:	dd24      	ble.n	8009168 <_strtod_l+0x430>
 800911e:	2b16      	cmp	r3, #22
 8009120:	dc0b      	bgt.n	800913a <_strtod_l+0x402>
 8009122:	4968      	ldr	r1, [pc, #416]	; (80092c4 <_strtod_l+0x58c>)
 8009124:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009128:	e9d1 0100 	ldrd	r0, r1, [r1]
 800912c:	4642      	mov	r2, r8
 800912e:	464b      	mov	r3, r9
 8009130:	f7f7 fa6a 	bl	8000608 <__aeabi_dmul>
 8009134:	4680      	mov	r8, r0
 8009136:	4689      	mov	r9, r1
 8009138:	e639      	b.n	8008dae <_strtod_l+0x76>
 800913a:	9a08      	ldr	r2, [sp, #32]
 800913c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8009140:	4293      	cmp	r3, r2
 8009142:	db20      	blt.n	8009186 <_strtod_l+0x44e>
 8009144:	4c5f      	ldr	r4, [pc, #380]	; (80092c4 <_strtod_l+0x58c>)
 8009146:	f1c6 060f 	rsb	r6, r6, #15
 800914a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800914e:	4642      	mov	r2, r8
 8009150:	464b      	mov	r3, r9
 8009152:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009156:	f7f7 fa57 	bl	8000608 <__aeabi_dmul>
 800915a:	9b08      	ldr	r3, [sp, #32]
 800915c:	1b9e      	subs	r6, r3, r6
 800915e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8009162:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009166:	e7e3      	b.n	8009130 <_strtod_l+0x3f8>
 8009168:	9b08      	ldr	r3, [sp, #32]
 800916a:	3316      	adds	r3, #22
 800916c:	db0b      	blt.n	8009186 <_strtod_l+0x44e>
 800916e:	9b05      	ldr	r3, [sp, #20]
 8009170:	1bdf      	subs	r7, r3, r7
 8009172:	4b54      	ldr	r3, [pc, #336]	; (80092c4 <_strtod_l+0x58c>)
 8009174:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009178:	e9d7 2300 	ldrd	r2, r3, [r7]
 800917c:	4640      	mov	r0, r8
 800917e:	4649      	mov	r1, r9
 8009180:	f7f7 fb6c 	bl	800085c <__aeabi_ddiv>
 8009184:	e7d6      	b.n	8009134 <_strtod_l+0x3fc>
 8009186:	9b08      	ldr	r3, [sp, #32]
 8009188:	1b75      	subs	r5, r6, r5
 800918a:	441d      	add	r5, r3
 800918c:	2d00      	cmp	r5, #0
 800918e:	dd70      	ble.n	8009272 <_strtod_l+0x53a>
 8009190:	f015 030f 	ands.w	r3, r5, #15
 8009194:	d00a      	beq.n	80091ac <_strtod_l+0x474>
 8009196:	494b      	ldr	r1, [pc, #300]	; (80092c4 <_strtod_l+0x58c>)
 8009198:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800919c:	4642      	mov	r2, r8
 800919e:	464b      	mov	r3, r9
 80091a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091a4:	f7f7 fa30 	bl	8000608 <__aeabi_dmul>
 80091a8:	4680      	mov	r8, r0
 80091aa:	4689      	mov	r9, r1
 80091ac:	f035 050f 	bics.w	r5, r5, #15
 80091b0:	d04d      	beq.n	800924e <_strtod_l+0x516>
 80091b2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80091b6:	dd22      	ble.n	80091fe <_strtod_l+0x4c6>
 80091b8:	2500      	movs	r5, #0
 80091ba:	46ab      	mov	fp, r5
 80091bc:	9509      	str	r5, [sp, #36]	; 0x24
 80091be:	9505      	str	r5, [sp, #20]
 80091c0:	2322      	movs	r3, #34	; 0x22
 80091c2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80092cc <_strtod_l+0x594>
 80091c6:	6023      	str	r3, [r4, #0]
 80091c8:	f04f 0800 	mov.w	r8, #0
 80091cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f43f aded 	beq.w	8008dae <_strtod_l+0x76>
 80091d4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80091d6:	4620      	mov	r0, r4
 80091d8:	f002 fa14 	bl	800b604 <_Bfree>
 80091dc:	9905      	ldr	r1, [sp, #20]
 80091de:	4620      	mov	r0, r4
 80091e0:	f002 fa10 	bl	800b604 <_Bfree>
 80091e4:	4659      	mov	r1, fp
 80091e6:	4620      	mov	r0, r4
 80091e8:	f002 fa0c 	bl	800b604 <_Bfree>
 80091ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091ee:	4620      	mov	r0, r4
 80091f0:	f002 fa08 	bl	800b604 <_Bfree>
 80091f4:	4629      	mov	r1, r5
 80091f6:	4620      	mov	r0, r4
 80091f8:	f002 fa04 	bl	800b604 <_Bfree>
 80091fc:	e5d7      	b.n	8008dae <_strtod_l+0x76>
 80091fe:	4b32      	ldr	r3, [pc, #200]	; (80092c8 <_strtod_l+0x590>)
 8009200:	9304      	str	r3, [sp, #16]
 8009202:	2300      	movs	r3, #0
 8009204:	112d      	asrs	r5, r5, #4
 8009206:	4640      	mov	r0, r8
 8009208:	4649      	mov	r1, r9
 800920a:	469a      	mov	sl, r3
 800920c:	2d01      	cmp	r5, #1
 800920e:	dc21      	bgt.n	8009254 <_strtod_l+0x51c>
 8009210:	b10b      	cbz	r3, 8009216 <_strtod_l+0x4de>
 8009212:	4680      	mov	r8, r0
 8009214:	4689      	mov	r9, r1
 8009216:	492c      	ldr	r1, [pc, #176]	; (80092c8 <_strtod_l+0x590>)
 8009218:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800921c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009220:	4642      	mov	r2, r8
 8009222:	464b      	mov	r3, r9
 8009224:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009228:	f7f7 f9ee 	bl	8000608 <__aeabi_dmul>
 800922c:	4b27      	ldr	r3, [pc, #156]	; (80092cc <_strtod_l+0x594>)
 800922e:	460a      	mov	r2, r1
 8009230:	400b      	ands	r3, r1
 8009232:	4927      	ldr	r1, [pc, #156]	; (80092d0 <_strtod_l+0x598>)
 8009234:	428b      	cmp	r3, r1
 8009236:	4680      	mov	r8, r0
 8009238:	d8be      	bhi.n	80091b8 <_strtod_l+0x480>
 800923a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800923e:	428b      	cmp	r3, r1
 8009240:	bf86      	itte	hi
 8009242:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80092d4 <_strtod_l+0x59c>
 8009246:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 800924a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800924e:	2300      	movs	r3, #0
 8009250:	9304      	str	r3, [sp, #16]
 8009252:	e07b      	b.n	800934c <_strtod_l+0x614>
 8009254:	07ea      	lsls	r2, r5, #31
 8009256:	d505      	bpl.n	8009264 <_strtod_l+0x52c>
 8009258:	9b04      	ldr	r3, [sp, #16]
 800925a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925e:	f7f7 f9d3 	bl	8000608 <__aeabi_dmul>
 8009262:	2301      	movs	r3, #1
 8009264:	9a04      	ldr	r2, [sp, #16]
 8009266:	3208      	adds	r2, #8
 8009268:	f10a 0a01 	add.w	sl, sl, #1
 800926c:	106d      	asrs	r5, r5, #1
 800926e:	9204      	str	r2, [sp, #16]
 8009270:	e7cc      	b.n	800920c <_strtod_l+0x4d4>
 8009272:	d0ec      	beq.n	800924e <_strtod_l+0x516>
 8009274:	426d      	negs	r5, r5
 8009276:	f015 020f 	ands.w	r2, r5, #15
 800927a:	d00a      	beq.n	8009292 <_strtod_l+0x55a>
 800927c:	4b11      	ldr	r3, [pc, #68]	; (80092c4 <_strtod_l+0x58c>)
 800927e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009282:	4640      	mov	r0, r8
 8009284:	4649      	mov	r1, r9
 8009286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800928a:	f7f7 fae7 	bl	800085c <__aeabi_ddiv>
 800928e:	4680      	mov	r8, r0
 8009290:	4689      	mov	r9, r1
 8009292:	112d      	asrs	r5, r5, #4
 8009294:	d0db      	beq.n	800924e <_strtod_l+0x516>
 8009296:	2d1f      	cmp	r5, #31
 8009298:	dd1e      	ble.n	80092d8 <_strtod_l+0x5a0>
 800929a:	2500      	movs	r5, #0
 800929c:	46ab      	mov	fp, r5
 800929e:	9509      	str	r5, [sp, #36]	; 0x24
 80092a0:	9505      	str	r5, [sp, #20]
 80092a2:	2322      	movs	r3, #34	; 0x22
 80092a4:	f04f 0800 	mov.w	r8, #0
 80092a8:	f04f 0900 	mov.w	r9, #0
 80092ac:	6023      	str	r3, [r4, #0]
 80092ae:	e78d      	b.n	80091cc <_strtod_l+0x494>
 80092b0:	0800cd5d 	.word	0x0800cd5d
 80092b4:	0800cda0 	.word	0x0800cda0
 80092b8:	0800cd55 	.word	0x0800cd55
 80092bc:	0800ceec 	.word	0x0800ceec
 80092c0:	0800d177 	.word	0x0800d177
 80092c4:	0800d068 	.word	0x0800d068
 80092c8:	0800d040 	.word	0x0800d040
 80092cc:	7ff00000 	.word	0x7ff00000
 80092d0:	7ca00000 	.word	0x7ca00000
 80092d4:	7fefffff 	.word	0x7fefffff
 80092d8:	f015 0310 	ands.w	r3, r5, #16
 80092dc:	bf18      	it	ne
 80092de:	236a      	movne	r3, #106	; 0x6a
 80092e0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8009684 <_strtod_l+0x94c>
 80092e4:	9304      	str	r3, [sp, #16]
 80092e6:	4640      	mov	r0, r8
 80092e8:	4649      	mov	r1, r9
 80092ea:	2300      	movs	r3, #0
 80092ec:	07ea      	lsls	r2, r5, #31
 80092ee:	d504      	bpl.n	80092fa <_strtod_l+0x5c2>
 80092f0:	e9da 2300 	ldrd	r2, r3, [sl]
 80092f4:	f7f7 f988 	bl	8000608 <__aeabi_dmul>
 80092f8:	2301      	movs	r3, #1
 80092fa:	106d      	asrs	r5, r5, #1
 80092fc:	f10a 0a08 	add.w	sl, sl, #8
 8009300:	d1f4      	bne.n	80092ec <_strtod_l+0x5b4>
 8009302:	b10b      	cbz	r3, 8009308 <_strtod_l+0x5d0>
 8009304:	4680      	mov	r8, r0
 8009306:	4689      	mov	r9, r1
 8009308:	9b04      	ldr	r3, [sp, #16]
 800930a:	b1bb      	cbz	r3, 800933c <_strtod_l+0x604>
 800930c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009310:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009314:	2b00      	cmp	r3, #0
 8009316:	4649      	mov	r1, r9
 8009318:	dd10      	ble.n	800933c <_strtod_l+0x604>
 800931a:	2b1f      	cmp	r3, #31
 800931c:	f340 811e 	ble.w	800955c <_strtod_l+0x824>
 8009320:	2b34      	cmp	r3, #52	; 0x34
 8009322:	bfde      	ittt	le
 8009324:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8009328:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800932c:	4093      	lslle	r3, r2
 800932e:	f04f 0800 	mov.w	r8, #0
 8009332:	bfcc      	ite	gt
 8009334:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009338:	ea03 0901 	andle.w	r9, r3, r1
 800933c:	2200      	movs	r2, #0
 800933e:	2300      	movs	r3, #0
 8009340:	4640      	mov	r0, r8
 8009342:	4649      	mov	r1, r9
 8009344:	f7f7 fbc8 	bl	8000ad8 <__aeabi_dcmpeq>
 8009348:	2800      	cmp	r0, #0
 800934a:	d1a6      	bne.n	800929a <_strtod_l+0x562>
 800934c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800934e:	9300      	str	r3, [sp, #0]
 8009350:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009352:	4633      	mov	r3, r6
 8009354:	465a      	mov	r2, fp
 8009356:	4620      	mov	r0, r4
 8009358:	f002 f9bc 	bl	800b6d4 <__s2b>
 800935c:	9009      	str	r0, [sp, #36]	; 0x24
 800935e:	2800      	cmp	r0, #0
 8009360:	f43f af2a 	beq.w	80091b8 <_strtod_l+0x480>
 8009364:	9a08      	ldr	r2, [sp, #32]
 8009366:	9b05      	ldr	r3, [sp, #20]
 8009368:	2a00      	cmp	r2, #0
 800936a:	eba3 0307 	sub.w	r3, r3, r7
 800936e:	bfa8      	it	ge
 8009370:	2300      	movge	r3, #0
 8009372:	930c      	str	r3, [sp, #48]	; 0x30
 8009374:	2500      	movs	r5, #0
 8009376:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800937a:	9312      	str	r3, [sp, #72]	; 0x48
 800937c:	46ab      	mov	fp, r5
 800937e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009380:	4620      	mov	r0, r4
 8009382:	6859      	ldr	r1, [r3, #4]
 8009384:	f002 f8fe 	bl	800b584 <_Balloc>
 8009388:	9005      	str	r0, [sp, #20]
 800938a:	2800      	cmp	r0, #0
 800938c:	f43f af18 	beq.w	80091c0 <_strtod_l+0x488>
 8009390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009392:	691a      	ldr	r2, [r3, #16]
 8009394:	3202      	adds	r2, #2
 8009396:	f103 010c 	add.w	r1, r3, #12
 800939a:	0092      	lsls	r2, r2, #2
 800939c:	300c      	adds	r0, #12
 800939e:	f000 fc32 	bl	8009c06 <memcpy>
 80093a2:	ec49 8b10 	vmov	d0, r8, r9
 80093a6:	aa18      	add	r2, sp, #96	; 0x60
 80093a8:	a917      	add	r1, sp, #92	; 0x5c
 80093aa:	4620      	mov	r0, r4
 80093ac:	f002 fcc6 	bl	800bd3c <__d2b>
 80093b0:	ec49 8b18 	vmov	d8, r8, r9
 80093b4:	9016      	str	r0, [sp, #88]	; 0x58
 80093b6:	2800      	cmp	r0, #0
 80093b8:	f43f af02 	beq.w	80091c0 <_strtod_l+0x488>
 80093bc:	2101      	movs	r1, #1
 80093be:	4620      	mov	r0, r4
 80093c0:	f002 fa20 	bl	800b804 <__i2b>
 80093c4:	4683      	mov	fp, r0
 80093c6:	2800      	cmp	r0, #0
 80093c8:	f43f aefa 	beq.w	80091c0 <_strtod_l+0x488>
 80093cc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80093ce:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80093d0:	2e00      	cmp	r6, #0
 80093d2:	bfab      	itete	ge
 80093d4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80093d6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80093d8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80093da:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80093de:	bfac      	ite	ge
 80093e0:	eb06 0a03 	addge.w	sl, r6, r3
 80093e4:	1b9f      	sublt	r7, r3, r6
 80093e6:	9b04      	ldr	r3, [sp, #16]
 80093e8:	1af6      	subs	r6, r6, r3
 80093ea:	4416      	add	r6, r2
 80093ec:	4ba0      	ldr	r3, [pc, #640]	; (8009670 <_strtod_l+0x938>)
 80093ee:	3e01      	subs	r6, #1
 80093f0:	429e      	cmp	r6, r3
 80093f2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80093f6:	f280 80c4 	bge.w	8009582 <_strtod_l+0x84a>
 80093fa:	1b9b      	subs	r3, r3, r6
 80093fc:	2b1f      	cmp	r3, #31
 80093fe:	eba2 0203 	sub.w	r2, r2, r3
 8009402:	f04f 0101 	mov.w	r1, #1
 8009406:	f300 80b0 	bgt.w	800956a <_strtod_l+0x832>
 800940a:	fa01 f303 	lsl.w	r3, r1, r3
 800940e:	930e      	str	r3, [sp, #56]	; 0x38
 8009410:	2300      	movs	r3, #0
 8009412:	930d      	str	r3, [sp, #52]	; 0x34
 8009414:	eb0a 0602 	add.w	r6, sl, r2
 8009418:	9b04      	ldr	r3, [sp, #16]
 800941a:	45b2      	cmp	sl, r6
 800941c:	4417      	add	r7, r2
 800941e:	441f      	add	r7, r3
 8009420:	4653      	mov	r3, sl
 8009422:	bfa8      	it	ge
 8009424:	4633      	movge	r3, r6
 8009426:	42bb      	cmp	r3, r7
 8009428:	bfa8      	it	ge
 800942a:	463b      	movge	r3, r7
 800942c:	2b00      	cmp	r3, #0
 800942e:	bfc2      	ittt	gt
 8009430:	1af6      	subgt	r6, r6, r3
 8009432:	1aff      	subgt	r7, r7, r3
 8009434:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009438:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800943a:	2b00      	cmp	r3, #0
 800943c:	dd17      	ble.n	800946e <_strtod_l+0x736>
 800943e:	4659      	mov	r1, fp
 8009440:	461a      	mov	r2, r3
 8009442:	4620      	mov	r0, r4
 8009444:	f002 fa9e 	bl	800b984 <__pow5mult>
 8009448:	4683      	mov	fp, r0
 800944a:	2800      	cmp	r0, #0
 800944c:	f43f aeb8 	beq.w	80091c0 <_strtod_l+0x488>
 8009450:	4601      	mov	r1, r0
 8009452:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009454:	4620      	mov	r0, r4
 8009456:	f002 f9eb 	bl	800b830 <__multiply>
 800945a:	900b      	str	r0, [sp, #44]	; 0x2c
 800945c:	2800      	cmp	r0, #0
 800945e:	f43f aeaf 	beq.w	80091c0 <_strtod_l+0x488>
 8009462:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009464:	4620      	mov	r0, r4
 8009466:	f002 f8cd 	bl	800b604 <_Bfree>
 800946a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800946c:	9316      	str	r3, [sp, #88]	; 0x58
 800946e:	2e00      	cmp	r6, #0
 8009470:	f300 808c 	bgt.w	800958c <_strtod_l+0x854>
 8009474:	9b08      	ldr	r3, [sp, #32]
 8009476:	2b00      	cmp	r3, #0
 8009478:	dd08      	ble.n	800948c <_strtod_l+0x754>
 800947a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800947c:	9905      	ldr	r1, [sp, #20]
 800947e:	4620      	mov	r0, r4
 8009480:	f002 fa80 	bl	800b984 <__pow5mult>
 8009484:	9005      	str	r0, [sp, #20]
 8009486:	2800      	cmp	r0, #0
 8009488:	f43f ae9a 	beq.w	80091c0 <_strtod_l+0x488>
 800948c:	2f00      	cmp	r7, #0
 800948e:	dd08      	ble.n	80094a2 <_strtod_l+0x76a>
 8009490:	9905      	ldr	r1, [sp, #20]
 8009492:	463a      	mov	r2, r7
 8009494:	4620      	mov	r0, r4
 8009496:	f002 facf 	bl	800ba38 <__lshift>
 800949a:	9005      	str	r0, [sp, #20]
 800949c:	2800      	cmp	r0, #0
 800949e:	f43f ae8f 	beq.w	80091c0 <_strtod_l+0x488>
 80094a2:	f1ba 0f00 	cmp.w	sl, #0
 80094a6:	dd08      	ble.n	80094ba <_strtod_l+0x782>
 80094a8:	4659      	mov	r1, fp
 80094aa:	4652      	mov	r2, sl
 80094ac:	4620      	mov	r0, r4
 80094ae:	f002 fac3 	bl	800ba38 <__lshift>
 80094b2:	4683      	mov	fp, r0
 80094b4:	2800      	cmp	r0, #0
 80094b6:	f43f ae83 	beq.w	80091c0 <_strtod_l+0x488>
 80094ba:	9a05      	ldr	r2, [sp, #20]
 80094bc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80094be:	4620      	mov	r0, r4
 80094c0:	f002 fb42 	bl	800bb48 <__mdiff>
 80094c4:	4605      	mov	r5, r0
 80094c6:	2800      	cmp	r0, #0
 80094c8:	f43f ae7a 	beq.w	80091c0 <_strtod_l+0x488>
 80094cc:	68c3      	ldr	r3, [r0, #12]
 80094ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80094d0:	2300      	movs	r3, #0
 80094d2:	60c3      	str	r3, [r0, #12]
 80094d4:	4659      	mov	r1, fp
 80094d6:	f002 fb1b 	bl	800bb10 <__mcmp>
 80094da:	2800      	cmp	r0, #0
 80094dc:	da60      	bge.n	80095a0 <_strtod_l+0x868>
 80094de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094e0:	ea53 0308 	orrs.w	r3, r3, r8
 80094e4:	f040 8084 	bne.w	80095f0 <_strtod_l+0x8b8>
 80094e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d17f      	bne.n	80095f0 <_strtod_l+0x8b8>
 80094f0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80094f4:	0d1b      	lsrs	r3, r3, #20
 80094f6:	051b      	lsls	r3, r3, #20
 80094f8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80094fc:	d978      	bls.n	80095f0 <_strtod_l+0x8b8>
 80094fe:	696b      	ldr	r3, [r5, #20]
 8009500:	b913      	cbnz	r3, 8009508 <_strtod_l+0x7d0>
 8009502:	692b      	ldr	r3, [r5, #16]
 8009504:	2b01      	cmp	r3, #1
 8009506:	dd73      	ble.n	80095f0 <_strtod_l+0x8b8>
 8009508:	4629      	mov	r1, r5
 800950a:	2201      	movs	r2, #1
 800950c:	4620      	mov	r0, r4
 800950e:	f002 fa93 	bl	800ba38 <__lshift>
 8009512:	4659      	mov	r1, fp
 8009514:	4605      	mov	r5, r0
 8009516:	f002 fafb 	bl	800bb10 <__mcmp>
 800951a:	2800      	cmp	r0, #0
 800951c:	dd68      	ble.n	80095f0 <_strtod_l+0x8b8>
 800951e:	9904      	ldr	r1, [sp, #16]
 8009520:	4a54      	ldr	r2, [pc, #336]	; (8009674 <_strtod_l+0x93c>)
 8009522:	464b      	mov	r3, r9
 8009524:	2900      	cmp	r1, #0
 8009526:	f000 8084 	beq.w	8009632 <_strtod_l+0x8fa>
 800952a:	ea02 0109 	and.w	r1, r2, r9
 800952e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009532:	dc7e      	bgt.n	8009632 <_strtod_l+0x8fa>
 8009534:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009538:	f77f aeb3 	ble.w	80092a2 <_strtod_l+0x56a>
 800953c:	4b4e      	ldr	r3, [pc, #312]	; (8009678 <_strtod_l+0x940>)
 800953e:	4640      	mov	r0, r8
 8009540:	4649      	mov	r1, r9
 8009542:	2200      	movs	r2, #0
 8009544:	f7f7 f860 	bl	8000608 <__aeabi_dmul>
 8009548:	4b4a      	ldr	r3, [pc, #296]	; (8009674 <_strtod_l+0x93c>)
 800954a:	400b      	ands	r3, r1
 800954c:	4680      	mov	r8, r0
 800954e:	4689      	mov	r9, r1
 8009550:	2b00      	cmp	r3, #0
 8009552:	f47f ae3f 	bne.w	80091d4 <_strtod_l+0x49c>
 8009556:	2322      	movs	r3, #34	; 0x22
 8009558:	6023      	str	r3, [r4, #0]
 800955a:	e63b      	b.n	80091d4 <_strtod_l+0x49c>
 800955c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009560:	fa02 f303 	lsl.w	r3, r2, r3
 8009564:	ea03 0808 	and.w	r8, r3, r8
 8009568:	e6e8      	b.n	800933c <_strtod_l+0x604>
 800956a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800956e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009572:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009576:	36e2      	adds	r6, #226	; 0xe2
 8009578:	fa01 f306 	lsl.w	r3, r1, r6
 800957c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8009580:	e748      	b.n	8009414 <_strtod_l+0x6dc>
 8009582:	2100      	movs	r1, #0
 8009584:	2301      	movs	r3, #1
 8009586:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800958a:	e743      	b.n	8009414 <_strtod_l+0x6dc>
 800958c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800958e:	4632      	mov	r2, r6
 8009590:	4620      	mov	r0, r4
 8009592:	f002 fa51 	bl	800ba38 <__lshift>
 8009596:	9016      	str	r0, [sp, #88]	; 0x58
 8009598:	2800      	cmp	r0, #0
 800959a:	f47f af6b 	bne.w	8009474 <_strtod_l+0x73c>
 800959e:	e60f      	b.n	80091c0 <_strtod_l+0x488>
 80095a0:	46ca      	mov	sl, r9
 80095a2:	d171      	bne.n	8009688 <_strtod_l+0x950>
 80095a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80095a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095aa:	b352      	cbz	r2, 8009602 <_strtod_l+0x8ca>
 80095ac:	4a33      	ldr	r2, [pc, #204]	; (800967c <_strtod_l+0x944>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d12a      	bne.n	8009608 <_strtod_l+0x8d0>
 80095b2:	9b04      	ldr	r3, [sp, #16]
 80095b4:	4641      	mov	r1, r8
 80095b6:	b1fb      	cbz	r3, 80095f8 <_strtod_l+0x8c0>
 80095b8:	4b2e      	ldr	r3, [pc, #184]	; (8009674 <_strtod_l+0x93c>)
 80095ba:	ea09 0303 	and.w	r3, r9, r3
 80095be:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80095c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80095c6:	d81a      	bhi.n	80095fe <_strtod_l+0x8c6>
 80095c8:	0d1b      	lsrs	r3, r3, #20
 80095ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80095ce:	fa02 f303 	lsl.w	r3, r2, r3
 80095d2:	4299      	cmp	r1, r3
 80095d4:	d118      	bne.n	8009608 <_strtod_l+0x8d0>
 80095d6:	4b2a      	ldr	r3, [pc, #168]	; (8009680 <_strtod_l+0x948>)
 80095d8:	459a      	cmp	sl, r3
 80095da:	d102      	bne.n	80095e2 <_strtod_l+0x8aa>
 80095dc:	3101      	adds	r1, #1
 80095de:	f43f adef 	beq.w	80091c0 <_strtod_l+0x488>
 80095e2:	4b24      	ldr	r3, [pc, #144]	; (8009674 <_strtod_l+0x93c>)
 80095e4:	ea0a 0303 	and.w	r3, sl, r3
 80095e8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80095ec:	f04f 0800 	mov.w	r8, #0
 80095f0:	9b04      	ldr	r3, [sp, #16]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d1a2      	bne.n	800953c <_strtod_l+0x804>
 80095f6:	e5ed      	b.n	80091d4 <_strtod_l+0x49c>
 80095f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80095fc:	e7e9      	b.n	80095d2 <_strtod_l+0x89a>
 80095fe:	4613      	mov	r3, r2
 8009600:	e7e7      	b.n	80095d2 <_strtod_l+0x89a>
 8009602:	ea53 0308 	orrs.w	r3, r3, r8
 8009606:	d08a      	beq.n	800951e <_strtod_l+0x7e6>
 8009608:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800960a:	b1e3      	cbz	r3, 8009646 <_strtod_l+0x90e>
 800960c:	ea13 0f0a 	tst.w	r3, sl
 8009610:	d0ee      	beq.n	80095f0 <_strtod_l+0x8b8>
 8009612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009614:	9a04      	ldr	r2, [sp, #16]
 8009616:	4640      	mov	r0, r8
 8009618:	4649      	mov	r1, r9
 800961a:	b1c3      	cbz	r3, 800964e <_strtod_l+0x916>
 800961c:	f7ff fb6e 	bl	8008cfc <sulp>
 8009620:	4602      	mov	r2, r0
 8009622:	460b      	mov	r3, r1
 8009624:	ec51 0b18 	vmov	r0, r1, d8
 8009628:	f7f6 fe38 	bl	800029c <__adddf3>
 800962c:	4680      	mov	r8, r0
 800962e:	4689      	mov	r9, r1
 8009630:	e7de      	b.n	80095f0 <_strtod_l+0x8b8>
 8009632:	4013      	ands	r3, r2
 8009634:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009638:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800963c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009640:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8009644:	e7d4      	b.n	80095f0 <_strtod_l+0x8b8>
 8009646:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009648:	ea13 0f08 	tst.w	r3, r8
 800964c:	e7e0      	b.n	8009610 <_strtod_l+0x8d8>
 800964e:	f7ff fb55 	bl	8008cfc <sulp>
 8009652:	4602      	mov	r2, r0
 8009654:	460b      	mov	r3, r1
 8009656:	ec51 0b18 	vmov	r0, r1, d8
 800965a:	f7f6 fe1d 	bl	8000298 <__aeabi_dsub>
 800965e:	2200      	movs	r2, #0
 8009660:	2300      	movs	r3, #0
 8009662:	4680      	mov	r8, r0
 8009664:	4689      	mov	r9, r1
 8009666:	f7f7 fa37 	bl	8000ad8 <__aeabi_dcmpeq>
 800966a:	2800      	cmp	r0, #0
 800966c:	d0c0      	beq.n	80095f0 <_strtod_l+0x8b8>
 800966e:	e618      	b.n	80092a2 <_strtod_l+0x56a>
 8009670:	fffffc02 	.word	0xfffffc02
 8009674:	7ff00000 	.word	0x7ff00000
 8009678:	39500000 	.word	0x39500000
 800967c:	000fffff 	.word	0x000fffff
 8009680:	7fefffff 	.word	0x7fefffff
 8009684:	0800cdb8 	.word	0x0800cdb8
 8009688:	4659      	mov	r1, fp
 800968a:	4628      	mov	r0, r5
 800968c:	f002 fbb0 	bl	800bdf0 <__ratio>
 8009690:	ec57 6b10 	vmov	r6, r7, d0
 8009694:	ee10 0a10 	vmov	r0, s0
 8009698:	2200      	movs	r2, #0
 800969a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800969e:	4639      	mov	r1, r7
 80096a0:	f7f7 fa2e 	bl	8000b00 <__aeabi_dcmple>
 80096a4:	2800      	cmp	r0, #0
 80096a6:	d071      	beq.n	800978c <_strtod_l+0xa54>
 80096a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d17c      	bne.n	80097a8 <_strtod_l+0xa70>
 80096ae:	f1b8 0f00 	cmp.w	r8, #0
 80096b2:	d15a      	bne.n	800976a <_strtod_l+0xa32>
 80096b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d15d      	bne.n	8009778 <_strtod_l+0xa40>
 80096bc:	4b90      	ldr	r3, [pc, #576]	; (8009900 <_strtod_l+0xbc8>)
 80096be:	2200      	movs	r2, #0
 80096c0:	4630      	mov	r0, r6
 80096c2:	4639      	mov	r1, r7
 80096c4:	f7f7 fa12 	bl	8000aec <__aeabi_dcmplt>
 80096c8:	2800      	cmp	r0, #0
 80096ca:	d15c      	bne.n	8009786 <_strtod_l+0xa4e>
 80096cc:	4630      	mov	r0, r6
 80096ce:	4639      	mov	r1, r7
 80096d0:	4b8c      	ldr	r3, [pc, #560]	; (8009904 <_strtod_l+0xbcc>)
 80096d2:	2200      	movs	r2, #0
 80096d4:	f7f6 ff98 	bl	8000608 <__aeabi_dmul>
 80096d8:	4606      	mov	r6, r0
 80096da:	460f      	mov	r7, r1
 80096dc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80096e0:	9606      	str	r6, [sp, #24]
 80096e2:	9307      	str	r3, [sp, #28]
 80096e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096e8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80096ec:	4b86      	ldr	r3, [pc, #536]	; (8009908 <_strtod_l+0xbd0>)
 80096ee:	ea0a 0303 	and.w	r3, sl, r3
 80096f2:	930d      	str	r3, [sp, #52]	; 0x34
 80096f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80096f6:	4b85      	ldr	r3, [pc, #532]	; (800990c <_strtod_l+0xbd4>)
 80096f8:	429a      	cmp	r2, r3
 80096fa:	f040 8090 	bne.w	800981e <_strtod_l+0xae6>
 80096fe:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8009702:	ec49 8b10 	vmov	d0, r8, r9
 8009706:	f002 faa9 	bl	800bc5c <__ulp>
 800970a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800970e:	ec51 0b10 	vmov	r0, r1, d0
 8009712:	f7f6 ff79 	bl	8000608 <__aeabi_dmul>
 8009716:	4642      	mov	r2, r8
 8009718:	464b      	mov	r3, r9
 800971a:	f7f6 fdbf 	bl	800029c <__adddf3>
 800971e:	460b      	mov	r3, r1
 8009720:	4979      	ldr	r1, [pc, #484]	; (8009908 <_strtod_l+0xbd0>)
 8009722:	4a7b      	ldr	r2, [pc, #492]	; (8009910 <_strtod_l+0xbd8>)
 8009724:	4019      	ands	r1, r3
 8009726:	4291      	cmp	r1, r2
 8009728:	4680      	mov	r8, r0
 800972a:	d944      	bls.n	80097b6 <_strtod_l+0xa7e>
 800972c:	ee18 2a90 	vmov	r2, s17
 8009730:	4b78      	ldr	r3, [pc, #480]	; (8009914 <_strtod_l+0xbdc>)
 8009732:	429a      	cmp	r2, r3
 8009734:	d104      	bne.n	8009740 <_strtod_l+0xa08>
 8009736:	ee18 3a10 	vmov	r3, s16
 800973a:	3301      	adds	r3, #1
 800973c:	f43f ad40 	beq.w	80091c0 <_strtod_l+0x488>
 8009740:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8009914 <_strtod_l+0xbdc>
 8009744:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8009748:	9916      	ldr	r1, [sp, #88]	; 0x58
 800974a:	4620      	mov	r0, r4
 800974c:	f001 ff5a 	bl	800b604 <_Bfree>
 8009750:	9905      	ldr	r1, [sp, #20]
 8009752:	4620      	mov	r0, r4
 8009754:	f001 ff56 	bl	800b604 <_Bfree>
 8009758:	4659      	mov	r1, fp
 800975a:	4620      	mov	r0, r4
 800975c:	f001 ff52 	bl	800b604 <_Bfree>
 8009760:	4629      	mov	r1, r5
 8009762:	4620      	mov	r0, r4
 8009764:	f001 ff4e 	bl	800b604 <_Bfree>
 8009768:	e609      	b.n	800937e <_strtod_l+0x646>
 800976a:	f1b8 0f01 	cmp.w	r8, #1
 800976e:	d103      	bne.n	8009778 <_strtod_l+0xa40>
 8009770:	f1b9 0f00 	cmp.w	r9, #0
 8009774:	f43f ad95 	beq.w	80092a2 <_strtod_l+0x56a>
 8009778:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80098d0 <_strtod_l+0xb98>
 800977c:	4f60      	ldr	r7, [pc, #384]	; (8009900 <_strtod_l+0xbc8>)
 800977e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009782:	2600      	movs	r6, #0
 8009784:	e7ae      	b.n	80096e4 <_strtod_l+0x9ac>
 8009786:	4f5f      	ldr	r7, [pc, #380]	; (8009904 <_strtod_l+0xbcc>)
 8009788:	2600      	movs	r6, #0
 800978a:	e7a7      	b.n	80096dc <_strtod_l+0x9a4>
 800978c:	4b5d      	ldr	r3, [pc, #372]	; (8009904 <_strtod_l+0xbcc>)
 800978e:	4630      	mov	r0, r6
 8009790:	4639      	mov	r1, r7
 8009792:	2200      	movs	r2, #0
 8009794:	f7f6 ff38 	bl	8000608 <__aeabi_dmul>
 8009798:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800979a:	4606      	mov	r6, r0
 800979c:	460f      	mov	r7, r1
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d09c      	beq.n	80096dc <_strtod_l+0x9a4>
 80097a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80097a6:	e79d      	b.n	80096e4 <_strtod_l+0x9ac>
 80097a8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80098d8 <_strtod_l+0xba0>
 80097ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80097b0:	ec57 6b17 	vmov	r6, r7, d7
 80097b4:	e796      	b.n	80096e4 <_strtod_l+0x9ac>
 80097b6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80097ba:	9b04      	ldr	r3, [sp, #16]
 80097bc:	46ca      	mov	sl, r9
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d1c2      	bne.n	8009748 <_strtod_l+0xa10>
 80097c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80097c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097c8:	0d1b      	lsrs	r3, r3, #20
 80097ca:	051b      	lsls	r3, r3, #20
 80097cc:	429a      	cmp	r2, r3
 80097ce:	d1bb      	bne.n	8009748 <_strtod_l+0xa10>
 80097d0:	4630      	mov	r0, r6
 80097d2:	4639      	mov	r1, r7
 80097d4:	f7f7 fa78 	bl	8000cc8 <__aeabi_d2lz>
 80097d8:	f7f6 fee8 	bl	80005ac <__aeabi_l2d>
 80097dc:	4602      	mov	r2, r0
 80097de:	460b      	mov	r3, r1
 80097e0:	4630      	mov	r0, r6
 80097e2:	4639      	mov	r1, r7
 80097e4:	f7f6 fd58 	bl	8000298 <__aeabi_dsub>
 80097e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80097ea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80097ee:	ea43 0308 	orr.w	r3, r3, r8
 80097f2:	4313      	orrs	r3, r2
 80097f4:	4606      	mov	r6, r0
 80097f6:	460f      	mov	r7, r1
 80097f8:	d054      	beq.n	80098a4 <_strtod_l+0xb6c>
 80097fa:	a339      	add	r3, pc, #228	; (adr r3, 80098e0 <_strtod_l+0xba8>)
 80097fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009800:	f7f7 f974 	bl	8000aec <__aeabi_dcmplt>
 8009804:	2800      	cmp	r0, #0
 8009806:	f47f ace5 	bne.w	80091d4 <_strtod_l+0x49c>
 800980a:	a337      	add	r3, pc, #220	; (adr r3, 80098e8 <_strtod_l+0xbb0>)
 800980c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009810:	4630      	mov	r0, r6
 8009812:	4639      	mov	r1, r7
 8009814:	f7f7 f988 	bl	8000b28 <__aeabi_dcmpgt>
 8009818:	2800      	cmp	r0, #0
 800981a:	d095      	beq.n	8009748 <_strtod_l+0xa10>
 800981c:	e4da      	b.n	80091d4 <_strtod_l+0x49c>
 800981e:	9b04      	ldr	r3, [sp, #16]
 8009820:	b333      	cbz	r3, 8009870 <_strtod_l+0xb38>
 8009822:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009824:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009828:	d822      	bhi.n	8009870 <_strtod_l+0xb38>
 800982a:	a331      	add	r3, pc, #196	; (adr r3, 80098f0 <_strtod_l+0xbb8>)
 800982c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009830:	4630      	mov	r0, r6
 8009832:	4639      	mov	r1, r7
 8009834:	f7f7 f964 	bl	8000b00 <__aeabi_dcmple>
 8009838:	b1a0      	cbz	r0, 8009864 <_strtod_l+0xb2c>
 800983a:	4639      	mov	r1, r7
 800983c:	4630      	mov	r0, r6
 800983e:	f7f7 f9bb 	bl	8000bb8 <__aeabi_d2uiz>
 8009842:	2801      	cmp	r0, #1
 8009844:	bf38      	it	cc
 8009846:	2001      	movcc	r0, #1
 8009848:	f7f6 fe64 	bl	8000514 <__aeabi_ui2d>
 800984c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800984e:	4606      	mov	r6, r0
 8009850:	460f      	mov	r7, r1
 8009852:	bb23      	cbnz	r3, 800989e <_strtod_l+0xb66>
 8009854:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009858:	9010      	str	r0, [sp, #64]	; 0x40
 800985a:	9311      	str	r3, [sp, #68]	; 0x44
 800985c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009860:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009864:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009866:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009868:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800986c:	1a9b      	subs	r3, r3, r2
 800986e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009870:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009874:	eeb0 0a48 	vmov.f32	s0, s16
 8009878:	eef0 0a68 	vmov.f32	s1, s17
 800987c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009880:	f002 f9ec 	bl	800bc5c <__ulp>
 8009884:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009888:	ec53 2b10 	vmov	r2, r3, d0
 800988c:	f7f6 febc 	bl	8000608 <__aeabi_dmul>
 8009890:	ec53 2b18 	vmov	r2, r3, d8
 8009894:	f7f6 fd02 	bl	800029c <__adddf3>
 8009898:	4680      	mov	r8, r0
 800989a:	4689      	mov	r9, r1
 800989c:	e78d      	b.n	80097ba <_strtod_l+0xa82>
 800989e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80098a2:	e7db      	b.n	800985c <_strtod_l+0xb24>
 80098a4:	a314      	add	r3, pc, #80	; (adr r3, 80098f8 <_strtod_l+0xbc0>)
 80098a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098aa:	f7f7 f91f 	bl	8000aec <__aeabi_dcmplt>
 80098ae:	e7b3      	b.n	8009818 <_strtod_l+0xae0>
 80098b0:	2300      	movs	r3, #0
 80098b2:	930a      	str	r3, [sp, #40]	; 0x28
 80098b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80098b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80098b8:	6013      	str	r3, [r2, #0]
 80098ba:	f7ff ba7c 	b.w	8008db6 <_strtod_l+0x7e>
 80098be:	2a65      	cmp	r2, #101	; 0x65
 80098c0:	f43f ab75 	beq.w	8008fae <_strtod_l+0x276>
 80098c4:	2a45      	cmp	r2, #69	; 0x45
 80098c6:	f43f ab72 	beq.w	8008fae <_strtod_l+0x276>
 80098ca:	2301      	movs	r3, #1
 80098cc:	f7ff bbaa 	b.w	8009024 <_strtod_l+0x2ec>
 80098d0:	00000000 	.word	0x00000000
 80098d4:	bff00000 	.word	0xbff00000
 80098d8:	00000000 	.word	0x00000000
 80098dc:	3ff00000 	.word	0x3ff00000
 80098e0:	94a03595 	.word	0x94a03595
 80098e4:	3fdfffff 	.word	0x3fdfffff
 80098e8:	35afe535 	.word	0x35afe535
 80098ec:	3fe00000 	.word	0x3fe00000
 80098f0:	ffc00000 	.word	0xffc00000
 80098f4:	41dfffff 	.word	0x41dfffff
 80098f8:	94a03595 	.word	0x94a03595
 80098fc:	3fcfffff 	.word	0x3fcfffff
 8009900:	3ff00000 	.word	0x3ff00000
 8009904:	3fe00000 	.word	0x3fe00000
 8009908:	7ff00000 	.word	0x7ff00000
 800990c:	7fe00000 	.word	0x7fe00000
 8009910:	7c9fffff 	.word	0x7c9fffff
 8009914:	7fefffff 	.word	0x7fefffff

08009918 <_strtod_r>:
 8009918:	4b01      	ldr	r3, [pc, #4]	; (8009920 <_strtod_r+0x8>)
 800991a:	f7ff ba0d 	b.w	8008d38 <_strtod_l>
 800991e:	bf00      	nop
 8009920:	20000084 	.word	0x20000084

08009924 <strtof>:
 8009924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009928:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80099ec <strtof+0xc8>
 800992c:	4b2a      	ldr	r3, [pc, #168]	; (80099d8 <strtof+0xb4>)
 800992e:	460a      	mov	r2, r1
 8009930:	ed2d 8b02 	vpush	{d8}
 8009934:	4601      	mov	r1, r0
 8009936:	f8d8 0000 	ldr.w	r0, [r8]
 800993a:	f7ff f9fd 	bl	8008d38 <_strtod_l>
 800993e:	ec55 4b10 	vmov	r4, r5, d0
 8009942:	ee10 2a10 	vmov	r2, s0
 8009946:	ee10 0a10 	vmov	r0, s0
 800994a:	462b      	mov	r3, r5
 800994c:	4629      	mov	r1, r5
 800994e:	f7f7 f8f5 	bl	8000b3c <__aeabi_dcmpun>
 8009952:	b190      	cbz	r0, 800997a <strtof+0x56>
 8009954:	2d00      	cmp	r5, #0
 8009956:	4821      	ldr	r0, [pc, #132]	; (80099dc <strtof+0xb8>)
 8009958:	da09      	bge.n	800996e <strtof+0x4a>
 800995a:	f000 f96d 	bl	8009c38 <nanf>
 800995e:	eeb1 8a40 	vneg.f32	s16, s0
 8009962:	eeb0 0a48 	vmov.f32	s0, s16
 8009966:	ecbd 8b02 	vpop	{d8}
 800996a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800996e:	ecbd 8b02 	vpop	{d8}
 8009972:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009976:	f000 b95f 	b.w	8009c38 <nanf>
 800997a:	4620      	mov	r0, r4
 800997c:	4629      	mov	r1, r5
 800997e:	f7f7 f93b 	bl	8000bf8 <__aeabi_d2f>
 8009982:	ee08 0a10 	vmov	s16, r0
 8009986:	eddf 7a16 	vldr	s15, [pc, #88]	; 80099e0 <strtof+0xbc>
 800998a:	eeb0 7ac8 	vabs.f32	s14, s16
 800998e:	eeb4 7a67 	vcmp.f32	s14, s15
 8009992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009996:	dd11      	ble.n	80099bc <strtof+0x98>
 8009998:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800999c:	4b11      	ldr	r3, [pc, #68]	; (80099e4 <strtof+0xc0>)
 800999e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80099a2:	4620      	mov	r0, r4
 80099a4:	4639      	mov	r1, r7
 80099a6:	f7f7 f8c9 	bl	8000b3c <__aeabi_dcmpun>
 80099aa:	b980      	cbnz	r0, 80099ce <strtof+0xaa>
 80099ac:	4b0d      	ldr	r3, [pc, #52]	; (80099e4 <strtof+0xc0>)
 80099ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80099b2:	4620      	mov	r0, r4
 80099b4:	4639      	mov	r1, r7
 80099b6:	f7f7 f8a3 	bl	8000b00 <__aeabi_dcmple>
 80099ba:	b940      	cbnz	r0, 80099ce <strtof+0xaa>
 80099bc:	ee18 3a10 	vmov	r3, s16
 80099c0:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 80099c4:	d1cd      	bne.n	8009962 <strtof+0x3e>
 80099c6:	4b08      	ldr	r3, [pc, #32]	; (80099e8 <strtof+0xc4>)
 80099c8:	402b      	ands	r3, r5
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d0c9      	beq.n	8009962 <strtof+0x3e>
 80099ce:	f8d8 3000 	ldr.w	r3, [r8]
 80099d2:	2222      	movs	r2, #34	; 0x22
 80099d4:	601a      	str	r2, [r3, #0]
 80099d6:	e7c4      	b.n	8009962 <strtof+0x3e>
 80099d8:	20000084 	.word	0x20000084
 80099dc:	0800d177 	.word	0x0800d177
 80099e0:	7f7fffff 	.word	0x7f7fffff
 80099e4:	7fefffff 	.word	0x7fefffff
 80099e8:	7ff00000 	.word	0x7ff00000
 80099ec:	2000023c 	.word	0x2000023c

080099f0 <_strtol_l.constprop.0>:
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099f6:	d001      	beq.n	80099fc <_strtol_l.constprop.0+0xc>
 80099f8:	2b24      	cmp	r3, #36	; 0x24
 80099fa:	d906      	bls.n	8009a0a <_strtol_l.constprop.0+0x1a>
 80099fc:	f000 f8d6 	bl	8009bac <__errno>
 8009a00:	2316      	movs	r3, #22
 8009a02:	6003      	str	r3, [r0, #0]
 8009a04:	2000      	movs	r0, #0
 8009a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a0a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009af0 <_strtol_l.constprop.0+0x100>
 8009a0e:	460d      	mov	r5, r1
 8009a10:	462e      	mov	r6, r5
 8009a12:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a16:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8009a1a:	f017 0708 	ands.w	r7, r7, #8
 8009a1e:	d1f7      	bne.n	8009a10 <_strtol_l.constprop.0+0x20>
 8009a20:	2c2d      	cmp	r4, #45	; 0x2d
 8009a22:	d132      	bne.n	8009a8a <_strtol_l.constprop.0+0x9a>
 8009a24:	782c      	ldrb	r4, [r5, #0]
 8009a26:	2701      	movs	r7, #1
 8009a28:	1cb5      	adds	r5, r6, #2
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d05b      	beq.n	8009ae6 <_strtol_l.constprop.0+0xf6>
 8009a2e:	2b10      	cmp	r3, #16
 8009a30:	d109      	bne.n	8009a46 <_strtol_l.constprop.0+0x56>
 8009a32:	2c30      	cmp	r4, #48	; 0x30
 8009a34:	d107      	bne.n	8009a46 <_strtol_l.constprop.0+0x56>
 8009a36:	782c      	ldrb	r4, [r5, #0]
 8009a38:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009a3c:	2c58      	cmp	r4, #88	; 0x58
 8009a3e:	d14d      	bne.n	8009adc <_strtol_l.constprop.0+0xec>
 8009a40:	786c      	ldrb	r4, [r5, #1]
 8009a42:	2310      	movs	r3, #16
 8009a44:	3502      	adds	r5, #2
 8009a46:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009a4a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8009a4e:	f04f 0e00 	mov.w	lr, #0
 8009a52:	fbb8 f9f3 	udiv	r9, r8, r3
 8009a56:	4676      	mov	r6, lr
 8009a58:	fb03 8a19 	mls	sl, r3, r9, r8
 8009a5c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009a60:	f1bc 0f09 	cmp.w	ip, #9
 8009a64:	d816      	bhi.n	8009a94 <_strtol_l.constprop.0+0xa4>
 8009a66:	4664      	mov	r4, ip
 8009a68:	42a3      	cmp	r3, r4
 8009a6a:	dd24      	ble.n	8009ab6 <_strtol_l.constprop.0+0xc6>
 8009a6c:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8009a70:	d008      	beq.n	8009a84 <_strtol_l.constprop.0+0x94>
 8009a72:	45b1      	cmp	r9, r6
 8009a74:	d31c      	bcc.n	8009ab0 <_strtol_l.constprop.0+0xc0>
 8009a76:	d101      	bne.n	8009a7c <_strtol_l.constprop.0+0x8c>
 8009a78:	45a2      	cmp	sl, r4
 8009a7a:	db19      	blt.n	8009ab0 <_strtol_l.constprop.0+0xc0>
 8009a7c:	fb06 4603 	mla	r6, r6, r3, r4
 8009a80:	f04f 0e01 	mov.w	lr, #1
 8009a84:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a88:	e7e8      	b.n	8009a5c <_strtol_l.constprop.0+0x6c>
 8009a8a:	2c2b      	cmp	r4, #43	; 0x2b
 8009a8c:	bf04      	itt	eq
 8009a8e:	782c      	ldrbeq	r4, [r5, #0]
 8009a90:	1cb5      	addeq	r5, r6, #2
 8009a92:	e7ca      	b.n	8009a2a <_strtol_l.constprop.0+0x3a>
 8009a94:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009a98:	f1bc 0f19 	cmp.w	ip, #25
 8009a9c:	d801      	bhi.n	8009aa2 <_strtol_l.constprop.0+0xb2>
 8009a9e:	3c37      	subs	r4, #55	; 0x37
 8009aa0:	e7e2      	b.n	8009a68 <_strtol_l.constprop.0+0x78>
 8009aa2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009aa6:	f1bc 0f19 	cmp.w	ip, #25
 8009aaa:	d804      	bhi.n	8009ab6 <_strtol_l.constprop.0+0xc6>
 8009aac:	3c57      	subs	r4, #87	; 0x57
 8009aae:	e7db      	b.n	8009a68 <_strtol_l.constprop.0+0x78>
 8009ab0:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8009ab4:	e7e6      	b.n	8009a84 <_strtol_l.constprop.0+0x94>
 8009ab6:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8009aba:	d105      	bne.n	8009ac8 <_strtol_l.constprop.0+0xd8>
 8009abc:	2322      	movs	r3, #34	; 0x22
 8009abe:	6003      	str	r3, [r0, #0]
 8009ac0:	4646      	mov	r6, r8
 8009ac2:	b942      	cbnz	r2, 8009ad6 <_strtol_l.constprop.0+0xe6>
 8009ac4:	4630      	mov	r0, r6
 8009ac6:	e79e      	b.n	8009a06 <_strtol_l.constprop.0+0x16>
 8009ac8:	b107      	cbz	r7, 8009acc <_strtol_l.constprop.0+0xdc>
 8009aca:	4276      	negs	r6, r6
 8009acc:	2a00      	cmp	r2, #0
 8009ace:	d0f9      	beq.n	8009ac4 <_strtol_l.constprop.0+0xd4>
 8009ad0:	f1be 0f00 	cmp.w	lr, #0
 8009ad4:	d000      	beq.n	8009ad8 <_strtol_l.constprop.0+0xe8>
 8009ad6:	1e69      	subs	r1, r5, #1
 8009ad8:	6011      	str	r1, [r2, #0]
 8009ada:	e7f3      	b.n	8009ac4 <_strtol_l.constprop.0+0xd4>
 8009adc:	2430      	movs	r4, #48	; 0x30
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d1b1      	bne.n	8009a46 <_strtol_l.constprop.0+0x56>
 8009ae2:	2308      	movs	r3, #8
 8009ae4:	e7af      	b.n	8009a46 <_strtol_l.constprop.0+0x56>
 8009ae6:	2c30      	cmp	r4, #48	; 0x30
 8009ae8:	d0a5      	beq.n	8009a36 <_strtol_l.constprop.0+0x46>
 8009aea:	230a      	movs	r3, #10
 8009aec:	e7ab      	b.n	8009a46 <_strtol_l.constprop.0+0x56>
 8009aee:	bf00      	nop
 8009af0:	0800cde9 	.word	0x0800cde9

08009af4 <_strtol_r>:
 8009af4:	f7ff bf7c 	b.w	80099f0 <_strtol_l.constprop.0>

08009af8 <strtol>:
 8009af8:	4613      	mov	r3, r2
 8009afa:	460a      	mov	r2, r1
 8009afc:	4601      	mov	r1, r0
 8009afe:	4802      	ldr	r0, [pc, #8]	; (8009b08 <strtol+0x10>)
 8009b00:	6800      	ldr	r0, [r0, #0]
 8009b02:	f7ff bf75 	b.w	80099f0 <_strtol_l.constprop.0>
 8009b06:	bf00      	nop
 8009b08:	2000023c 	.word	0x2000023c

08009b0c <_fwalk_sglue>:
 8009b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b10:	4607      	mov	r7, r0
 8009b12:	4688      	mov	r8, r1
 8009b14:	4614      	mov	r4, r2
 8009b16:	2600      	movs	r6, #0
 8009b18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b1c:	f1b9 0901 	subs.w	r9, r9, #1
 8009b20:	d505      	bpl.n	8009b2e <_fwalk_sglue+0x22>
 8009b22:	6824      	ldr	r4, [r4, #0]
 8009b24:	2c00      	cmp	r4, #0
 8009b26:	d1f7      	bne.n	8009b18 <_fwalk_sglue+0xc>
 8009b28:	4630      	mov	r0, r6
 8009b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b2e:	89ab      	ldrh	r3, [r5, #12]
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d907      	bls.n	8009b44 <_fwalk_sglue+0x38>
 8009b34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b38:	3301      	adds	r3, #1
 8009b3a:	d003      	beq.n	8009b44 <_fwalk_sglue+0x38>
 8009b3c:	4629      	mov	r1, r5
 8009b3e:	4638      	mov	r0, r7
 8009b40:	47c0      	blx	r8
 8009b42:	4306      	orrs	r6, r0
 8009b44:	3568      	adds	r5, #104	; 0x68
 8009b46:	e7e9      	b.n	8009b1c <_fwalk_sglue+0x10>

08009b48 <strncmp>:
 8009b48:	b510      	push	{r4, lr}
 8009b4a:	b16a      	cbz	r2, 8009b68 <strncmp+0x20>
 8009b4c:	3901      	subs	r1, #1
 8009b4e:	1884      	adds	r4, r0, r2
 8009b50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b54:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d103      	bne.n	8009b64 <strncmp+0x1c>
 8009b5c:	42a0      	cmp	r0, r4
 8009b5e:	d001      	beq.n	8009b64 <strncmp+0x1c>
 8009b60:	2a00      	cmp	r2, #0
 8009b62:	d1f5      	bne.n	8009b50 <strncmp+0x8>
 8009b64:	1ad0      	subs	r0, r2, r3
 8009b66:	bd10      	pop	{r4, pc}
 8009b68:	4610      	mov	r0, r2
 8009b6a:	e7fc      	b.n	8009b66 <strncmp+0x1e>

08009b6c <strncpy>:
 8009b6c:	b510      	push	{r4, lr}
 8009b6e:	3901      	subs	r1, #1
 8009b70:	4603      	mov	r3, r0
 8009b72:	b132      	cbz	r2, 8009b82 <strncpy+0x16>
 8009b74:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009b78:	f803 4b01 	strb.w	r4, [r3], #1
 8009b7c:	3a01      	subs	r2, #1
 8009b7e:	2c00      	cmp	r4, #0
 8009b80:	d1f7      	bne.n	8009b72 <strncpy+0x6>
 8009b82:	441a      	add	r2, r3
 8009b84:	2100      	movs	r1, #0
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d100      	bne.n	8009b8c <strncpy+0x20>
 8009b8a:	bd10      	pop	{r4, pc}
 8009b8c:	f803 1b01 	strb.w	r1, [r3], #1
 8009b90:	e7f9      	b.n	8009b86 <strncpy+0x1a>

08009b92 <memset>:
 8009b92:	4402      	add	r2, r0
 8009b94:	4603      	mov	r3, r0
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d100      	bne.n	8009b9c <memset+0xa>
 8009b9a:	4770      	bx	lr
 8009b9c:	f803 1b01 	strb.w	r1, [r3], #1
 8009ba0:	e7f9      	b.n	8009b96 <memset+0x4>
	...

08009ba4 <_localeconv_r>:
 8009ba4:	4800      	ldr	r0, [pc, #0]	; (8009ba8 <_localeconv_r+0x4>)
 8009ba6:	4770      	bx	lr
 8009ba8:	20000174 	.word	0x20000174

08009bac <__errno>:
 8009bac:	4b01      	ldr	r3, [pc, #4]	; (8009bb4 <__errno+0x8>)
 8009bae:	6818      	ldr	r0, [r3, #0]
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	2000023c 	.word	0x2000023c

08009bb8 <__libc_init_array>:
 8009bb8:	b570      	push	{r4, r5, r6, lr}
 8009bba:	4d0d      	ldr	r5, [pc, #52]	; (8009bf0 <__libc_init_array+0x38>)
 8009bbc:	4c0d      	ldr	r4, [pc, #52]	; (8009bf4 <__libc_init_array+0x3c>)
 8009bbe:	1b64      	subs	r4, r4, r5
 8009bc0:	10a4      	asrs	r4, r4, #2
 8009bc2:	2600      	movs	r6, #0
 8009bc4:	42a6      	cmp	r6, r4
 8009bc6:	d109      	bne.n	8009bdc <__libc_init_array+0x24>
 8009bc8:	4d0b      	ldr	r5, [pc, #44]	; (8009bf8 <__libc_init_array+0x40>)
 8009bca:	4c0c      	ldr	r4, [pc, #48]	; (8009bfc <__libc_init_array+0x44>)
 8009bcc:	f002 fdb8 	bl	800c740 <_init>
 8009bd0:	1b64      	subs	r4, r4, r5
 8009bd2:	10a4      	asrs	r4, r4, #2
 8009bd4:	2600      	movs	r6, #0
 8009bd6:	42a6      	cmp	r6, r4
 8009bd8:	d105      	bne.n	8009be6 <__libc_init_array+0x2e>
 8009bda:	bd70      	pop	{r4, r5, r6, pc}
 8009bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009be0:	4798      	blx	r3
 8009be2:	3601      	adds	r6, #1
 8009be4:	e7ee      	b.n	8009bc4 <__libc_init_array+0xc>
 8009be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bea:	4798      	blx	r3
 8009bec:	3601      	adds	r6, #1
 8009bee:	e7f2      	b.n	8009bd6 <__libc_init_array+0x1e>
 8009bf0:	0800d180 	.word	0x0800d180
 8009bf4:	0800d180 	.word	0x0800d180
 8009bf8:	0800d180 	.word	0x0800d180
 8009bfc:	0800d184 	.word	0x0800d184

08009c00 <__retarget_lock_init_recursive>:
 8009c00:	4770      	bx	lr

08009c02 <__retarget_lock_acquire_recursive>:
 8009c02:	4770      	bx	lr

08009c04 <__retarget_lock_release_recursive>:
 8009c04:	4770      	bx	lr

08009c06 <memcpy>:
 8009c06:	440a      	add	r2, r1
 8009c08:	4291      	cmp	r1, r2
 8009c0a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009c0e:	d100      	bne.n	8009c12 <memcpy+0xc>
 8009c10:	4770      	bx	lr
 8009c12:	b510      	push	{r4, lr}
 8009c14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c1c:	4291      	cmp	r1, r2
 8009c1e:	d1f9      	bne.n	8009c14 <memcpy+0xe>
 8009c20:	bd10      	pop	{r4, pc}
 8009c22:	0000      	movs	r0, r0
 8009c24:	0000      	movs	r0, r0
	...

08009c28 <nan>:
 8009c28:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009c30 <nan+0x8>
 8009c2c:	4770      	bx	lr
 8009c2e:	bf00      	nop
 8009c30:	00000000 	.word	0x00000000
 8009c34:	7ff80000 	.word	0x7ff80000

08009c38 <nanf>:
 8009c38:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009c40 <nanf+0x8>
 8009c3c:	4770      	bx	lr
 8009c3e:	bf00      	nop
 8009c40:	7fc00000 	.word	0x7fc00000

08009c44 <quorem>:
 8009c44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c48:	6903      	ldr	r3, [r0, #16]
 8009c4a:	690c      	ldr	r4, [r1, #16]
 8009c4c:	42a3      	cmp	r3, r4
 8009c4e:	4607      	mov	r7, r0
 8009c50:	db7e      	blt.n	8009d50 <quorem+0x10c>
 8009c52:	3c01      	subs	r4, #1
 8009c54:	f101 0814 	add.w	r8, r1, #20
 8009c58:	f100 0514 	add.w	r5, r0, #20
 8009c5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c60:	9301      	str	r3, [sp, #4]
 8009c62:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009c66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	429a      	cmp	r2, r3
 8009c6e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009c72:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009c76:	fbb2 f6f3 	udiv	r6, r2, r3
 8009c7a:	d331      	bcc.n	8009ce0 <quorem+0x9c>
 8009c7c:	f04f 0e00 	mov.w	lr, #0
 8009c80:	4640      	mov	r0, r8
 8009c82:	46ac      	mov	ip, r5
 8009c84:	46f2      	mov	sl, lr
 8009c86:	f850 2b04 	ldr.w	r2, [r0], #4
 8009c8a:	b293      	uxth	r3, r2
 8009c8c:	fb06 e303 	mla	r3, r6, r3, lr
 8009c90:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009c94:	0c1a      	lsrs	r2, r3, #16
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	ebaa 0303 	sub.w	r3, sl, r3
 8009c9c:	f8dc a000 	ldr.w	sl, [ip]
 8009ca0:	fa13 f38a 	uxtah	r3, r3, sl
 8009ca4:	fb06 220e 	mla	r2, r6, lr, r2
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	9b00      	ldr	r3, [sp, #0]
 8009cac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009cb0:	b292      	uxth	r2, r2
 8009cb2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009cb6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009cba:	f8bd 3000 	ldrh.w	r3, [sp]
 8009cbe:	4581      	cmp	r9, r0
 8009cc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cc4:	f84c 3b04 	str.w	r3, [ip], #4
 8009cc8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009ccc:	d2db      	bcs.n	8009c86 <quorem+0x42>
 8009cce:	f855 300b 	ldr.w	r3, [r5, fp]
 8009cd2:	b92b      	cbnz	r3, 8009ce0 <quorem+0x9c>
 8009cd4:	9b01      	ldr	r3, [sp, #4]
 8009cd6:	3b04      	subs	r3, #4
 8009cd8:	429d      	cmp	r5, r3
 8009cda:	461a      	mov	r2, r3
 8009cdc:	d32c      	bcc.n	8009d38 <quorem+0xf4>
 8009cde:	613c      	str	r4, [r7, #16]
 8009ce0:	4638      	mov	r0, r7
 8009ce2:	f001 ff15 	bl	800bb10 <__mcmp>
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	db22      	blt.n	8009d30 <quorem+0xec>
 8009cea:	3601      	adds	r6, #1
 8009cec:	4629      	mov	r1, r5
 8009cee:	2000      	movs	r0, #0
 8009cf0:	f858 2b04 	ldr.w	r2, [r8], #4
 8009cf4:	f8d1 c000 	ldr.w	ip, [r1]
 8009cf8:	b293      	uxth	r3, r2
 8009cfa:	1ac3      	subs	r3, r0, r3
 8009cfc:	0c12      	lsrs	r2, r2, #16
 8009cfe:	fa13 f38c 	uxtah	r3, r3, ip
 8009d02:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009d06:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d0a:	b29b      	uxth	r3, r3
 8009d0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d10:	45c1      	cmp	r9, r8
 8009d12:	f841 3b04 	str.w	r3, [r1], #4
 8009d16:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009d1a:	d2e9      	bcs.n	8009cf0 <quorem+0xac>
 8009d1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d24:	b922      	cbnz	r2, 8009d30 <quorem+0xec>
 8009d26:	3b04      	subs	r3, #4
 8009d28:	429d      	cmp	r5, r3
 8009d2a:	461a      	mov	r2, r3
 8009d2c:	d30a      	bcc.n	8009d44 <quorem+0x100>
 8009d2e:	613c      	str	r4, [r7, #16]
 8009d30:	4630      	mov	r0, r6
 8009d32:	b003      	add	sp, #12
 8009d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d38:	6812      	ldr	r2, [r2, #0]
 8009d3a:	3b04      	subs	r3, #4
 8009d3c:	2a00      	cmp	r2, #0
 8009d3e:	d1ce      	bne.n	8009cde <quorem+0x9a>
 8009d40:	3c01      	subs	r4, #1
 8009d42:	e7c9      	b.n	8009cd8 <quorem+0x94>
 8009d44:	6812      	ldr	r2, [r2, #0]
 8009d46:	3b04      	subs	r3, #4
 8009d48:	2a00      	cmp	r2, #0
 8009d4a:	d1f0      	bne.n	8009d2e <quorem+0xea>
 8009d4c:	3c01      	subs	r4, #1
 8009d4e:	e7eb      	b.n	8009d28 <quorem+0xe4>
 8009d50:	2000      	movs	r0, #0
 8009d52:	e7ee      	b.n	8009d32 <quorem+0xee>
 8009d54:	0000      	movs	r0, r0
	...

08009d58 <_dtoa_r>:
 8009d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d5c:	ed2d 8b04 	vpush	{d8-d9}
 8009d60:	69c5      	ldr	r5, [r0, #28]
 8009d62:	b093      	sub	sp, #76	; 0x4c
 8009d64:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009d68:	ec57 6b10 	vmov	r6, r7, d0
 8009d6c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009d70:	9107      	str	r1, [sp, #28]
 8009d72:	4604      	mov	r4, r0
 8009d74:	920a      	str	r2, [sp, #40]	; 0x28
 8009d76:	930d      	str	r3, [sp, #52]	; 0x34
 8009d78:	b975      	cbnz	r5, 8009d98 <_dtoa_r+0x40>
 8009d7a:	2010      	movs	r0, #16
 8009d7c:	f001 fa8e 	bl	800b29c <malloc>
 8009d80:	4602      	mov	r2, r0
 8009d82:	61e0      	str	r0, [r4, #28]
 8009d84:	b920      	cbnz	r0, 8009d90 <_dtoa_r+0x38>
 8009d86:	4bae      	ldr	r3, [pc, #696]	; (800a040 <_dtoa_r+0x2e8>)
 8009d88:	21ef      	movs	r1, #239	; 0xef
 8009d8a:	48ae      	ldr	r0, [pc, #696]	; (800a044 <_dtoa_r+0x2ec>)
 8009d8c:	f002 f996 	bl	800c0bc <__assert_func>
 8009d90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009d94:	6005      	str	r5, [r0, #0]
 8009d96:	60c5      	str	r5, [r0, #12]
 8009d98:	69e3      	ldr	r3, [r4, #28]
 8009d9a:	6819      	ldr	r1, [r3, #0]
 8009d9c:	b151      	cbz	r1, 8009db4 <_dtoa_r+0x5c>
 8009d9e:	685a      	ldr	r2, [r3, #4]
 8009da0:	604a      	str	r2, [r1, #4]
 8009da2:	2301      	movs	r3, #1
 8009da4:	4093      	lsls	r3, r2
 8009da6:	608b      	str	r3, [r1, #8]
 8009da8:	4620      	mov	r0, r4
 8009daa:	f001 fc2b 	bl	800b604 <_Bfree>
 8009dae:	69e3      	ldr	r3, [r4, #28]
 8009db0:	2200      	movs	r2, #0
 8009db2:	601a      	str	r2, [r3, #0]
 8009db4:	1e3b      	subs	r3, r7, #0
 8009db6:	bfbb      	ittet	lt
 8009db8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009dbc:	9303      	strlt	r3, [sp, #12]
 8009dbe:	2300      	movge	r3, #0
 8009dc0:	2201      	movlt	r2, #1
 8009dc2:	bfac      	ite	ge
 8009dc4:	f8c8 3000 	strge.w	r3, [r8]
 8009dc8:	f8c8 2000 	strlt.w	r2, [r8]
 8009dcc:	4b9e      	ldr	r3, [pc, #632]	; (800a048 <_dtoa_r+0x2f0>)
 8009dce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009dd2:	ea33 0308 	bics.w	r3, r3, r8
 8009dd6:	d11b      	bne.n	8009e10 <_dtoa_r+0xb8>
 8009dd8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009dda:	f242 730f 	movw	r3, #9999	; 0x270f
 8009dde:	6013      	str	r3, [r2, #0]
 8009de0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009de4:	4333      	orrs	r3, r6
 8009de6:	f000 8593 	beq.w	800a910 <_dtoa_r+0xbb8>
 8009dea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009dec:	b963      	cbnz	r3, 8009e08 <_dtoa_r+0xb0>
 8009dee:	4b97      	ldr	r3, [pc, #604]	; (800a04c <_dtoa_r+0x2f4>)
 8009df0:	e027      	b.n	8009e42 <_dtoa_r+0xea>
 8009df2:	4b97      	ldr	r3, [pc, #604]	; (800a050 <_dtoa_r+0x2f8>)
 8009df4:	9300      	str	r3, [sp, #0]
 8009df6:	3308      	adds	r3, #8
 8009df8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009dfa:	6013      	str	r3, [r2, #0]
 8009dfc:	9800      	ldr	r0, [sp, #0]
 8009dfe:	b013      	add	sp, #76	; 0x4c
 8009e00:	ecbd 8b04 	vpop	{d8-d9}
 8009e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e08:	4b90      	ldr	r3, [pc, #576]	; (800a04c <_dtoa_r+0x2f4>)
 8009e0a:	9300      	str	r3, [sp, #0]
 8009e0c:	3303      	adds	r3, #3
 8009e0e:	e7f3      	b.n	8009df8 <_dtoa_r+0xa0>
 8009e10:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009e14:	2200      	movs	r2, #0
 8009e16:	ec51 0b17 	vmov	r0, r1, d7
 8009e1a:	eeb0 8a47 	vmov.f32	s16, s14
 8009e1e:	eef0 8a67 	vmov.f32	s17, s15
 8009e22:	2300      	movs	r3, #0
 8009e24:	f7f6 fe58 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e28:	4681      	mov	r9, r0
 8009e2a:	b160      	cbz	r0, 8009e46 <_dtoa_r+0xee>
 8009e2c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e2e:	2301      	movs	r3, #1
 8009e30:	6013      	str	r3, [r2, #0]
 8009e32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	f000 8568 	beq.w	800a90a <_dtoa_r+0xbb2>
 8009e3a:	4b86      	ldr	r3, [pc, #536]	; (800a054 <_dtoa_r+0x2fc>)
 8009e3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009e3e:	6013      	str	r3, [r2, #0]
 8009e40:	3b01      	subs	r3, #1
 8009e42:	9300      	str	r3, [sp, #0]
 8009e44:	e7da      	b.n	8009dfc <_dtoa_r+0xa4>
 8009e46:	aa10      	add	r2, sp, #64	; 0x40
 8009e48:	a911      	add	r1, sp, #68	; 0x44
 8009e4a:	4620      	mov	r0, r4
 8009e4c:	eeb0 0a48 	vmov.f32	s0, s16
 8009e50:	eef0 0a68 	vmov.f32	s1, s17
 8009e54:	f001 ff72 	bl	800bd3c <__d2b>
 8009e58:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009e5c:	4682      	mov	sl, r0
 8009e5e:	2d00      	cmp	r5, #0
 8009e60:	d07f      	beq.n	8009f62 <_dtoa_r+0x20a>
 8009e62:	ee18 3a90 	vmov	r3, s17
 8009e66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e6a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009e6e:	ec51 0b18 	vmov	r0, r1, d8
 8009e72:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009e76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009e7a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009e7e:	4619      	mov	r1, r3
 8009e80:	2200      	movs	r2, #0
 8009e82:	4b75      	ldr	r3, [pc, #468]	; (800a058 <_dtoa_r+0x300>)
 8009e84:	f7f6 fa08 	bl	8000298 <__aeabi_dsub>
 8009e88:	a367      	add	r3, pc, #412	; (adr r3, 800a028 <_dtoa_r+0x2d0>)
 8009e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e8e:	f7f6 fbbb 	bl	8000608 <__aeabi_dmul>
 8009e92:	a367      	add	r3, pc, #412	; (adr r3, 800a030 <_dtoa_r+0x2d8>)
 8009e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e98:	f7f6 fa00 	bl	800029c <__adddf3>
 8009e9c:	4606      	mov	r6, r0
 8009e9e:	4628      	mov	r0, r5
 8009ea0:	460f      	mov	r7, r1
 8009ea2:	f7f6 fb47 	bl	8000534 <__aeabi_i2d>
 8009ea6:	a364      	add	r3, pc, #400	; (adr r3, 800a038 <_dtoa_r+0x2e0>)
 8009ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eac:	f7f6 fbac 	bl	8000608 <__aeabi_dmul>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	460b      	mov	r3, r1
 8009eb4:	4630      	mov	r0, r6
 8009eb6:	4639      	mov	r1, r7
 8009eb8:	f7f6 f9f0 	bl	800029c <__adddf3>
 8009ebc:	4606      	mov	r6, r0
 8009ebe:	460f      	mov	r7, r1
 8009ec0:	f7f6 fe52 	bl	8000b68 <__aeabi_d2iz>
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	4683      	mov	fp, r0
 8009ec8:	2300      	movs	r3, #0
 8009eca:	4630      	mov	r0, r6
 8009ecc:	4639      	mov	r1, r7
 8009ece:	f7f6 fe0d 	bl	8000aec <__aeabi_dcmplt>
 8009ed2:	b148      	cbz	r0, 8009ee8 <_dtoa_r+0x190>
 8009ed4:	4658      	mov	r0, fp
 8009ed6:	f7f6 fb2d 	bl	8000534 <__aeabi_i2d>
 8009eda:	4632      	mov	r2, r6
 8009edc:	463b      	mov	r3, r7
 8009ede:	f7f6 fdfb 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ee2:	b908      	cbnz	r0, 8009ee8 <_dtoa_r+0x190>
 8009ee4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009ee8:	f1bb 0f16 	cmp.w	fp, #22
 8009eec:	d857      	bhi.n	8009f9e <_dtoa_r+0x246>
 8009eee:	4b5b      	ldr	r3, [pc, #364]	; (800a05c <_dtoa_r+0x304>)
 8009ef0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef8:	ec51 0b18 	vmov	r0, r1, d8
 8009efc:	f7f6 fdf6 	bl	8000aec <__aeabi_dcmplt>
 8009f00:	2800      	cmp	r0, #0
 8009f02:	d04e      	beq.n	8009fa2 <_dtoa_r+0x24a>
 8009f04:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009f08:	2300      	movs	r3, #0
 8009f0a:	930c      	str	r3, [sp, #48]	; 0x30
 8009f0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f0e:	1b5b      	subs	r3, r3, r5
 8009f10:	1e5a      	subs	r2, r3, #1
 8009f12:	bf45      	ittet	mi
 8009f14:	f1c3 0301 	rsbmi	r3, r3, #1
 8009f18:	9305      	strmi	r3, [sp, #20]
 8009f1a:	2300      	movpl	r3, #0
 8009f1c:	2300      	movmi	r3, #0
 8009f1e:	9206      	str	r2, [sp, #24]
 8009f20:	bf54      	ite	pl
 8009f22:	9305      	strpl	r3, [sp, #20]
 8009f24:	9306      	strmi	r3, [sp, #24]
 8009f26:	f1bb 0f00 	cmp.w	fp, #0
 8009f2a:	db3c      	blt.n	8009fa6 <_dtoa_r+0x24e>
 8009f2c:	9b06      	ldr	r3, [sp, #24]
 8009f2e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009f32:	445b      	add	r3, fp
 8009f34:	9306      	str	r3, [sp, #24]
 8009f36:	2300      	movs	r3, #0
 8009f38:	9308      	str	r3, [sp, #32]
 8009f3a:	9b07      	ldr	r3, [sp, #28]
 8009f3c:	2b09      	cmp	r3, #9
 8009f3e:	d868      	bhi.n	800a012 <_dtoa_r+0x2ba>
 8009f40:	2b05      	cmp	r3, #5
 8009f42:	bfc4      	itt	gt
 8009f44:	3b04      	subgt	r3, #4
 8009f46:	9307      	strgt	r3, [sp, #28]
 8009f48:	9b07      	ldr	r3, [sp, #28]
 8009f4a:	f1a3 0302 	sub.w	r3, r3, #2
 8009f4e:	bfcc      	ite	gt
 8009f50:	2500      	movgt	r5, #0
 8009f52:	2501      	movle	r5, #1
 8009f54:	2b03      	cmp	r3, #3
 8009f56:	f200 8085 	bhi.w	800a064 <_dtoa_r+0x30c>
 8009f5a:	e8df f003 	tbb	[pc, r3]
 8009f5e:	3b2e      	.short	0x3b2e
 8009f60:	5839      	.short	0x5839
 8009f62:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009f66:	441d      	add	r5, r3
 8009f68:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009f6c:	2b20      	cmp	r3, #32
 8009f6e:	bfc1      	itttt	gt
 8009f70:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009f74:	fa08 f803 	lslgt.w	r8, r8, r3
 8009f78:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8009f7c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009f80:	bfd6      	itet	le
 8009f82:	f1c3 0320 	rsble	r3, r3, #32
 8009f86:	ea48 0003 	orrgt.w	r0, r8, r3
 8009f8a:	fa06 f003 	lslle.w	r0, r6, r3
 8009f8e:	f7f6 fac1 	bl	8000514 <__aeabi_ui2d>
 8009f92:	2201      	movs	r2, #1
 8009f94:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009f98:	3d01      	subs	r5, #1
 8009f9a:	920e      	str	r2, [sp, #56]	; 0x38
 8009f9c:	e76f      	b.n	8009e7e <_dtoa_r+0x126>
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	e7b3      	b.n	8009f0a <_dtoa_r+0x1b2>
 8009fa2:	900c      	str	r0, [sp, #48]	; 0x30
 8009fa4:	e7b2      	b.n	8009f0c <_dtoa_r+0x1b4>
 8009fa6:	9b05      	ldr	r3, [sp, #20]
 8009fa8:	eba3 030b 	sub.w	r3, r3, fp
 8009fac:	9305      	str	r3, [sp, #20]
 8009fae:	f1cb 0300 	rsb	r3, fp, #0
 8009fb2:	9308      	str	r3, [sp, #32]
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	930b      	str	r3, [sp, #44]	; 0x2c
 8009fb8:	e7bf      	b.n	8009f3a <_dtoa_r+0x1e2>
 8009fba:	2300      	movs	r3, #0
 8009fbc:	9309      	str	r3, [sp, #36]	; 0x24
 8009fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	dc52      	bgt.n	800a06a <_dtoa_r+0x312>
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	9301      	str	r3, [sp, #4]
 8009fc8:	9304      	str	r3, [sp, #16]
 8009fca:	461a      	mov	r2, r3
 8009fcc:	920a      	str	r2, [sp, #40]	; 0x28
 8009fce:	e00b      	b.n	8009fe8 <_dtoa_r+0x290>
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	e7f3      	b.n	8009fbc <_dtoa_r+0x264>
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	9309      	str	r3, [sp, #36]	; 0x24
 8009fd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fda:	445b      	add	r3, fp
 8009fdc:	9301      	str	r3, [sp, #4]
 8009fde:	3301      	adds	r3, #1
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	9304      	str	r3, [sp, #16]
 8009fe4:	bfb8      	it	lt
 8009fe6:	2301      	movlt	r3, #1
 8009fe8:	69e0      	ldr	r0, [r4, #28]
 8009fea:	2100      	movs	r1, #0
 8009fec:	2204      	movs	r2, #4
 8009fee:	f102 0614 	add.w	r6, r2, #20
 8009ff2:	429e      	cmp	r6, r3
 8009ff4:	d93d      	bls.n	800a072 <_dtoa_r+0x31a>
 8009ff6:	6041      	str	r1, [r0, #4]
 8009ff8:	4620      	mov	r0, r4
 8009ffa:	f001 fac3 	bl	800b584 <_Balloc>
 8009ffe:	9000      	str	r0, [sp, #0]
 800a000:	2800      	cmp	r0, #0
 800a002:	d139      	bne.n	800a078 <_dtoa_r+0x320>
 800a004:	4b16      	ldr	r3, [pc, #88]	; (800a060 <_dtoa_r+0x308>)
 800a006:	4602      	mov	r2, r0
 800a008:	f240 11af 	movw	r1, #431	; 0x1af
 800a00c:	e6bd      	b.n	8009d8a <_dtoa_r+0x32>
 800a00e:	2301      	movs	r3, #1
 800a010:	e7e1      	b.n	8009fd6 <_dtoa_r+0x27e>
 800a012:	2501      	movs	r5, #1
 800a014:	2300      	movs	r3, #0
 800a016:	9307      	str	r3, [sp, #28]
 800a018:	9509      	str	r5, [sp, #36]	; 0x24
 800a01a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a01e:	9301      	str	r3, [sp, #4]
 800a020:	9304      	str	r3, [sp, #16]
 800a022:	2200      	movs	r2, #0
 800a024:	2312      	movs	r3, #18
 800a026:	e7d1      	b.n	8009fcc <_dtoa_r+0x274>
 800a028:	636f4361 	.word	0x636f4361
 800a02c:	3fd287a7 	.word	0x3fd287a7
 800a030:	8b60c8b3 	.word	0x8b60c8b3
 800a034:	3fc68a28 	.word	0x3fc68a28
 800a038:	509f79fb 	.word	0x509f79fb
 800a03c:	3fd34413 	.word	0x3fd34413
 800a040:	0800cef6 	.word	0x0800cef6
 800a044:	0800cf0d 	.word	0x0800cf0d
 800a048:	7ff00000 	.word	0x7ff00000
 800a04c:	0800cef2 	.word	0x0800cef2
 800a050:	0800cee9 	.word	0x0800cee9
 800a054:	0800cd61 	.word	0x0800cd61
 800a058:	3ff80000 	.word	0x3ff80000
 800a05c:	0800d068 	.word	0x0800d068
 800a060:	0800cf65 	.word	0x0800cf65
 800a064:	2301      	movs	r3, #1
 800a066:	9309      	str	r3, [sp, #36]	; 0x24
 800a068:	e7d7      	b.n	800a01a <_dtoa_r+0x2c2>
 800a06a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a06c:	9301      	str	r3, [sp, #4]
 800a06e:	9304      	str	r3, [sp, #16]
 800a070:	e7ba      	b.n	8009fe8 <_dtoa_r+0x290>
 800a072:	3101      	adds	r1, #1
 800a074:	0052      	lsls	r2, r2, #1
 800a076:	e7ba      	b.n	8009fee <_dtoa_r+0x296>
 800a078:	69e3      	ldr	r3, [r4, #28]
 800a07a:	9a00      	ldr	r2, [sp, #0]
 800a07c:	601a      	str	r2, [r3, #0]
 800a07e:	9b04      	ldr	r3, [sp, #16]
 800a080:	2b0e      	cmp	r3, #14
 800a082:	f200 80a8 	bhi.w	800a1d6 <_dtoa_r+0x47e>
 800a086:	2d00      	cmp	r5, #0
 800a088:	f000 80a5 	beq.w	800a1d6 <_dtoa_r+0x47e>
 800a08c:	f1bb 0f00 	cmp.w	fp, #0
 800a090:	dd38      	ble.n	800a104 <_dtoa_r+0x3ac>
 800a092:	4bc0      	ldr	r3, [pc, #768]	; (800a394 <_dtoa_r+0x63c>)
 800a094:	f00b 020f 	and.w	r2, fp, #15
 800a098:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a09c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a0a0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a0a4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a0a8:	d019      	beq.n	800a0de <_dtoa_r+0x386>
 800a0aa:	4bbb      	ldr	r3, [pc, #748]	; (800a398 <_dtoa_r+0x640>)
 800a0ac:	ec51 0b18 	vmov	r0, r1, d8
 800a0b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a0b4:	f7f6 fbd2 	bl	800085c <__aeabi_ddiv>
 800a0b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0bc:	f008 080f 	and.w	r8, r8, #15
 800a0c0:	2503      	movs	r5, #3
 800a0c2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a398 <_dtoa_r+0x640>
 800a0c6:	f1b8 0f00 	cmp.w	r8, #0
 800a0ca:	d10a      	bne.n	800a0e2 <_dtoa_r+0x38a>
 800a0cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0d0:	4632      	mov	r2, r6
 800a0d2:	463b      	mov	r3, r7
 800a0d4:	f7f6 fbc2 	bl	800085c <__aeabi_ddiv>
 800a0d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0dc:	e02b      	b.n	800a136 <_dtoa_r+0x3de>
 800a0de:	2502      	movs	r5, #2
 800a0e0:	e7ef      	b.n	800a0c2 <_dtoa_r+0x36a>
 800a0e2:	f018 0f01 	tst.w	r8, #1
 800a0e6:	d008      	beq.n	800a0fa <_dtoa_r+0x3a2>
 800a0e8:	4630      	mov	r0, r6
 800a0ea:	4639      	mov	r1, r7
 800a0ec:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a0f0:	f7f6 fa8a 	bl	8000608 <__aeabi_dmul>
 800a0f4:	3501      	adds	r5, #1
 800a0f6:	4606      	mov	r6, r0
 800a0f8:	460f      	mov	r7, r1
 800a0fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a0fe:	f109 0908 	add.w	r9, r9, #8
 800a102:	e7e0      	b.n	800a0c6 <_dtoa_r+0x36e>
 800a104:	f000 809f 	beq.w	800a246 <_dtoa_r+0x4ee>
 800a108:	f1cb 0600 	rsb	r6, fp, #0
 800a10c:	4ba1      	ldr	r3, [pc, #644]	; (800a394 <_dtoa_r+0x63c>)
 800a10e:	4fa2      	ldr	r7, [pc, #648]	; (800a398 <_dtoa_r+0x640>)
 800a110:	f006 020f 	and.w	r2, r6, #15
 800a114:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a11c:	ec51 0b18 	vmov	r0, r1, d8
 800a120:	f7f6 fa72 	bl	8000608 <__aeabi_dmul>
 800a124:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a128:	1136      	asrs	r6, r6, #4
 800a12a:	2300      	movs	r3, #0
 800a12c:	2502      	movs	r5, #2
 800a12e:	2e00      	cmp	r6, #0
 800a130:	d17e      	bne.n	800a230 <_dtoa_r+0x4d8>
 800a132:	2b00      	cmp	r3, #0
 800a134:	d1d0      	bne.n	800a0d8 <_dtoa_r+0x380>
 800a136:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a138:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	f000 8084 	beq.w	800a24a <_dtoa_r+0x4f2>
 800a142:	4b96      	ldr	r3, [pc, #600]	; (800a39c <_dtoa_r+0x644>)
 800a144:	2200      	movs	r2, #0
 800a146:	4640      	mov	r0, r8
 800a148:	4649      	mov	r1, r9
 800a14a:	f7f6 fccf 	bl	8000aec <__aeabi_dcmplt>
 800a14e:	2800      	cmp	r0, #0
 800a150:	d07b      	beq.n	800a24a <_dtoa_r+0x4f2>
 800a152:	9b04      	ldr	r3, [sp, #16]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d078      	beq.n	800a24a <_dtoa_r+0x4f2>
 800a158:	9b01      	ldr	r3, [sp, #4]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	dd39      	ble.n	800a1d2 <_dtoa_r+0x47a>
 800a15e:	4b90      	ldr	r3, [pc, #576]	; (800a3a0 <_dtoa_r+0x648>)
 800a160:	2200      	movs	r2, #0
 800a162:	4640      	mov	r0, r8
 800a164:	4649      	mov	r1, r9
 800a166:	f7f6 fa4f 	bl	8000608 <__aeabi_dmul>
 800a16a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a16e:	9e01      	ldr	r6, [sp, #4]
 800a170:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800a174:	3501      	adds	r5, #1
 800a176:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a17a:	4628      	mov	r0, r5
 800a17c:	f7f6 f9da 	bl	8000534 <__aeabi_i2d>
 800a180:	4642      	mov	r2, r8
 800a182:	464b      	mov	r3, r9
 800a184:	f7f6 fa40 	bl	8000608 <__aeabi_dmul>
 800a188:	4b86      	ldr	r3, [pc, #536]	; (800a3a4 <_dtoa_r+0x64c>)
 800a18a:	2200      	movs	r2, #0
 800a18c:	f7f6 f886 	bl	800029c <__adddf3>
 800a190:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a194:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a198:	9303      	str	r3, [sp, #12]
 800a19a:	2e00      	cmp	r6, #0
 800a19c:	d158      	bne.n	800a250 <_dtoa_r+0x4f8>
 800a19e:	4b82      	ldr	r3, [pc, #520]	; (800a3a8 <_dtoa_r+0x650>)
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	4640      	mov	r0, r8
 800a1a4:	4649      	mov	r1, r9
 800a1a6:	f7f6 f877 	bl	8000298 <__aeabi_dsub>
 800a1aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a1ae:	4680      	mov	r8, r0
 800a1b0:	4689      	mov	r9, r1
 800a1b2:	f7f6 fcb9 	bl	8000b28 <__aeabi_dcmpgt>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	f040 8296 	bne.w	800a6e8 <_dtoa_r+0x990>
 800a1bc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a1c0:	4640      	mov	r0, r8
 800a1c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a1c6:	4649      	mov	r1, r9
 800a1c8:	f7f6 fc90 	bl	8000aec <__aeabi_dcmplt>
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	f040 8289 	bne.w	800a6e4 <_dtoa_r+0x98c>
 800a1d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a1d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	f2c0 814e 	blt.w	800a47a <_dtoa_r+0x722>
 800a1de:	f1bb 0f0e 	cmp.w	fp, #14
 800a1e2:	f300 814a 	bgt.w	800a47a <_dtoa_r+0x722>
 800a1e6:	4b6b      	ldr	r3, [pc, #428]	; (800a394 <_dtoa_r+0x63c>)
 800a1e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a1ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a1f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	f280 80dc 	bge.w	800a3b0 <_dtoa_r+0x658>
 800a1f8:	9b04      	ldr	r3, [sp, #16]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	f300 80d8 	bgt.w	800a3b0 <_dtoa_r+0x658>
 800a200:	f040 826f 	bne.w	800a6e2 <_dtoa_r+0x98a>
 800a204:	4b68      	ldr	r3, [pc, #416]	; (800a3a8 <_dtoa_r+0x650>)
 800a206:	2200      	movs	r2, #0
 800a208:	4640      	mov	r0, r8
 800a20a:	4649      	mov	r1, r9
 800a20c:	f7f6 f9fc 	bl	8000608 <__aeabi_dmul>
 800a210:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a214:	f7f6 fc7e 	bl	8000b14 <__aeabi_dcmpge>
 800a218:	9e04      	ldr	r6, [sp, #16]
 800a21a:	4637      	mov	r7, r6
 800a21c:	2800      	cmp	r0, #0
 800a21e:	f040 8245 	bne.w	800a6ac <_dtoa_r+0x954>
 800a222:	9d00      	ldr	r5, [sp, #0]
 800a224:	2331      	movs	r3, #49	; 0x31
 800a226:	f805 3b01 	strb.w	r3, [r5], #1
 800a22a:	f10b 0b01 	add.w	fp, fp, #1
 800a22e:	e241      	b.n	800a6b4 <_dtoa_r+0x95c>
 800a230:	07f2      	lsls	r2, r6, #31
 800a232:	d505      	bpl.n	800a240 <_dtoa_r+0x4e8>
 800a234:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a238:	f7f6 f9e6 	bl	8000608 <__aeabi_dmul>
 800a23c:	3501      	adds	r5, #1
 800a23e:	2301      	movs	r3, #1
 800a240:	1076      	asrs	r6, r6, #1
 800a242:	3708      	adds	r7, #8
 800a244:	e773      	b.n	800a12e <_dtoa_r+0x3d6>
 800a246:	2502      	movs	r5, #2
 800a248:	e775      	b.n	800a136 <_dtoa_r+0x3de>
 800a24a:	9e04      	ldr	r6, [sp, #16]
 800a24c:	465f      	mov	r7, fp
 800a24e:	e792      	b.n	800a176 <_dtoa_r+0x41e>
 800a250:	9900      	ldr	r1, [sp, #0]
 800a252:	4b50      	ldr	r3, [pc, #320]	; (800a394 <_dtoa_r+0x63c>)
 800a254:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a258:	4431      	add	r1, r6
 800a25a:	9102      	str	r1, [sp, #8]
 800a25c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a25e:	eeb0 9a47 	vmov.f32	s18, s14
 800a262:	eef0 9a67 	vmov.f32	s19, s15
 800a266:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a26a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a26e:	2900      	cmp	r1, #0
 800a270:	d044      	beq.n	800a2fc <_dtoa_r+0x5a4>
 800a272:	494e      	ldr	r1, [pc, #312]	; (800a3ac <_dtoa_r+0x654>)
 800a274:	2000      	movs	r0, #0
 800a276:	f7f6 faf1 	bl	800085c <__aeabi_ddiv>
 800a27a:	ec53 2b19 	vmov	r2, r3, d9
 800a27e:	f7f6 f80b 	bl	8000298 <__aeabi_dsub>
 800a282:	9d00      	ldr	r5, [sp, #0]
 800a284:	ec41 0b19 	vmov	d9, r0, r1
 800a288:	4649      	mov	r1, r9
 800a28a:	4640      	mov	r0, r8
 800a28c:	f7f6 fc6c 	bl	8000b68 <__aeabi_d2iz>
 800a290:	4606      	mov	r6, r0
 800a292:	f7f6 f94f 	bl	8000534 <__aeabi_i2d>
 800a296:	4602      	mov	r2, r0
 800a298:	460b      	mov	r3, r1
 800a29a:	4640      	mov	r0, r8
 800a29c:	4649      	mov	r1, r9
 800a29e:	f7f5 fffb 	bl	8000298 <__aeabi_dsub>
 800a2a2:	3630      	adds	r6, #48	; 0x30
 800a2a4:	f805 6b01 	strb.w	r6, [r5], #1
 800a2a8:	ec53 2b19 	vmov	r2, r3, d9
 800a2ac:	4680      	mov	r8, r0
 800a2ae:	4689      	mov	r9, r1
 800a2b0:	f7f6 fc1c 	bl	8000aec <__aeabi_dcmplt>
 800a2b4:	2800      	cmp	r0, #0
 800a2b6:	d164      	bne.n	800a382 <_dtoa_r+0x62a>
 800a2b8:	4642      	mov	r2, r8
 800a2ba:	464b      	mov	r3, r9
 800a2bc:	4937      	ldr	r1, [pc, #220]	; (800a39c <_dtoa_r+0x644>)
 800a2be:	2000      	movs	r0, #0
 800a2c0:	f7f5 ffea 	bl	8000298 <__aeabi_dsub>
 800a2c4:	ec53 2b19 	vmov	r2, r3, d9
 800a2c8:	f7f6 fc10 	bl	8000aec <__aeabi_dcmplt>
 800a2cc:	2800      	cmp	r0, #0
 800a2ce:	f040 80b6 	bne.w	800a43e <_dtoa_r+0x6e6>
 800a2d2:	9b02      	ldr	r3, [sp, #8]
 800a2d4:	429d      	cmp	r5, r3
 800a2d6:	f43f af7c 	beq.w	800a1d2 <_dtoa_r+0x47a>
 800a2da:	4b31      	ldr	r3, [pc, #196]	; (800a3a0 <_dtoa_r+0x648>)
 800a2dc:	ec51 0b19 	vmov	r0, r1, d9
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	f7f6 f991 	bl	8000608 <__aeabi_dmul>
 800a2e6:	4b2e      	ldr	r3, [pc, #184]	; (800a3a0 <_dtoa_r+0x648>)
 800a2e8:	ec41 0b19 	vmov	d9, r0, r1
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	4640      	mov	r0, r8
 800a2f0:	4649      	mov	r1, r9
 800a2f2:	f7f6 f989 	bl	8000608 <__aeabi_dmul>
 800a2f6:	4680      	mov	r8, r0
 800a2f8:	4689      	mov	r9, r1
 800a2fa:	e7c5      	b.n	800a288 <_dtoa_r+0x530>
 800a2fc:	ec51 0b17 	vmov	r0, r1, d7
 800a300:	f7f6 f982 	bl	8000608 <__aeabi_dmul>
 800a304:	9b02      	ldr	r3, [sp, #8]
 800a306:	9d00      	ldr	r5, [sp, #0]
 800a308:	930f      	str	r3, [sp, #60]	; 0x3c
 800a30a:	ec41 0b19 	vmov	d9, r0, r1
 800a30e:	4649      	mov	r1, r9
 800a310:	4640      	mov	r0, r8
 800a312:	f7f6 fc29 	bl	8000b68 <__aeabi_d2iz>
 800a316:	4606      	mov	r6, r0
 800a318:	f7f6 f90c 	bl	8000534 <__aeabi_i2d>
 800a31c:	3630      	adds	r6, #48	; 0x30
 800a31e:	4602      	mov	r2, r0
 800a320:	460b      	mov	r3, r1
 800a322:	4640      	mov	r0, r8
 800a324:	4649      	mov	r1, r9
 800a326:	f7f5 ffb7 	bl	8000298 <__aeabi_dsub>
 800a32a:	f805 6b01 	strb.w	r6, [r5], #1
 800a32e:	9b02      	ldr	r3, [sp, #8]
 800a330:	429d      	cmp	r5, r3
 800a332:	4680      	mov	r8, r0
 800a334:	4689      	mov	r9, r1
 800a336:	f04f 0200 	mov.w	r2, #0
 800a33a:	d124      	bne.n	800a386 <_dtoa_r+0x62e>
 800a33c:	4b1b      	ldr	r3, [pc, #108]	; (800a3ac <_dtoa_r+0x654>)
 800a33e:	ec51 0b19 	vmov	r0, r1, d9
 800a342:	f7f5 ffab 	bl	800029c <__adddf3>
 800a346:	4602      	mov	r2, r0
 800a348:	460b      	mov	r3, r1
 800a34a:	4640      	mov	r0, r8
 800a34c:	4649      	mov	r1, r9
 800a34e:	f7f6 fbeb 	bl	8000b28 <__aeabi_dcmpgt>
 800a352:	2800      	cmp	r0, #0
 800a354:	d173      	bne.n	800a43e <_dtoa_r+0x6e6>
 800a356:	ec53 2b19 	vmov	r2, r3, d9
 800a35a:	4914      	ldr	r1, [pc, #80]	; (800a3ac <_dtoa_r+0x654>)
 800a35c:	2000      	movs	r0, #0
 800a35e:	f7f5 ff9b 	bl	8000298 <__aeabi_dsub>
 800a362:	4602      	mov	r2, r0
 800a364:	460b      	mov	r3, r1
 800a366:	4640      	mov	r0, r8
 800a368:	4649      	mov	r1, r9
 800a36a:	f7f6 fbbf 	bl	8000aec <__aeabi_dcmplt>
 800a36e:	2800      	cmp	r0, #0
 800a370:	f43f af2f 	beq.w	800a1d2 <_dtoa_r+0x47a>
 800a374:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a376:	1e6b      	subs	r3, r5, #1
 800a378:	930f      	str	r3, [sp, #60]	; 0x3c
 800a37a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a37e:	2b30      	cmp	r3, #48	; 0x30
 800a380:	d0f8      	beq.n	800a374 <_dtoa_r+0x61c>
 800a382:	46bb      	mov	fp, r7
 800a384:	e04a      	b.n	800a41c <_dtoa_r+0x6c4>
 800a386:	4b06      	ldr	r3, [pc, #24]	; (800a3a0 <_dtoa_r+0x648>)
 800a388:	f7f6 f93e 	bl	8000608 <__aeabi_dmul>
 800a38c:	4680      	mov	r8, r0
 800a38e:	4689      	mov	r9, r1
 800a390:	e7bd      	b.n	800a30e <_dtoa_r+0x5b6>
 800a392:	bf00      	nop
 800a394:	0800d068 	.word	0x0800d068
 800a398:	0800d040 	.word	0x0800d040
 800a39c:	3ff00000 	.word	0x3ff00000
 800a3a0:	40240000 	.word	0x40240000
 800a3a4:	401c0000 	.word	0x401c0000
 800a3a8:	40140000 	.word	0x40140000
 800a3ac:	3fe00000 	.word	0x3fe00000
 800a3b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a3b4:	9d00      	ldr	r5, [sp, #0]
 800a3b6:	4642      	mov	r2, r8
 800a3b8:	464b      	mov	r3, r9
 800a3ba:	4630      	mov	r0, r6
 800a3bc:	4639      	mov	r1, r7
 800a3be:	f7f6 fa4d 	bl	800085c <__aeabi_ddiv>
 800a3c2:	f7f6 fbd1 	bl	8000b68 <__aeabi_d2iz>
 800a3c6:	9001      	str	r0, [sp, #4]
 800a3c8:	f7f6 f8b4 	bl	8000534 <__aeabi_i2d>
 800a3cc:	4642      	mov	r2, r8
 800a3ce:	464b      	mov	r3, r9
 800a3d0:	f7f6 f91a 	bl	8000608 <__aeabi_dmul>
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	4630      	mov	r0, r6
 800a3da:	4639      	mov	r1, r7
 800a3dc:	f7f5 ff5c 	bl	8000298 <__aeabi_dsub>
 800a3e0:	9e01      	ldr	r6, [sp, #4]
 800a3e2:	9f04      	ldr	r7, [sp, #16]
 800a3e4:	3630      	adds	r6, #48	; 0x30
 800a3e6:	f805 6b01 	strb.w	r6, [r5], #1
 800a3ea:	9e00      	ldr	r6, [sp, #0]
 800a3ec:	1bae      	subs	r6, r5, r6
 800a3ee:	42b7      	cmp	r7, r6
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	460b      	mov	r3, r1
 800a3f4:	d134      	bne.n	800a460 <_dtoa_r+0x708>
 800a3f6:	f7f5 ff51 	bl	800029c <__adddf3>
 800a3fa:	4642      	mov	r2, r8
 800a3fc:	464b      	mov	r3, r9
 800a3fe:	4606      	mov	r6, r0
 800a400:	460f      	mov	r7, r1
 800a402:	f7f6 fb91 	bl	8000b28 <__aeabi_dcmpgt>
 800a406:	b9c8      	cbnz	r0, 800a43c <_dtoa_r+0x6e4>
 800a408:	4642      	mov	r2, r8
 800a40a:	464b      	mov	r3, r9
 800a40c:	4630      	mov	r0, r6
 800a40e:	4639      	mov	r1, r7
 800a410:	f7f6 fb62 	bl	8000ad8 <__aeabi_dcmpeq>
 800a414:	b110      	cbz	r0, 800a41c <_dtoa_r+0x6c4>
 800a416:	9b01      	ldr	r3, [sp, #4]
 800a418:	07db      	lsls	r3, r3, #31
 800a41a:	d40f      	bmi.n	800a43c <_dtoa_r+0x6e4>
 800a41c:	4651      	mov	r1, sl
 800a41e:	4620      	mov	r0, r4
 800a420:	f001 f8f0 	bl	800b604 <_Bfree>
 800a424:	2300      	movs	r3, #0
 800a426:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a428:	702b      	strb	r3, [r5, #0]
 800a42a:	f10b 0301 	add.w	r3, fp, #1
 800a42e:	6013      	str	r3, [r2, #0]
 800a430:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a432:	2b00      	cmp	r3, #0
 800a434:	f43f ace2 	beq.w	8009dfc <_dtoa_r+0xa4>
 800a438:	601d      	str	r5, [r3, #0]
 800a43a:	e4df      	b.n	8009dfc <_dtoa_r+0xa4>
 800a43c:	465f      	mov	r7, fp
 800a43e:	462b      	mov	r3, r5
 800a440:	461d      	mov	r5, r3
 800a442:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a446:	2a39      	cmp	r2, #57	; 0x39
 800a448:	d106      	bne.n	800a458 <_dtoa_r+0x700>
 800a44a:	9a00      	ldr	r2, [sp, #0]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d1f7      	bne.n	800a440 <_dtoa_r+0x6e8>
 800a450:	9900      	ldr	r1, [sp, #0]
 800a452:	2230      	movs	r2, #48	; 0x30
 800a454:	3701      	adds	r7, #1
 800a456:	700a      	strb	r2, [r1, #0]
 800a458:	781a      	ldrb	r2, [r3, #0]
 800a45a:	3201      	adds	r2, #1
 800a45c:	701a      	strb	r2, [r3, #0]
 800a45e:	e790      	b.n	800a382 <_dtoa_r+0x62a>
 800a460:	4ba3      	ldr	r3, [pc, #652]	; (800a6f0 <_dtoa_r+0x998>)
 800a462:	2200      	movs	r2, #0
 800a464:	f7f6 f8d0 	bl	8000608 <__aeabi_dmul>
 800a468:	2200      	movs	r2, #0
 800a46a:	2300      	movs	r3, #0
 800a46c:	4606      	mov	r6, r0
 800a46e:	460f      	mov	r7, r1
 800a470:	f7f6 fb32 	bl	8000ad8 <__aeabi_dcmpeq>
 800a474:	2800      	cmp	r0, #0
 800a476:	d09e      	beq.n	800a3b6 <_dtoa_r+0x65e>
 800a478:	e7d0      	b.n	800a41c <_dtoa_r+0x6c4>
 800a47a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a47c:	2a00      	cmp	r2, #0
 800a47e:	f000 80ca 	beq.w	800a616 <_dtoa_r+0x8be>
 800a482:	9a07      	ldr	r2, [sp, #28]
 800a484:	2a01      	cmp	r2, #1
 800a486:	f300 80ad 	bgt.w	800a5e4 <_dtoa_r+0x88c>
 800a48a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a48c:	2a00      	cmp	r2, #0
 800a48e:	f000 80a5 	beq.w	800a5dc <_dtoa_r+0x884>
 800a492:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a496:	9e08      	ldr	r6, [sp, #32]
 800a498:	9d05      	ldr	r5, [sp, #20]
 800a49a:	9a05      	ldr	r2, [sp, #20]
 800a49c:	441a      	add	r2, r3
 800a49e:	9205      	str	r2, [sp, #20]
 800a4a0:	9a06      	ldr	r2, [sp, #24]
 800a4a2:	2101      	movs	r1, #1
 800a4a4:	441a      	add	r2, r3
 800a4a6:	4620      	mov	r0, r4
 800a4a8:	9206      	str	r2, [sp, #24]
 800a4aa:	f001 f9ab 	bl	800b804 <__i2b>
 800a4ae:	4607      	mov	r7, r0
 800a4b0:	b165      	cbz	r5, 800a4cc <_dtoa_r+0x774>
 800a4b2:	9b06      	ldr	r3, [sp, #24]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	dd09      	ble.n	800a4cc <_dtoa_r+0x774>
 800a4b8:	42ab      	cmp	r3, r5
 800a4ba:	9a05      	ldr	r2, [sp, #20]
 800a4bc:	bfa8      	it	ge
 800a4be:	462b      	movge	r3, r5
 800a4c0:	1ad2      	subs	r2, r2, r3
 800a4c2:	9205      	str	r2, [sp, #20]
 800a4c4:	9a06      	ldr	r2, [sp, #24]
 800a4c6:	1aed      	subs	r5, r5, r3
 800a4c8:	1ad3      	subs	r3, r2, r3
 800a4ca:	9306      	str	r3, [sp, #24]
 800a4cc:	9b08      	ldr	r3, [sp, #32]
 800a4ce:	b1f3      	cbz	r3, 800a50e <_dtoa_r+0x7b6>
 800a4d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	f000 80a3 	beq.w	800a61e <_dtoa_r+0x8c6>
 800a4d8:	2e00      	cmp	r6, #0
 800a4da:	dd10      	ble.n	800a4fe <_dtoa_r+0x7a6>
 800a4dc:	4639      	mov	r1, r7
 800a4de:	4632      	mov	r2, r6
 800a4e0:	4620      	mov	r0, r4
 800a4e2:	f001 fa4f 	bl	800b984 <__pow5mult>
 800a4e6:	4652      	mov	r2, sl
 800a4e8:	4601      	mov	r1, r0
 800a4ea:	4607      	mov	r7, r0
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	f001 f99f 	bl	800b830 <__multiply>
 800a4f2:	4651      	mov	r1, sl
 800a4f4:	4680      	mov	r8, r0
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	f001 f884 	bl	800b604 <_Bfree>
 800a4fc:	46c2      	mov	sl, r8
 800a4fe:	9b08      	ldr	r3, [sp, #32]
 800a500:	1b9a      	subs	r2, r3, r6
 800a502:	d004      	beq.n	800a50e <_dtoa_r+0x7b6>
 800a504:	4651      	mov	r1, sl
 800a506:	4620      	mov	r0, r4
 800a508:	f001 fa3c 	bl	800b984 <__pow5mult>
 800a50c:	4682      	mov	sl, r0
 800a50e:	2101      	movs	r1, #1
 800a510:	4620      	mov	r0, r4
 800a512:	f001 f977 	bl	800b804 <__i2b>
 800a516:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a518:	2b00      	cmp	r3, #0
 800a51a:	4606      	mov	r6, r0
 800a51c:	f340 8081 	ble.w	800a622 <_dtoa_r+0x8ca>
 800a520:	461a      	mov	r2, r3
 800a522:	4601      	mov	r1, r0
 800a524:	4620      	mov	r0, r4
 800a526:	f001 fa2d 	bl	800b984 <__pow5mult>
 800a52a:	9b07      	ldr	r3, [sp, #28]
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	4606      	mov	r6, r0
 800a530:	dd7a      	ble.n	800a628 <_dtoa_r+0x8d0>
 800a532:	f04f 0800 	mov.w	r8, #0
 800a536:	6933      	ldr	r3, [r6, #16]
 800a538:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a53c:	6918      	ldr	r0, [r3, #16]
 800a53e:	f001 f913 	bl	800b768 <__hi0bits>
 800a542:	f1c0 0020 	rsb	r0, r0, #32
 800a546:	9b06      	ldr	r3, [sp, #24]
 800a548:	4418      	add	r0, r3
 800a54a:	f010 001f 	ands.w	r0, r0, #31
 800a54e:	f000 8094 	beq.w	800a67a <_dtoa_r+0x922>
 800a552:	f1c0 0320 	rsb	r3, r0, #32
 800a556:	2b04      	cmp	r3, #4
 800a558:	f340 8085 	ble.w	800a666 <_dtoa_r+0x90e>
 800a55c:	9b05      	ldr	r3, [sp, #20]
 800a55e:	f1c0 001c 	rsb	r0, r0, #28
 800a562:	4403      	add	r3, r0
 800a564:	9305      	str	r3, [sp, #20]
 800a566:	9b06      	ldr	r3, [sp, #24]
 800a568:	4403      	add	r3, r0
 800a56a:	4405      	add	r5, r0
 800a56c:	9306      	str	r3, [sp, #24]
 800a56e:	9b05      	ldr	r3, [sp, #20]
 800a570:	2b00      	cmp	r3, #0
 800a572:	dd05      	ble.n	800a580 <_dtoa_r+0x828>
 800a574:	4651      	mov	r1, sl
 800a576:	461a      	mov	r2, r3
 800a578:	4620      	mov	r0, r4
 800a57a:	f001 fa5d 	bl	800ba38 <__lshift>
 800a57e:	4682      	mov	sl, r0
 800a580:	9b06      	ldr	r3, [sp, #24]
 800a582:	2b00      	cmp	r3, #0
 800a584:	dd05      	ble.n	800a592 <_dtoa_r+0x83a>
 800a586:	4631      	mov	r1, r6
 800a588:	461a      	mov	r2, r3
 800a58a:	4620      	mov	r0, r4
 800a58c:	f001 fa54 	bl	800ba38 <__lshift>
 800a590:	4606      	mov	r6, r0
 800a592:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a594:	2b00      	cmp	r3, #0
 800a596:	d072      	beq.n	800a67e <_dtoa_r+0x926>
 800a598:	4631      	mov	r1, r6
 800a59a:	4650      	mov	r0, sl
 800a59c:	f001 fab8 	bl	800bb10 <__mcmp>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	da6c      	bge.n	800a67e <_dtoa_r+0x926>
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	4651      	mov	r1, sl
 800a5a8:	220a      	movs	r2, #10
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	f001 f84c 	bl	800b648 <__multadd>
 800a5b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5b2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a5b6:	4682      	mov	sl, r0
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	f000 81b0 	beq.w	800a91e <_dtoa_r+0xbc6>
 800a5be:	2300      	movs	r3, #0
 800a5c0:	4639      	mov	r1, r7
 800a5c2:	220a      	movs	r2, #10
 800a5c4:	4620      	mov	r0, r4
 800a5c6:	f001 f83f 	bl	800b648 <__multadd>
 800a5ca:	9b01      	ldr	r3, [sp, #4]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	4607      	mov	r7, r0
 800a5d0:	f300 8096 	bgt.w	800a700 <_dtoa_r+0x9a8>
 800a5d4:	9b07      	ldr	r3, [sp, #28]
 800a5d6:	2b02      	cmp	r3, #2
 800a5d8:	dc59      	bgt.n	800a68e <_dtoa_r+0x936>
 800a5da:	e091      	b.n	800a700 <_dtoa_r+0x9a8>
 800a5dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a5e2:	e758      	b.n	800a496 <_dtoa_r+0x73e>
 800a5e4:	9b04      	ldr	r3, [sp, #16]
 800a5e6:	1e5e      	subs	r6, r3, #1
 800a5e8:	9b08      	ldr	r3, [sp, #32]
 800a5ea:	42b3      	cmp	r3, r6
 800a5ec:	bfbf      	itttt	lt
 800a5ee:	9b08      	ldrlt	r3, [sp, #32]
 800a5f0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a5f2:	9608      	strlt	r6, [sp, #32]
 800a5f4:	1af3      	sublt	r3, r6, r3
 800a5f6:	bfb4      	ite	lt
 800a5f8:	18d2      	addlt	r2, r2, r3
 800a5fa:	1b9e      	subge	r6, r3, r6
 800a5fc:	9b04      	ldr	r3, [sp, #16]
 800a5fe:	bfbc      	itt	lt
 800a600:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a602:	2600      	movlt	r6, #0
 800a604:	2b00      	cmp	r3, #0
 800a606:	bfb7      	itett	lt
 800a608:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a60c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a610:	1a9d      	sublt	r5, r3, r2
 800a612:	2300      	movlt	r3, #0
 800a614:	e741      	b.n	800a49a <_dtoa_r+0x742>
 800a616:	9e08      	ldr	r6, [sp, #32]
 800a618:	9d05      	ldr	r5, [sp, #20]
 800a61a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a61c:	e748      	b.n	800a4b0 <_dtoa_r+0x758>
 800a61e:	9a08      	ldr	r2, [sp, #32]
 800a620:	e770      	b.n	800a504 <_dtoa_r+0x7ac>
 800a622:	9b07      	ldr	r3, [sp, #28]
 800a624:	2b01      	cmp	r3, #1
 800a626:	dc19      	bgt.n	800a65c <_dtoa_r+0x904>
 800a628:	9b02      	ldr	r3, [sp, #8]
 800a62a:	b9bb      	cbnz	r3, 800a65c <_dtoa_r+0x904>
 800a62c:	9b03      	ldr	r3, [sp, #12]
 800a62e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a632:	b99b      	cbnz	r3, 800a65c <_dtoa_r+0x904>
 800a634:	9b03      	ldr	r3, [sp, #12]
 800a636:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a63a:	0d1b      	lsrs	r3, r3, #20
 800a63c:	051b      	lsls	r3, r3, #20
 800a63e:	b183      	cbz	r3, 800a662 <_dtoa_r+0x90a>
 800a640:	9b05      	ldr	r3, [sp, #20]
 800a642:	3301      	adds	r3, #1
 800a644:	9305      	str	r3, [sp, #20]
 800a646:	9b06      	ldr	r3, [sp, #24]
 800a648:	3301      	adds	r3, #1
 800a64a:	9306      	str	r3, [sp, #24]
 800a64c:	f04f 0801 	mov.w	r8, #1
 800a650:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a652:	2b00      	cmp	r3, #0
 800a654:	f47f af6f 	bne.w	800a536 <_dtoa_r+0x7de>
 800a658:	2001      	movs	r0, #1
 800a65a:	e774      	b.n	800a546 <_dtoa_r+0x7ee>
 800a65c:	f04f 0800 	mov.w	r8, #0
 800a660:	e7f6      	b.n	800a650 <_dtoa_r+0x8f8>
 800a662:	4698      	mov	r8, r3
 800a664:	e7f4      	b.n	800a650 <_dtoa_r+0x8f8>
 800a666:	d082      	beq.n	800a56e <_dtoa_r+0x816>
 800a668:	9a05      	ldr	r2, [sp, #20]
 800a66a:	331c      	adds	r3, #28
 800a66c:	441a      	add	r2, r3
 800a66e:	9205      	str	r2, [sp, #20]
 800a670:	9a06      	ldr	r2, [sp, #24]
 800a672:	441a      	add	r2, r3
 800a674:	441d      	add	r5, r3
 800a676:	9206      	str	r2, [sp, #24]
 800a678:	e779      	b.n	800a56e <_dtoa_r+0x816>
 800a67a:	4603      	mov	r3, r0
 800a67c:	e7f4      	b.n	800a668 <_dtoa_r+0x910>
 800a67e:	9b04      	ldr	r3, [sp, #16]
 800a680:	2b00      	cmp	r3, #0
 800a682:	dc37      	bgt.n	800a6f4 <_dtoa_r+0x99c>
 800a684:	9b07      	ldr	r3, [sp, #28]
 800a686:	2b02      	cmp	r3, #2
 800a688:	dd34      	ble.n	800a6f4 <_dtoa_r+0x99c>
 800a68a:	9b04      	ldr	r3, [sp, #16]
 800a68c:	9301      	str	r3, [sp, #4]
 800a68e:	9b01      	ldr	r3, [sp, #4]
 800a690:	b963      	cbnz	r3, 800a6ac <_dtoa_r+0x954>
 800a692:	4631      	mov	r1, r6
 800a694:	2205      	movs	r2, #5
 800a696:	4620      	mov	r0, r4
 800a698:	f000 ffd6 	bl	800b648 <__multadd>
 800a69c:	4601      	mov	r1, r0
 800a69e:	4606      	mov	r6, r0
 800a6a0:	4650      	mov	r0, sl
 800a6a2:	f001 fa35 	bl	800bb10 <__mcmp>
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	f73f adbb 	bgt.w	800a222 <_dtoa_r+0x4ca>
 800a6ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6ae:	9d00      	ldr	r5, [sp, #0]
 800a6b0:	ea6f 0b03 	mvn.w	fp, r3
 800a6b4:	f04f 0800 	mov.w	r8, #0
 800a6b8:	4631      	mov	r1, r6
 800a6ba:	4620      	mov	r0, r4
 800a6bc:	f000 ffa2 	bl	800b604 <_Bfree>
 800a6c0:	2f00      	cmp	r7, #0
 800a6c2:	f43f aeab 	beq.w	800a41c <_dtoa_r+0x6c4>
 800a6c6:	f1b8 0f00 	cmp.w	r8, #0
 800a6ca:	d005      	beq.n	800a6d8 <_dtoa_r+0x980>
 800a6cc:	45b8      	cmp	r8, r7
 800a6ce:	d003      	beq.n	800a6d8 <_dtoa_r+0x980>
 800a6d0:	4641      	mov	r1, r8
 800a6d2:	4620      	mov	r0, r4
 800a6d4:	f000 ff96 	bl	800b604 <_Bfree>
 800a6d8:	4639      	mov	r1, r7
 800a6da:	4620      	mov	r0, r4
 800a6dc:	f000 ff92 	bl	800b604 <_Bfree>
 800a6e0:	e69c      	b.n	800a41c <_dtoa_r+0x6c4>
 800a6e2:	2600      	movs	r6, #0
 800a6e4:	4637      	mov	r7, r6
 800a6e6:	e7e1      	b.n	800a6ac <_dtoa_r+0x954>
 800a6e8:	46bb      	mov	fp, r7
 800a6ea:	4637      	mov	r7, r6
 800a6ec:	e599      	b.n	800a222 <_dtoa_r+0x4ca>
 800a6ee:	bf00      	nop
 800a6f0:	40240000 	.word	0x40240000
 800a6f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	f000 80c8 	beq.w	800a88c <_dtoa_r+0xb34>
 800a6fc:	9b04      	ldr	r3, [sp, #16]
 800a6fe:	9301      	str	r3, [sp, #4]
 800a700:	2d00      	cmp	r5, #0
 800a702:	dd05      	ble.n	800a710 <_dtoa_r+0x9b8>
 800a704:	4639      	mov	r1, r7
 800a706:	462a      	mov	r2, r5
 800a708:	4620      	mov	r0, r4
 800a70a:	f001 f995 	bl	800ba38 <__lshift>
 800a70e:	4607      	mov	r7, r0
 800a710:	f1b8 0f00 	cmp.w	r8, #0
 800a714:	d05b      	beq.n	800a7ce <_dtoa_r+0xa76>
 800a716:	6879      	ldr	r1, [r7, #4]
 800a718:	4620      	mov	r0, r4
 800a71a:	f000 ff33 	bl	800b584 <_Balloc>
 800a71e:	4605      	mov	r5, r0
 800a720:	b928      	cbnz	r0, 800a72e <_dtoa_r+0x9d6>
 800a722:	4b83      	ldr	r3, [pc, #524]	; (800a930 <_dtoa_r+0xbd8>)
 800a724:	4602      	mov	r2, r0
 800a726:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a72a:	f7ff bb2e 	b.w	8009d8a <_dtoa_r+0x32>
 800a72e:	693a      	ldr	r2, [r7, #16]
 800a730:	3202      	adds	r2, #2
 800a732:	0092      	lsls	r2, r2, #2
 800a734:	f107 010c 	add.w	r1, r7, #12
 800a738:	300c      	adds	r0, #12
 800a73a:	f7ff fa64 	bl	8009c06 <memcpy>
 800a73e:	2201      	movs	r2, #1
 800a740:	4629      	mov	r1, r5
 800a742:	4620      	mov	r0, r4
 800a744:	f001 f978 	bl	800ba38 <__lshift>
 800a748:	9b00      	ldr	r3, [sp, #0]
 800a74a:	3301      	adds	r3, #1
 800a74c:	9304      	str	r3, [sp, #16]
 800a74e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a752:	4413      	add	r3, r2
 800a754:	9308      	str	r3, [sp, #32]
 800a756:	9b02      	ldr	r3, [sp, #8]
 800a758:	f003 0301 	and.w	r3, r3, #1
 800a75c:	46b8      	mov	r8, r7
 800a75e:	9306      	str	r3, [sp, #24]
 800a760:	4607      	mov	r7, r0
 800a762:	9b04      	ldr	r3, [sp, #16]
 800a764:	4631      	mov	r1, r6
 800a766:	3b01      	subs	r3, #1
 800a768:	4650      	mov	r0, sl
 800a76a:	9301      	str	r3, [sp, #4]
 800a76c:	f7ff fa6a 	bl	8009c44 <quorem>
 800a770:	4641      	mov	r1, r8
 800a772:	9002      	str	r0, [sp, #8]
 800a774:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a778:	4650      	mov	r0, sl
 800a77a:	f001 f9c9 	bl	800bb10 <__mcmp>
 800a77e:	463a      	mov	r2, r7
 800a780:	9005      	str	r0, [sp, #20]
 800a782:	4631      	mov	r1, r6
 800a784:	4620      	mov	r0, r4
 800a786:	f001 f9df 	bl	800bb48 <__mdiff>
 800a78a:	68c2      	ldr	r2, [r0, #12]
 800a78c:	4605      	mov	r5, r0
 800a78e:	bb02      	cbnz	r2, 800a7d2 <_dtoa_r+0xa7a>
 800a790:	4601      	mov	r1, r0
 800a792:	4650      	mov	r0, sl
 800a794:	f001 f9bc 	bl	800bb10 <__mcmp>
 800a798:	4602      	mov	r2, r0
 800a79a:	4629      	mov	r1, r5
 800a79c:	4620      	mov	r0, r4
 800a79e:	9209      	str	r2, [sp, #36]	; 0x24
 800a7a0:	f000 ff30 	bl	800b604 <_Bfree>
 800a7a4:	9b07      	ldr	r3, [sp, #28]
 800a7a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7a8:	9d04      	ldr	r5, [sp, #16]
 800a7aa:	ea43 0102 	orr.w	r1, r3, r2
 800a7ae:	9b06      	ldr	r3, [sp, #24]
 800a7b0:	4319      	orrs	r1, r3
 800a7b2:	d110      	bne.n	800a7d6 <_dtoa_r+0xa7e>
 800a7b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a7b8:	d029      	beq.n	800a80e <_dtoa_r+0xab6>
 800a7ba:	9b05      	ldr	r3, [sp, #20]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	dd02      	ble.n	800a7c6 <_dtoa_r+0xa6e>
 800a7c0:	9b02      	ldr	r3, [sp, #8]
 800a7c2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a7c6:	9b01      	ldr	r3, [sp, #4]
 800a7c8:	f883 9000 	strb.w	r9, [r3]
 800a7cc:	e774      	b.n	800a6b8 <_dtoa_r+0x960>
 800a7ce:	4638      	mov	r0, r7
 800a7d0:	e7ba      	b.n	800a748 <_dtoa_r+0x9f0>
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	e7e1      	b.n	800a79a <_dtoa_r+0xa42>
 800a7d6:	9b05      	ldr	r3, [sp, #20]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	db04      	blt.n	800a7e6 <_dtoa_r+0xa8e>
 800a7dc:	9907      	ldr	r1, [sp, #28]
 800a7de:	430b      	orrs	r3, r1
 800a7e0:	9906      	ldr	r1, [sp, #24]
 800a7e2:	430b      	orrs	r3, r1
 800a7e4:	d120      	bne.n	800a828 <_dtoa_r+0xad0>
 800a7e6:	2a00      	cmp	r2, #0
 800a7e8:	dded      	ble.n	800a7c6 <_dtoa_r+0xa6e>
 800a7ea:	4651      	mov	r1, sl
 800a7ec:	2201      	movs	r2, #1
 800a7ee:	4620      	mov	r0, r4
 800a7f0:	f001 f922 	bl	800ba38 <__lshift>
 800a7f4:	4631      	mov	r1, r6
 800a7f6:	4682      	mov	sl, r0
 800a7f8:	f001 f98a 	bl	800bb10 <__mcmp>
 800a7fc:	2800      	cmp	r0, #0
 800a7fe:	dc03      	bgt.n	800a808 <_dtoa_r+0xab0>
 800a800:	d1e1      	bne.n	800a7c6 <_dtoa_r+0xa6e>
 800a802:	f019 0f01 	tst.w	r9, #1
 800a806:	d0de      	beq.n	800a7c6 <_dtoa_r+0xa6e>
 800a808:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a80c:	d1d8      	bne.n	800a7c0 <_dtoa_r+0xa68>
 800a80e:	9a01      	ldr	r2, [sp, #4]
 800a810:	2339      	movs	r3, #57	; 0x39
 800a812:	7013      	strb	r3, [r2, #0]
 800a814:	462b      	mov	r3, r5
 800a816:	461d      	mov	r5, r3
 800a818:	3b01      	subs	r3, #1
 800a81a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a81e:	2a39      	cmp	r2, #57	; 0x39
 800a820:	d06c      	beq.n	800a8fc <_dtoa_r+0xba4>
 800a822:	3201      	adds	r2, #1
 800a824:	701a      	strb	r2, [r3, #0]
 800a826:	e747      	b.n	800a6b8 <_dtoa_r+0x960>
 800a828:	2a00      	cmp	r2, #0
 800a82a:	dd07      	ble.n	800a83c <_dtoa_r+0xae4>
 800a82c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a830:	d0ed      	beq.n	800a80e <_dtoa_r+0xab6>
 800a832:	9a01      	ldr	r2, [sp, #4]
 800a834:	f109 0301 	add.w	r3, r9, #1
 800a838:	7013      	strb	r3, [r2, #0]
 800a83a:	e73d      	b.n	800a6b8 <_dtoa_r+0x960>
 800a83c:	9b04      	ldr	r3, [sp, #16]
 800a83e:	9a08      	ldr	r2, [sp, #32]
 800a840:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a844:	4293      	cmp	r3, r2
 800a846:	d043      	beq.n	800a8d0 <_dtoa_r+0xb78>
 800a848:	4651      	mov	r1, sl
 800a84a:	2300      	movs	r3, #0
 800a84c:	220a      	movs	r2, #10
 800a84e:	4620      	mov	r0, r4
 800a850:	f000 fefa 	bl	800b648 <__multadd>
 800a854:	45b8      	cmp	r8, r7
 800a856:	4682      	mov	sl, r0
 800a858:	f04f 0300 	mov.w	r3, #0
 800a85c:	f04f 020a 	mov.w	r2, #10
 800a860:	4641      	mov	r1, r8
 800a862:	4620      	mov	r0, r4
 800a864:	d107      	bne.n	800a876 <_dtoa_r+0xb1e>
 800a866:	f000 feef 	bl	800b648 <__multadd>
 800a86a:	4680      	mov	r8, r0
 800a86c:	4607      	mov	r7, r0
 800a86e:	9b04      	ldr	r3, [sp, #16]
 800a870:	3301      	adds	r3, #1
 800a872:	9304      	str	r3, [sp, #16]
 800a874:	e775      	b.n	800a762 <_dtoa_r+0xa0a>
 800a876:	f000 fee7 	bl	800b648 <__multadd>
 800a87a:	4639      	mov	r1, r7
 800a87c:	4680      	mov	r8, r0
 800a87e:	2300      	movs	r3, #0
 800a880:	220a      	movs	r2, #10
 800a882:	4620      	mov	r0, r4
 800a884:	f000 fee0 	bl	800b648 <__multadd>
 800a888:	4607      	mov	r7, r0
 800a88a:	e7f0      	b.n	800a86e <_dtoa_r+0xb16>
 800a88c:	9b04      	ldr	r3, [sp, #16]
 800a88e:	9301      	str	r3, [sp, #4]
 800a890:	9d00      	ldr	r5, [sp, #0]
 800a892:	4631      	mov	r1, r6
 800a894:	4650      	mov	r0, sl
 800a896:	f7ff f9d5 	bl	8009c44 <quorem>
 800a89a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a89e:	9b00      	ldr	r3, [sp, #0]
 800a8a0:	f805 9b01 	strb.w	r9, [r5], #1
 800a8a4:	1aea      	subs	r2, r5, r3
 800a8a6:	9b01      	ldr	r3, [sp, #4]
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	dd07      	ble.n	800a8bc <_dtoa_r+0xb64>
 800a8ac:	4651      	mov	r1, sl
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	220a      	movs	r2, #10
 800a8b2:	4620      	mov	r0, r4
 800a8b4:	f000 fec8 	bl	800b648 <__multadd>
 800a8b8:	4682      	mov	sl, r0
 800a8ba:	e7ea      	b.n	800a892 <_dtoa_r+0xb3a>
 800a8bc:	9b01      	ldr	r3, [sp, #4]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	bfc8      	it	gt
 800a8c2:	461d      	movgt	r5, r3
 800a8c4:	9b00      	ldr	r3, [sp, #0]
 800a8c6:	bfd8      	it	le
 800a8c8:	2501      	movle	r5, #1
 800a8ca:	441d      	add	r5, r3
 800a8cc:	f04f 0800 	mov.w	r8, #0
 800a8d0:	4651      	mov	r1, sl
 800a8d2:	2201      	movs	r2, #1
 800a8d4:	4620      	mov	r0, r4
 800a8d6:	f001 f8af 	bl	800ba38 <__lshift>
 800a8da:	4631      	mov	r1, r6
 800a8dc:	4682      	mov	sl, r0
 800a8de:	f001 f917 	bl	800bb10 <__mcmp>
 800a8e2:	2800      	cmp	r0, #0
 800a8e4:	dc96      	bgt.n	800a814 <_dtoa_r+0xabc>
 800a8e6:	d102      	bne.n	800a8ee <_dtoa_r+0xb96>
 800a8e8:	f019 0f01 	tst.w	r9, #1
 800a8ec:	d192      	bne.n	800a814 <_dtoa_r+0xabc>
 800a8ee:	462b      	mov	r3, r5
 800a8f0:	461d      	mov	r5, r3
 800a8f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a8f6:	2a30      	cmp	r2, #48	; 0x30
 800a8f8:	d0fa      	beq.n	800a8f0 <_dtoa_r+0xb98>
 800a8fa:	e6dd      	b.n	800a6b8 <_dtoa_r+0x960>
 800a8fc:	9a00      	ldr	r2, [sp, #0]
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d189      	bne.n	800a816 <_dtoa_r+0xabe>
 800a902:	f10b 0b01 	add.w	fp, fp, #1
 800a906:	2331      	movs	r3, #49	; 0x31
 800a908:	e796      	b.n	800a838 <_dtoa_r+0xae0>
 800a90a:	4b0a      	ldr	r3, [pc, #40]	; (800a934 <_dtoa_r+0xbdc>)
 800a90c:	f7ff ba99 	b.w	8009e42 <_dtoa_r+0xea>
 800a910:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a912:	2b00      	cmp	r3, #0
 800a914:	f47f aa6d 	bne.w	8009df2 <_dtoa_r+0x9a>
 800a918:	4b07      	ldr	r3, [pc, #28]	; (800a938 <_dtoa_r+0xbe0>)
 800a91a:	f7ff ba92 	b.w	8009e42 <_dtoa_r+0xea>
 800a91e:	9b01      	ldr	r3, [sp, #4]
 800a920:	2b00      	cmp	r3, #0
 800a922:	dcb5      	bgt.n	800a890 <_dtoa_r+0xb38>
 800a924:	9b07      	ldr	r3, [sp, #28]
 800a926:	2b02      	cmp	r3, #2
 800a928:	f73f aeb1 	bgt.w	800a68e <_dtoa_r+0x936>
 800a92c:	e7b0      	b.n	800a890 <_dtoa_r+0xb38>
 800a92e:	bf00      	nop
 800a930:	0800cf65 	.word	0x0800cf65
 800a934:	0800cd60 	.word	0x0800cd60
 800a938:	0800cee9 	.word	0x0800cee9

0800a93c <rshift>:
 800a93c:	6903      	ldr	r3, [r0, #16]
 800a93e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a942:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a946:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a94a:	f100 0414 	add.w	r4, r0, #20
 800a94e:	dd45      	ble.n	800a9dc <rshift+0xa0>
 800a950:	f011 011f 	ands.w	r1, r1, #31
 800a954:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a958:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a95c:	d10c      	bne.n	800a978 <rshift+0x3c>
 800a95e:	f100 0710 	add.w	r7, r0, #16
 800a962:	4629      	mov	r1, r5
 800a964:	42b1      	cmp	r1, r6
 800a966:	d334      	bcc.n	800a9d2 <rshift+0x96>
 800a968:	1a9b      	subs	r3, r3, r2
 800a96a:	009b      	lsls	r3, r3, #2
 800a96c:	1eea      	subs	r2, r5, #3
 800a96e:	4296      	cmp	r6, r2
 800a970:	bf38      	it	cc
 800a972:	2300      	movcc	r3, #0
 800a974:	4423      	add	r3, r4
 800a976:	e015      	b.n	800a9a4 <rshift+0x68>
 800a978:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a97c:	f1c1 0820 	rsb	r8, r1, #32
 800a980:	40cf      	lsrs	r7, r1
 800a982:	f105 0e04 	add.w	lr, r5, #4
 800a986:	46a1      	mov	r9, r4
 800a988:	4576      	cmp	r6, lr
 800a98a:	46f4      	mov	ip, lr
 800a98c:	d815      	bhi.n	800a9ba <rshift+0x7e>
 800a98e:	1a9a      	subs	r2, r3, r2
 800a990:	0092      	lsls	r2, r2, #2
 800a992:	3a04      	subs	r2, #4
 800a994:	3501      	adds	r5, #1
 800a996:	42ae      	cmp	r6, r5
 800a998:	bf38      	it	cc
 800a99a:	2200      	movcc	r2, #0
 800a99c:	18a3      	adds	r3, r4, r2
 800a99e:	50a7      	str	r7, [r4, r2]
 800a9a0:	b107      	cbz	r7, 800a9a4 <rshift+0x68>
 800a9a2:	3304      	adds	r3, #4
 800a9a4:	1b1a      	subs	r2, r3, r4
 800a9a6:	42a3      	cmp	r3, r4
 800a9a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a9ac:	bf08      	it	eq
 800a9ae:	2300      	moveq	r3, #0
 800a9b0:	6102      	str	r2, [r0, #16]
 800a9b2:	bf08      	it	eq
 800a9b4:	6143      	streq	r3, [r0, #20]
 800a9b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9ba:	f8dc c000 	ldr.w	ip, [ip]
 800a9be:	fa0c fc08 	lsl.w	ip, ip, r8
 800a9c2:	ea4c 0707 	orr.w	r7, ip, r7
 800a9c6:	f849 7b04 	str.w	r7, [r9], #4
 800a9ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a9ce:	40cf      	lsrs	r7, r1
 800a9d0:	e7da      	b.n	800a988 <rshift+0x4c>
 800a9d2:	f851 cb04 	ldr.w	ip, [r1], #4
 800a9d6:	f847 cf04 	str.w	ip, [r7, #4]!
 800a9da:	e7c3      	b.n	800a964 <rshift+0x28>
 800a9dc:	4623      	mov	r3, r4
 800a9de:	e7e1      	b.n	800a9a4 <rshift+0x68>

0800a9e0 <__hexdig_fun>:
 800a9e0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a9e4:	2b09      	cmp	r3, #9
 800a9e6:	d802      	bhi.n	800a9ee <__hexdig_fun+0xe>
 800a9e8:	3820      	subs	r0, #32
 800a9ea:	b2c0      	uxtb	r0, r0
 800a9ec:	4770      	bx	lr
 800a9ee:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a9f2:	2b05      	cmp	r3, #5
 800a9f4:	d801      	bhi.n	800a9fa <__hexdig_fun+0x1a>
 800a9f6:	3847      	subs	r0, #71	; 0x47
 800a9f8:	e7f7      	b.n	800a9ea <__hexdig_fun+0xa>
 800a9fa:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a9fe:	2b05      	cmp	r3, #5
 800aa00:	d801      	bhi.n	800aa06 <__hexdig_fun+0x26>
 800aa02:	3827      	subs	r0, #39	; 0x27
 800aa04:	e7f1      	b.n	800a9ea <__hexdig_fun+0xa>
 800aa06:	2000      	movs	r0, #0
 800aa08:	4770      	bx	lr
	...

0800aa0c <__gethex>:
 800aa0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa10:	4617      	mov	r7, r2
 800aa12:	680a      	ldr	r2, [r1, #0]
 800aa14:	b085      	sub	sp, #20
 800aa16:	f102 0b02 	add.w	fp, r2, #2
 800aa1a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800aa1e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800aa22:	4681      	mov	r9, r0
 800aa24:	468a      	mov	sl, r1
 800aa26:	9302      	str	r3, [sp, #8]
 800aa28:	32fe      	adds	r2, #254	; 0xfe
 800aa2a:	eb02 030b 	add.w	r3, r2, fp
 800aa2e:	46d8      	mov	r8, fp
 800aa30:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800aa34:	9301      	str	r3, [sp, #4]
 800aa36:	2830      	cmp	r0, #48	; 0x30
 800aa38:	d0f7      	beq.n	800aa2a <__gethex+0x1e>
 800aa3a:	f7ff ffd1 	bl	800a9e0 <__hexdig_fun>
 800aa3e:	4604      	mov	r4, r0
 800aa40:	2800      	cmp	r0, #0
 800aa42:	d138      	bne.n	800aab6 <__gethex+0xaa>
 800aa44:	49a7      	ldr	r1, [pc, #668]	; (800ace4 <__gethex+0x2d8>)
 800aa46:	2201      	movs	r2, #1
 800aa48:	4640      	mov	r0, r8
 800aa4a:	f7ff f87d 	bl	8009b48 <strncmp>
 800aa4e:	4606      	mov	r6, r0
 800aa50:	2800      	cmp	r0, #0
 800aa52:	d169      	bne.n	800ab28 <__gethex+0x11c>
 800aa54:	f898 0001 	ldrb.w	r0, [r8, #1]
 800aa58:	465d      	mov	r5, fp
 800aa5a:	f7ff ffc1 	bl	800a9e0 <__hexdig_fun>
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	d064      	beq.n	800ab2c <__gethex+0x120>
 800aa62:	465a      	mov	r2, fp
 800aa64:	7810      	ldrb	r0, [r2, #0]
 800aa66:	2830      	cmp	r0, #48	; 0x30
 800aa68:	4690      	mov	r8, r2
 800aa6a:	f102 0201 	add.w	r2, r2, #1
 800aa6e:	d0f9      	beq.n	800aa64 <__gethex+0x58>
 800aa70:	f7ff ffb6 	bl	800a9e0 <__hexdig_fun>
 800aa74:	2301      	movs	r3, #1
 800aa76:	fab0 f480 	clz	r4, r0
 800aa7a:	0964      	lsrs	r4, r4, #5
 800aa7c:	465e      	mov	r6, fp
 800aa7e:	9301      	str	r3, [sp, #4]
 800aa80:	4642      	mov	r2, r8
 800aa82:	4615      	mov	r5, r2
 800aa84:	3201      	adds	r2, #1
 800aa86:	7828      	ldrb	r0, [r5, #0]
 800aa88:	f7ff ffaa 	bl	800a9e0 <__hexdig_fun>
 800aa8c:	2800      	cmp	r0, #0
 800aa8e:	d1f8      	bne.n	800aa82 <__gethex+0x76>
 800aa90:	4994      	ldr	r1, [pc, #592]	; (800ace4 <__gethex+0x2d8>)
 800aa92:	2201      	movs	r2, #1
 800aa94:	4628      	mov	r0, r5
 800aa96:	f7ff f857 	bl	8009b48 <strncmp>
 800aa9a:	b978      	cbnz	r0, 800aabc <__gethex+0xb0>
 800aa9c:	b946      	cbnz	r6, 800aab0 <__gethex+0xa4>
 800aa9e:	1c6e      	adds	r6, r5, #1
 800aaa0:	4632      	mov	r2, r6
 800aaa2:	4615      	mov	r5, r2
 800aaa4:	3201      	adds	r2, #1
 800aaa6:	7828      	ldrb	r0, [r5, #0]
 800aaa8:	f7ff ff9a 	bl	800a9e0 <__hexdig_fun>
 800aaac:	2800      	cmp	r0, #0
 800aaae:	d1f8      	bne.n	800aaa2 <__gethex+0x96>
 800aab0:	1b73      	subs	r3, r6, r5
 800aab2:	009e      	lsls	r6, r3, #2
 800aab4:	e004      	b.n	800aac0 <__gethex+0xb4>
 800aab6:	2400      	movs	r4, #0
 800aab8:	4626      	mov	r6, r4
 800aaba:	e7e1      	b.n	800aa80 <__gethex+0x74>
 800aabc:	2e00      	cmp	r6, #0
 800aabe:	d1f7      	bne.n	800aab0 <__gethex+0xa4>
 800aac0:	782b      	ldrb	r3, [r5, #0]
 800aac2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800aac6:	2b50      	cmp	r3, #80	; 0x50
 800aac8:	d13d      	bne.n	800ab46 <__gethex+0x13a>
 800aaca:	786b      	ldrb	r3, [r5, #1]
 800aacc:	2b2b      	cmp	r3, #43	; 0x2b
 800aace:	d02f      	beq.n	800ab30 <__gethex+0x124>
 800aad0:	2b2d      	cmp	r3, #45	; 0x2d
 800aad2:	d031      	beq.n	800ab38 <__gethex+0x12c>
 800aad4:	1c69      	adds	r1, r5, #1
 800aad6:	f04f 0b00 	mov.w	fp, #0
 800aada:	7808      	ldrb	r0, [r1, #0]
 800aadc:	f7ff ff80 	bl	800a9e0 <__hexdig_fun>
 800aae0:	1e42      	subs	r2, r0, #1
 800aae2:	b2d2      	uxtb	r2, r2
 800aae4:	2a18      	cmp	r2, #24
 800aae6:	d82e      	bhi.n	800ab46 <__gethex+0x13a>
 800aae8:	f1a0 0210 	sub.w	r2, r0, #16
 800aaec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aaf0:	f7ff ff76 	bl	800a9e0 <__hexdig_fun>
 800aaf4:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800aaf8:	fa5f fc8c 	uxtb.w	ip, ip
 800aafc:	f1bc 0f18 	cmp.w	ip, #24
 800ab00:	d91d      	bls.n	800ab3e <__gethex+0x132>
 800ab02:	f1bb 0f00 	cmp.w	fp, #0
 800ab06:	d000      	beq.n	800ab0a <__gethex+0xfe>
 800ab08:	4252      	negs	r2, r2
 800ab0a:	4416      	add	r6, r2
 800ab0c:	f8ca 1000 	str.w	r1, [sl]
 800ab10:	b1dc      	cbz	r4, 800ab4a <__gethex+0x13e>
 800ab12:	9b01      	ldr	r3, [sp, #4]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	bf14      	ite	ne
 800ab18:	f04f 0800 	movne.w	r8, #0
 800ab1c:	f04f 0806 	moveq.w	r8, #6
 800ab20:	4640      	mov	r0, r8
 800ab22:	b005      	add	sp, #20
 800ab24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab28:	4645      	mov	r5, r8
 800ab2a:	4626      	mov	r6, r4
 800ab2c:	2401      	movs	r4, #1
 800ab2e:	e7c7      	b.n	800aac0 <__gethex+0xb4>
 800ab30:	f04f 0b00 	mov.w	fp, #0
 800ab34:	1ca9      	adds	r1, r5, #2
 800ab36:	e7d0      	b.n	800aada <__gethex+0xce>
 800ab38:	f04f 0b01 	mov.w	fp, #1
 800ab3c:	e7fa      	b.n	800ab34 <__gethex+0x128>
 800ab3e:	230a      	movs	r3, #10
 800ab40:	fb03 0002 	mla	r0, r3, r2, r0
 800ab44:	e7d0      	b.n	800aae8 <__gethex+0xdc>
 800ab46:	4629      	mov	r1, r5
 800ab48:	e7e0      	b.n	800ab0c <__gethex+0x100>
 800ab4a:	eba5 0308 	sub.w	r3, r5, r8
 800ab4e:	3b01      	subs	r3, #1
 800ab50:	4621      	mov	r1, r4
 800ab52:	2b07      	cmp	r3, #7
 800ab54:	dc0a      	bgt.n	800ab6c <__gethex+0x160>
 800ab56:	4648      	mov	r0, r9
 800ab58:	f000 fd14 	bl	800b584 <_Balloc>
 800ab5c:	4604      	mov	r4, r0
 800ab5e:	b940      	cbnz	r0, 800ab72 <__gethex+0x166>
 800ab60:	4b61      	ldr	r3, [pc, #388]	; (800ace8 <__gethex+0x2dc>)
 800ab62:	4602      	mov	r2, r0
 800ab64:	21e4      	movs	r1, #228	; 0xe4
 800ab66:	4861      	ldr	r0, [pc, #388]	; (800acec <__gethex+0x2e0>)
 800ab68:	f001 faa8 	bl	800c0bc <__assert_func>
 800ab6c:	3101      	adds	r1, #1
 800ab6e:	105b      	asrs	r3, r3, #1
 800ab70:	e7ef      	b.n	800ab52 <__gethex+0x146>
 800ab72:	f100 0a14 	add.w	sl, r0, #20
 800ab76:	2300      	movs	r3, #0
 800ab78:	495a      	ldr	r1, [pc, #360]	; (800ace4 <__gethex+0x2d8>)
 800ab7a:	f8cd a004 	str.w	sl, [sp, #4]
 800ab7e:	469b      	mov	fp, r3
 800ab80:	45a8      	cmp	r8, r5
 800ab82:	d342      	bcc.n	800ac0a <__gethex+0x1fe>
 800ab84:	9801      	ldr	r0, [sp, #4]
 800ab86:	f840 bb04 	str.w	fp, [r0], #4
 800ab8a:	eba0 000a 	sub.w	r0, r0, sl
 800ab8e:	1080      	asrs	r0, r0, #2
 800ab90:	6120      	str	r0, [r4, #16]
 800ab92:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800ab96:	4658      	mov	r0, fp
 800ab98:	f000 fde6 	bl	800b768 <__hi0bits>
 800ab9c:	683d      	ldr	r5, [r7, #0]
 800ab9e:	eba8 0000 	sub.w	r0, r8, r0
 800aba2:	42a8      	cmp	r0, r5
 800aba4:	dd59      	ble.n	800ac5a <__gethex+0x24e>
 800aba6:	eba0 0805 	sub.w	r8, r0, r5
 800abaa:	4641      	mov	r1, r8
 800abac:	4620      	mov	r0, r4
 800abae:	f001 f975 	bl	800be9c <__any_on>
 800abb2:	4683      	mov	fp, r0
 800abb4:	b1b8      	cbz	r0, 800abe6 <__gethex+0x1da>
 800abb6:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800abba:	1159      	asrs	r1, r3, #5
 800abbc:	f003 021f 	and.w	r2, r3, #31
 800abc0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800abc4:	f04f 0b01 	mov.w	fp, #1
 800abc8:	fa0b f202 	lsl.w	r2, fp, r2
 800abcc:	420a      	tst	r2, r1
 800abce:	d00a      	beq.n	800abe6 <__gethex+0x1da>
 800abd0:	455b      	cmp	r3, fp
 800abd2:	dd06      	ble.n	800abe2 <__gethex+0x1d6>
 800abd4:	f1a8 0102 	sub.w	r1, r8, #2
 800abd8:	4620      	mov	r0, r4
 800abda:	f001 f95f 	bl	800be9c <__any_on>
 800abde:	2800      	cmp	r0, #0
 800abe0:	d138      	bne.n	800ac54 <__gethex+0x248>
 800abe2:	f04f 0b02 	mov.w	fp, #2
 800abe6:	4641      	mov	r1, r8
 800abe8:	4620      	mov	r0, r4
 800abea:	f7ff fea7 	bl	800a93c <rshift>
 800abee:	4446      	add	r6, r8
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	42b3      	cmp	r3, r6
 800abf4:	da41      	bge.n	800ac7a <__gethex+0x26e>
 800abf6:	4621      	mov	r1, r4
 800abf8:	4648      	mov	r0, r9
 800abfa:	f000 fd03 	bl	800b604 <_Bfree>
 800abfe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac00:	2300      	movs	r3, #0
 800ac02:	6013      	str	r3, [r2, #0]
 800ac04:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800ac08:	e78a      	b.n	800ab20 <__gethex+0x114>
 800ac0a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800ac0e:	2a2e      	cmp	r2, #46	; 0x2e
 800ac10:	d014      	beq.n	800ac3c <__gethex+0x230>
 800ac12:	2b20      	cmp	r3, #32
 800ac14:	d106      	bne.n	800ac24 <__gethex+0x218>
 800ac16:	9b01      	ldr	r3, [sp, #4]
 800ac18:	f843 bb04 	str.w	fp, [r3], #4
 800ac1c:	f04f 0b00 	mov.w	fp, #0
 800ac20:	9301      	str	r3, [sp, #4]
 800ac22:	465b      	mov	r3, fp
 800ac24:	7828      	ldrb	r0, [r5, #0]
 800ac26:	9303      	str	r3, [sp, #12]
 800ac28:	f7ff feda 	bl	800a9e0 <__hexdig_fun>
 800ac2c:	9b03      	ldr	r3, [sp, #12]
 800ac2e:	f000 000f 	and.w	r0, r0, #15
 800ac32:	4098      	lsls	r0, r3
 800ac34:	ea4b 0b00 	orr.w	fp, fp, r0
 800ac38:	3304      	adds	r3, #4
 800ac3a:	e7a1      	b.n	800ab80 <__gethex+0x174>
 800ac3c:	45a8      	cmp	r8, r5
 800ac3e:	d8e8      	bhi.n	800ac12 <__gethex+0x206>
 800ac40:	2201      	movs	r2, #1
 800ac42:	4628      	mov	r0, r5
 800ac44:	9303      	str	r3, [sp, #12]
 800ac46:	f7fe ff7f 	bl	8009b48 <strncmp>
 800ac4a:	4926      	ldr	r1, [pc, #152]	; (800ace4 <__gethex+0x2d8>)
 800ac4c:	9b03      	ldr	r3, [sp, #12]
 800ac4e:	2800      	cmp	r0, #0
 800ac50:	d1df      	bne.n	800ac12 <__gethex+0x206>
 800ac52:	e795      	b.n	800ab80 <__gethex+0x174>
 800ac54:	f04f 0b03 	mov.w	fp, #3
 800ac58:	e7c5      	b.n	800abe6 <__gethex+0x1da>
 800ac5a:	da0b      	bge.n	800ac74 <__gethex+0x268>
 800ac5c:	eba5 0800 	sub.w	r8, r5, r0
 800ac60:	4621      	mov	r1, r4
 800ac62:	4642      	mov	r2, r8
 800ac64:	4648      	mov	r0, r9
 800ac66:	f000 fee7 	bl	800ba38 <__lshift>
 800ac6a:	eba6 0608 	sub.w	r6, r6, r8
 800ac6e:	4604      	mov	r4, r0
 800ac70:	f100 0a14 	add.w	sl, r0, #20
 800ac74:	f04f 0b00 	mov.w	fp, #0
 800ac78:	e7ba      	b.n	800abf0 <__gethex+0x1e4>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	42b3      	cmp	r3, r6
 800ac7e:	dd73      	ble.n	800ad68 <__gethex+0x35c>
 800ac80:	1b9e      	subs	r6, r3, r6
 800ac82:	42b5      	cmp	r5, r6
 800ac84:	dc34      	bgt.n	800acf0 <__gethex+0x2e4>
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	2b02      	cmp	r3, #2
 800ac8a:	d023      	beq.n	800acd4 <__gethex+0x2c8>
 800ac8c:	2b03      	cmp	r3, #3
 800ac8e:	d025      	beq.n	800acdc <__gethex+0x2d0>
 800ac90:	2b01      	cmp	r3, #1
 800ac92:	d115      	bne.n	800acc0 <__gethex+0x2b4>
 800ac94:	42b5      	cmp	r5, r6
 800ac96:	d113      	bne.n	800acc0 <__gethex+0x2b4>
 800ac98:	2d01      	cmp	r5, #1
 800ac9a:	d10b      	bne.n	800acb4 <__gethex+0x2a8>
 800ac9c:	9a02      	ldr	r2, [sp, #8]
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6013      	str	r3, [r2, #0]
 800aca2:	2301      	movs	r3, #1
 800aca4:	6123      	str	r3, [r4, #16]
 800aca6:	f8ca 3000 	str.w	r3, [sl]
 800acaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800acac:	f04f 0862 	mov.w	r8, #98	; 0x62
 800acb0:	601c      	str	r4, [r3, #0]
 800acb2:	e735      	b.n	800ab20 <__gethex+0x114>
 800acb4:	1e69      	subs	r1, r5, #1
 800acb6:	4620      	mov	r0, r4
 800acb8:	f001 f8f0 	bl	800be9c <__any_on>
 800acbc:	2800      	cmp	r0, #0
 800acbe:	d1ed      	bne.n	800ac9c <__gethex+0x290>
 800acc0:	4621      	mov	r1, r4
 800acc2:	4648      	mov	r0, r9
 800acc4:	f000 fc9e 	bl	800b604 <_Bfree>
 800acc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800acca:	2300      	movs	r3, #0
 800accc:	6013      	str	r3, [r2, #0]
 800acce:	f04f 0850 	mov.w	r8, #80	; 0x50
 800acd2:	e725      	b.n	800ab20 <__gethex+0x114>
 800acd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d1f2      	bne.n	800acc0 <__gethex+0x2b4>
 800acda:	e7df      	b.n	800ac9c <__gethex+0x290>
 800acdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d1dc      	bne.n	800ac9c <__gethex+0x290>
 800ace2:	e7ed      	b.n	800acc0 <__gethex+0x2b4>
 800ace4:	0800cd89 	.word	0x0800cd89
 800ace8:	0800cf65 	.word	0x0800cf65
 800acec:	0800cf76 	.word	0x0800cf76
 800acf0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800acf4:	f1bb 0f00 	cmp.w	fp, #0
 800acf8:	d133      	bne.n	800ad62 <__gethex+0x356>
 800acfa:	f1b8 0f00 	cmp.w	r8, #0
 800acfe:	d004      	beq.n	800ad0a <__gethex+0x2fe>
 800ad00:	4641      	mov	r1, r8
 800ad02:	4620      	mov	r0, r4
 800ad04:	f001 f8ca 	bl	800be9c <__any_on>
 800ad08:	4683      	mov	fp, r0
 800ad0a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800ad0e:	2301      	movs	r3, #1
 800ad10:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ad14:	f008 081f 	and.w	r8, r8, #31
 800ad18:	fa03 f308 	lsl.w	r3, r3, r8
 800ad1c:	4213      	tst	r3, r2
 800ad1e:	4631      	mov	r1, r6
 800ad20:	4620      	mov	r0, r4
 800ad22:	bf18      	it	ne
 800ad24:	f04b 0b02 	orrne.w	fp, fp, #2
 800ad28:	1bad      	subs	r5, r5, r6
 800ad2a:	f7ff fe07 	bl	800a93c <rshift>
 800ad2e:	687e      	ldr	r6, [r7, #4]
 800ad30:	f04f 0802 	mov.w	r8, #2
 800ad34:	f1bb 0f00 	cmp.w	fp, #0
 800ad38:	d04a      	beq.n	800add0 <__gethex+0x3c4>
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	2b02      	cmp	r3, #2
 800ad3e:	d016      	beq.n	800ad6e <__gethex+0x362>
 800ad40:	2b03      	cmp	r3, #3
 800ad42:	d018      	beq.n	800ad76 <__gethex+0x36a>
 800ad44:	2b01      	cmp	r3, #1
 800ad46:	d109      	bne.n	800ad5c <__gethex+0x350>
 800ad48:	f01b 0f02 	tst.w	fp, #2
 800ad4c:	d006      	beq.n	800ad5c <__gethex+0x350>
 800ad4e:	f8da 3000 	ldr.w	r3, [sl]
 800ad52:	ea4b 0b03 	orr.w	fp, fp, r3
 800ad56:	f01b 0f01 	tst.w	fp, #1
 800ad5a:	d10f      	bne.n	800ad7c <__gethex+0x370>
 800ad5c:	f048 0810 	orr.w	r8, r8, #16
 800ad60:	e036      	b.n	800add0 <__gethex+0x3c4>
 800ad62:	f04f 0b01 	mov.w	fp, #1
 800ad66:	e7d0      	b.n	800ad0a <__gethex+0x2fe>
 800ad68:	f04f 0801 	mov.w	r8, #1
 800ad6c:	e7e2      	b.n	800ad34 <__gethex+0x328>
 800ad6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad70:	f1c3 0301 	rsb	r3, r3, #1
 800ad74:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d0ef      	beq.n	800ad5c <__gethex+0x350>
 800ad7c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ad80:	f104 0214 	add.w	r2, r4, #20
 800ad84:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800ad88:	9301      	str	r3, [sp, #4]
 800ad8a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800ad8e:	2300      	movs	r3, #0
 800ad90:	4694      	mov	ip, r2
 800ad92:	f852 1b04 	ldr.w	r1, [r2], #4
 800ad96:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800ad9a:	d01e      	beq.n	800adda <__gethex+0x3ce>
 800ad9c:	3101      	adds	r1, #1
 800ad9e:	f8cc 1000 	str.w	r1, [ip]
 800ada2:	f1b8 0f02 	cmp.w	r8, #2
 800ada6:	f104 0214 	add.w	r2, r4, #20
 800adaa:	d13d      	bne.n	800ae28 <__gethex+0x41c>
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	3b01      	subs	r3, #1
 800adb0:	42ab      	cmp	r3, r5
 800adb2:	d10b      	bne.n	800adcc <__gethex+0x3c0>
 800adb4:	1169      	asrs	r1, r5, #5
 800adb6:	2301      	movs	r3, #1
 800adb8:	f005 051f 	and.w	r5, r5, #31
 800adbc:	fa03 f505 	lsl.w	r5, r3, r5
 800adc0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800adc4:	421d      	tst	r5, r3
 800adc6:	bf18      	it	ne
 800adc8:	f04f 0801 	movne.w	r8, #1
 800adcc:	f048 0820 	orr.w	r8, r8, #32
 800add0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800add2:	601c      	str	r4, [r3, #0]
 800add4:	9b02      	ldr	r3, [sp, #8]
 800add6:	601e      	str	r6, [r3, #0]
 800add8:	e6a2      	b.n	800ab20 <__gethex+0x114>
 800adda:	4290      	cmp	r0, r2
 800addc:	f842 3c04 	str.w	r3, [r2, #-4]
 800ade0:	d8d6      	bhi.n	800ad90 <__gethex+0x384>
 800ade2:	68a2      	ldr	r2, [r4, #8]
 800ade4:	4593      	cmp	fp, r2
 800ade6:	db17      	blt.n	800ae18 <__gethex+0x40c>
 800ade8:	6861      	ldr	r1, [r4, #4]
 800adea:	4648      	mov	r0, r9
 800adec:	3101      	adds	r1, #1
 800adee:	f000 fbc9 	bl	800b584 <_Balloc>
 800adf2:	4682      	mov	sl, r0
 800adf4:	b918      	cbnz	r0, 800adfe <__gethex+0x3f2>
 800adf6:	4b1b      	ldr	r3, [pc, #108]	; (800ae64 <__gethex+0x458>)
 800adf8:	4602      	mov	r2, r0
 800adfa:	2184      	movs	r1, #132	; 0x84
 800adfc:	e6b3      	b.n	800ab66 <__gethex+0x15a>
 800adfe:	6922      	ldr	r2, [r4, #16]
 800ae00:	3202      	adds	r2, #2
 800ae02:	f104 010c 	add.w	r1, r4, #12
 800ae06:	0092      	lsls	r2, r2, #2
 800ae08:	300c      	adds	r0, #12
 800ae0a:	f7fe fefc 	bl	8009c06 <memcpy>
 800ae0e:	4621      	mov	r1, r4
 800ae10:	4648      	mov	r0, r9
 800ae12:	f000 fbf7 	bl	800b604 <_Bfree>
 800ae16:	4654      	mov	r4, sl
 800ae18:	6922      	ldr	r2, [r4, #16]
 800ae1a:	1c51      	adds	r1, r2, #1
 800ae1c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ae20:	6121      	str	r1, [r4, #16]
 800ae22:	2101      	movs	r1, #1
 800ae24:	6151      	str	r1, [r2, #20]
 800ae26:	e7bc      	b.n	800ada2 <__gethex+0x396>
 800ae28:	6921      	ldr	r1, [r4, #16]
 800ae2a:	4559      	cmp	r1, fp
 800ae2c:	dd0b      	ble.n	800ae46 <__gethex+0x43a>
 800ae2e:	2101      	movs	r1, #1
 800ae30:	4620      	mov	r0, r4
 800ae32:	f7ff fd83 	bl	800a93c <rshift>
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	3601      	adds	r6, #1
 800ae3a:	42b3      	cmp	r3, r6
 800ae3c:	f6ff aedb 	blt.w	800abf6 <__gethex+0x1ea>
 800ae40:	f04f 0801 	mov.w	r8, #1
 800ae44:	e7c2      	b.n	800adcc <__gethex+0x3c0>
 800ae46:	f015 051f 	ands.w	r5, r5, #31
 800ae4a:	d0f9      	beq.n	800ae40 <__gethex+0x434>
 800ae4c:	9b01      	ldr	r3, [sp, #4]
 800ae4e:	441a      	add	r2, r3
 800ae50:	f1c5 0520 	rsb	r5, r5, #32
 800ae54:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800ae58:	f000 fc86 	bl	800b768 <__hi0bits>
 800ae5c:	42a8      	cmp	r0, r5
 800ae5e:	dbe6      	blt.n	800ae2e <__gethex+0x422>
 800ae60:	e7ee      	b.n	800ae40 <__gethex+0x434>
 800ae62:	bf00      	nop
 800ae64:	0800cf65 	.word	0x0800cf65

0800ae68 <L_shift>:
 800ae68:	f1c2 0208 	rsb	r2, r2, #8
 800ae6c:	0092      	lsls	r2, r2, #2
 800ae6e:	b570      	push	{r4, r5, r6, lr}
 800ae70:	f1c2 0620 	rsb	r6, r2, #32
 800ae74:	6843      	ldr	r3, [r0, #4]
 800ae76:	6804      	ldr	r4, [r0, #0]
 800ae78:	fa03 f506 	lsl.w	r5, r3, r6
 800ae7c:	432c      	orrs	r4, r5
 800ae7e:	40d3      	lsrs	r3, r2
 800ae80:	6004      	str	r4, [r0, #0]
 800ae82:	f840 3f04 	str.w	r3, [r0, #4]!
 800ae86:	4288      	cmp	r0, r1
 800ae88:	d3f4      	bcc.n	800ae74 <L_shift+0xc>
 800ae8a:	bd70      	pop	{r4, r5, r6, pc}

0800ae8c <__match>:
 800ae8c:	b530      	push	{r4, r5, lr}
 800ae8e:	6803      	ldr	r3, [r0, #0]
 800ae90:	3301      	adds	r3, #1
 800ae92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae96:	b914      	cbnz	r4, 800ae9e <__match+0x12>
 800ae98:	6003      	str	r3, [r0, #0]
 800ae9a:	2001      	movs	r0, #1
 800ae9c:	bd30      	pop	{r4, r5, pc}
 800ae9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aea2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800aea6:	2d19      	cmp	r5, #25
 800aea8:	bf98      	it	ls
 800aeaa:	3220      	addls	r2, #32
 800aeac:	42a2      	cmp	r2, r4
 800aeae:	d0f0      	beq.n	800ae92 <__match+0x6>
 800aeb0:	2000      	movs	r0, #0
 800aeb2:	e7f3      	b.n	800ae9c <__match+0x10>

0800aeb4 <__hexnan>:
 800aeb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeb8:	680b      	ldr	r3, [r1, #0]
 800aeba:	6801      	ldr	r1, [r0, #0]
 800aebc:	115e      	asrs	r6, r3, #5
 800aebe:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800aec2:	f013 031f 	ands.w	r3, r3, #31
 800aec6:	b087      	sub	sp, #28
 800aec8:	bf18      	it	ne
 800aeca:	3604      	addne	r6, #4
 800aecc:	2500      	movs	r5, #0
 800aece:	1f37      	subs	r7, r6, #4
 800aed0:	4682      	mov	sl, r0
 800aed2:	4690      	mov	r8, r2
 800aed4:	9301      	str	r3, [sp, #4]
 800aed6:	f846 5c04 	str.w	r5, [r6, #-4]
 800aeda:	46b9      	mov	r9, r7
 800aedc:	463c      	mov	r4, r7
 800aede:	9502      	str	r5, [sp, #8]
 800aee0:	46ab      	mov	fp, r5
 800aee2:	784a      	ldrb	r2, [r1, #1]
 800aee4:	1c4b      	adds	r3, r1, #1
 800aee6:	9303      	str	r3, [sp, #12]
 800aee8:	b342      	cbz	r2, 800af3c <__hexnan+0x88>
 800aeea:	4610      	mov	r0, r2
 800aeec:	9105      	str	r1, [sp, #20]
 800aeee:	9204      	str	r2, [sp, #16]
 800aef0:	f7ff fd76 	bl	800a9e0 <__hexdig_fun>
 800aef4:	2800      	cmp	r0, #0
 800aef6:	d14f      	bne.n	800af98 <__hexnan+0xe4>
 800aef8:	9a04      	ldr	r2, [sp, #16]
 800aefa:	9905      	ldr	r1, [sp, #20]
 800aefc:	2a20      	cmp	r2, #32
 800aefe:	d818      	bhi.n	800af32 <__hexnan+0x7e>
 800af00:	9b02      	ldr	r3, [sp, #8]
 800af02:	459b      	cmp	fp, r3
 800af04:	dd13      	ble.n	800af2e <__hexnan+0x7a>
 800af06:	454c      	cmp	r4, r9
 800af08:	d206      	bcs.n	800af18 <__hexnan+0x64>
 800af0a:	2d07      	cmp	r5, #7
 800af0c:	dc04      	bgt.n	800af18 <__hexnan+0x64>
 800af0e:	462a      	mov	r2, r5
 800af10:	4649      	mov	r1, r9
 800af12:	4620      	mov	r0, r4
 800af14:	f7ff ffa8 	bl	800ae68 <L_shift>
 800af18:	4544      	cmp	r4, r8
 800af1a:	d950      	bls.n	800afbe <__hexnan+0x10a>
 800af1c:	2300      	movs	r3, #0
 800af1e:	f1a4 0904 	sub.w	r9, r4, #4
 800af22:	f844 3c04 	str.w	r3, [r4, #-4]
 800af26:	f8cd b008 	str.w	fp, [sp, #8]
 800af2a:	464c      	mov	r4, r9
 800af2c:	461d      	mov	r5, r3
 800af2e:	9903      	ldr	r1, [sp, #12]
 800af30:	e7d7      	b.n	800aee2 <__hexnan+0x2e>
 800af32:	2a29      	cmp	r2, #41	; 0x29
 800af34:	d155      	bne.n	800afe2 <__hexnan+0x12e>
 800af36:	3102      	adds	r1, #2
 800af38:	f8ca 1000 	str.w	r1, [sl]
 800af3c:	f1bb 0f00 	cmp.w	fp, #0
 800af40:	d04f      	beq.n	800afe2 <__hexnan+0x12e>
 800af42:	454c      	cmp	r4, r9
 800af44:	d206      	bcs.n	800af54 <__hexnan+0xa0>
 800af46:	2d07      	cmp	r5, #7
 800af48:	dc04      	bgt.n	800af54 <__hexnan+0xa0>
 800af4a:	462a      	mov	r2, r5
 800af4c:	4649      	mov	r1, r9
 800af4e:	4620      	mov	r0, r4
 800af50:	f7ff ff8a 	bl	800ae68 <L_shift>
 800af54:	4544      	cmp	r4, r8
 800af56:	d934      	bls.n	800afc2 <__hexnan+0x10e>
 800af58:	f1a8 0204 	sub.w	r2, r8, #4
 800af5c:	4623      	mov	r3, r4
 800af5e:	f853 1b04 	ldr.w	r1, [r3], #4
 800af62:	f842 1f04 	str.w	r1, [r2, #4]!
 800af66:	429f      	cmp	r7, r3
 800af68:	d2f9      	bcs.n	800af5e <__hexnan+0xaa>
 800af6a:	1b3b      	subs	r3, r7, r4
 800af6c:	f023 0303 	bic.w	r3, r3, #3
 800af70:	3304      	adds	r3, #4
 800af72:	3e03      	subs	r6, #3
 800af74:	3401      	adds	r4, #1
 800af76:	42a6      	cmp	r6, r4
 800af78:	bf38      	it	cc
 800af7a:	2304      	movcc	r3, #4
 800af7c:	4443      	add	r3, r8
 800af7e:	2200      	movs	r2, #0
 800af80:	f843 2b04 	str.w	r2, [r3], #4
 800af84:	429f      	cmp	r7, r3
 800af86:	d2fb      	bcs.n	800af80 <__hexnan+0xcc>
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	b91b      	cbnz	r3, 800af94 <__hexnan+0xe0>
 800af8c:	4547      	cmp	r7, r8
 800af8e:	d126      	bne.n	800afde <__hexnan+0x12a>
 800af90:	2301      	movs	r3, #1
 800af92:	603b      	str	r3, [r7, #0]
 800af94:	2005      	movs	r0, #5
 800af96:	e025      	b.n	800afe4 <__hexnan+0x130>
 800af98:	3501      	adds	r5, #1
 800af9a:	2d08      	cmp	r5, #8
 800af9c:	f10b 0b01 	add.w	fp, fp, #1
 800afa0:	dd06      	ble.n	800afb0 <__hexnan+0xfc>
 800afa2:	4544      	cmp	r4, r8
 800afa4:	d9c3      	bls.n	800af2e <__hexnan+0x7a>
 800afa6:	2300      	movs	r3, #0
 800afa8:	f844 3c04 	str.w	r3, [r4, #-4]
 800afac:	2501      	movs	r5, #1
 800afae:	3c04      	subs	r4, #4
 800afb0:	6822      	ldr	r2, [r4, #0]
 800afb2:	f000 000f 	and.w	r0, r0, #15
 800afb6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800afba:	6020      	str	r0, [r4, #0]
 800afbc:	e7b7      	b.n	800af2e <__hexnan+0x7a>
 800afbe:	2508      	movs	r5, #8
 800afc0:	e7b5      	b.n	800af2e <__hexnan+0x7a>
 800afc2:	9b01      	ldr	r3, [sp, #4]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d0df      	beq.n	800af88 <__hexnan+0xd4>
 800afc8:	f1c3 0320 	rsb	r3, r3, #32
 800afcc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800afd0:	40da      	lsrs	r2, r3
 800afd2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800afd6:	4013      	ands	r3, r2
 800afd8:	f846 3c04 	str.w	r3, [r6, #-4]
 800afdc:	e7d4      	b.n	800af88 <__hexnan+0xd4>
 800afde:	3f04      	subs	r7, #4
 800afe0:	e7d2      	b.n	800af88 <__hexnan+0xd4>
 800afe2:	2004      	movs	r0, #4
 800afe4:	b007      	add	sp, #28
 800afe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800afea <__ssputs_r>:
 800afea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afee:	688e      	ldr	r6, [r1, #8]
 800aff0:	461f      	mov	r7, r3
 800aff2:	42be      	cmp	r6, r7
 800aff4:	680b      	ldr	r3, [r1, #0]
 800aff6:	4682      	mov	sl, r0
 800aff8:	460c      	mov	r4, r1
 800affa:	4690      	mov	r8, r2
 800affc:	d82c      	bhi.n	800b058 <__ssputs_r+0x6e>
 800affe:	898a      	ldrh	r2, [r1, #12]
 800b000:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b004:	d026      	beq.n	800b054 <__ssputs_r+0x6a>
 800b006:	6965      	ldr	r5, [r4, #20]
 800b008:	6909      	ldr	r1, [r1, #16]
 800b00a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b00e:	eba3 0901 	sub.w	r9, r3, r1
 800b012:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b016:	1c7b      	adds	r3, r7, #1
 800b018:	444b      	add	r3, r9
 800b01a:	106d      	asrs	r5, r5, #1
 800b01c:	429d      	cmp	r5, r3
 800b01e:	bf38      	it	cc
 800b020:	461d      	movcc	r5, r3
 800b022:	0553      	lsls	r3, r2, #21
 800b024:	d527      	bpl.n	800b076 <__ssputs_r+0x8c>
 800b026:	4629      	mov	r1, r5
 800b028:	f000 f960 	bl	800b2ec <_malloc_r>
 800b02c:	4606      	mov	r6, r0
 800b02e:	b360      	cbz	r0, 800b08a <__ssputs_r+0xa0>
 800b030:	6921      	ldr	r1, [r4, #16]
 800b032:	464a      	mov	r2, r9
 800b034:	f7fe fde7 	bl	8009c06 <memcpy>
 800b038:	89a3      	ldrh	r3, [r4, #12]
 800b03a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b03e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b042:	81a3      	strh	r3, [r4, #12]
 800b044:	6126      	str	r6, [r4, #16]
 800b046:	6165      	str	r5, [r4, #20]
 800b048:	444e      	add	r6, r9
 800b04a:	eba5 0509 	sub.w	r5, r5, r9
 800b04e:	6026      	str	r6, [r4, #0]
 800b050:	60a5      	str	r5, [r4, #8]
 800b052:	463e      	mov	r6, r7
 800b054:	42be      	cmp	r6, r7
 800b056:	d900      	bls.n	800b05a <__ssputs_r+0x70>
 800b058:	463e      	mov	r6, r7
 800b05a:	6820      	ldr	r0, [r4, #0]
 800b05c:	4632      	mov	r2, r6
 800b05e:	4641      	mov	r1, r8
 800b060:	f000 ffbc 	bl	800bfdc <memmove>
 800b064:	68a3      	ldr	r3, [r4, #8]
 800b066:	1b9b      	subs	r3, r3, r6
 800b068:	60a3      	str	r3, [r4, #8]
 800b06a:	6823      	ldr	r3, [r4, #0]
 800b06c:	4433      	add	r3, r6
 800b06e:	6023      	str	r3, [r4, #0]
 800b070:	2000      	movs	r0, #0
 800b072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b076:	462a      	mov	r2, r5
 800b078:	f000 ff74 	bl	800bf64 <_realloc_r>
 800b07c:	4606      	mov	r6, r0
 800b07e:	2800      	cmp	r0, #0
 800b080:	d1e0      	bne.n	800b044 <__ssputs_r+0x5a>
 800b082:	6921      	ldr	r1, [r4, #16]
 800b084:	4650      	mov	r0, sl
 800b086:	f001 f84d 	bl	800c124 <_free_r>
 800b08a:	230c      	movs	r3, #12
 800b08c:	f8ca 3000 	str.w	r3, [sl]
 800b090:	89a3      	ldrh	r3, [r4, #12]
 800b092:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b096:	81a3      	strh	r3, [r4, #12]
 800b098:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b09c:	e7e9      	b.n	800b072 <__ssputs_r+0x88>
	...

0800b0a0 <_svfiprintf_r>:
 800b0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a4:	4698      	mov	r8, r3
 800b0a6:	898b      	ldrh	r3, [r1, #12]
 800b0a8:	061b      	lsls	r3, r3, #24
 800b0aa:	b09d      	sub	sp, #116	; 0x74
 800b0ac:	4607      	mov	r7, r0
 800b0ae:	460d      	mov	r5, r1
 800b0b0:	4614      	mov	r4, r2
 800b0b2:	d50e      	bpl.n	800b0d2 <_svfiprintf_r+0x32>
 800b0b4:	690b      	ldr	r3, [r1, #16]
 800b0b6:	b963      	cbnz	r3, 800b0d2 <_svfiprintf_r+0x32>
 800b0b8:	2140      	movs	r1, #64	; 0x40
 800b0ba:	f000 f917 	bl	800b2ec <_malloc_r>
 800b0be:	6028      	str	r0, [r5, #0]
 800b0c0:	6128      	str	r0, [r5, #16]
 800b0c2:	b920      	cbnz	r0, 800b0ce <_svfiprintf_r+0x2e>
 800b0c4:	230c      	movs	r3, #12
 800b0c6:	603b      	str	r3, [r7, #0]
 800b0c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b0cc:	e0d0      	b.n	800b270 <_svfiprintf_r+0x1d0>
 800b0ce:	2340      	movs	r3, #64	; 0x40
 800b0d0:	616b      	str	r3, [r5, #20]
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	9309      	str	r3, [sp, #36]	; 0x24
 800b0d6:	2320      	movs	r3, #32
 800b0d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b0dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0e0:	2330      	movs	r3, #48	; 0x30
 800b0e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b288 <_svfiprintf_r+0x1e8>
 800b0e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b0ea:	f04f 0901 	mov.w	r9, #1
 800b0ee:	4623      	mov	r3, r4
 800b0f0:	469a      	mov	sl, r3
 800b0f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0f6:	b10a      	cbz	r2, 800b0fc <_svfiprintf_r+0x5c>
 800b0f8:	2a25      	cmp	r2, #37	; 0x25
 800b0fa:	d1f9      	bne.n	800b0f0 <_svfiprintf_r+0x50>
 800b0fc:	ebba 0b04 	subs.w	fp, sl, r4
 800b100:	d00b      	beq.n	800b11a <_svfiprintf_r+0x7a>
 800b102:	465b      	mov	r3, fp
 800b104:	4622      	mov	r2, r4
 800b106:	4629      	mov	r1, r5
 800b108:	4638      	mov	r0, r7
 800b10a:	f7ff ff6e 	bl	800afea <__ssputs_r>
 800b10e:	3001      	adds	r0, #1
 800b110:	f000 80a9 	beq.w	800b266 <_svfiprintf_r+0x1c6>
 800b114:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b116:	445a      	add	r2, fp
 800b118:	9209      	str	r2, [sp, #36]	; 0x24
 800b11a:	f89a 3000 	ldrb.w	r3, [sl]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	f000 80a1 	beq.w	800b266 <_svfiprintf_r+0x1c6>
 800b124:	2300      	movs	r3, #0
 800b126:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b12a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b12e:	f10a 0a01 	add.w	sl, sl, #1
 800b132:	9304      	str	r3, [sp, #16]
 800b134:	9307      	str	r3, [sp, #28]
 800b136:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b13a:	931a      	str	r3, [sp, #104]	; 0x68
 800b13c:	4654      	mov	r4, sl
 800b13e:	2205      	movs	r2, #5
 800b140:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b144:	4850      	ldr	r0, [pc, #320]	; (800b288 <_svfiprintf_r+0x1e8>)
 800b146:	f7f5 f84b 	bl	80001e0 <memchr>
 800b14a:	9a04      	ldr	r2, [sp, #16]
 800b14c:	b9d8      	cbnz	r0, 800b186 <_svfiprintf_r+0xe6>
 800b14e:	06d0      	lsls	r0, r2, #27
 800b150:	bf44      	itt	mi
 800b152:	2320      	movmi	r3, #32
 800b154:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b158:	0711      	lsls	r1, r2, #28
 800b15a:	bf44      	itt	mi
 800b15c:	232b      	movmi	r3, #43	; 0x2b
 800b15e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b162:	f89a 3000 	ldrb.w	r3, [sl]
 800b166:	2b2a      	cmp	r3, #42	; 0x2a
 800b168:	d015      	beq.n	800b196 <_svfiprintf_r+0xf6>
 800b16a:	9a07      	ldr	r2, [sp, #28]
 800b16c:	4654      	mov	r4, sl
 800b16e:	2000      	movs	r0, #0
 800b170:	f04f 0c0a 	mov.w	ip, #10
 800b174:	4621      	mov	r1, r4
 800b176:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b17a:	3b30      	subs	r3, #48	; 0x30
 800b17c:	2b09      	cmp	r3, #9
 800b17e:	d94d      	bls.n	800b21c <_svfiprintf_r+0x17c>
 800b180:	b1b0      	cbz	r0, 800b1b0 <_svfiprintf_r+0x110>
 800b182:	9207      	str	r2, [sp, #28]
 800b184:	e014      	b.n	800b1b0 <_svfiprintf_r+0x110>
 800b186:	eba0 0308 	sub.w	r3, r0, r8
 800b18a:	fa09 f303 	lsl.w	r3, r9, r3
 800b18e:	4313      	orrs	r3, r2
 800b190:	9304      	str	r3, [sp, #16]
 800b192:	46a2      	mov	sl, r4
 800b194:	e7d2      	b.n	800b13c <_svfiprintf_r+0x9c>
 800b196:	9b03      	ldr	r3, [sp, #12]
 800b198:	1d19      	adds	r1, r3, #4
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	9103      	str	r1, [sp, #12]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	bfbb      	ittet	lt
 800b1a2:	425b      	neglt	r3, r3
 800b1a4:	f042 0202 	orrlt.w	r2, r2, #2
 800b1a8:	9307      	strge	r3, [sp, #28]
 800b1aa:	9307      	strlt	r3, [sp, #28]
 800b1ac:	bfb8      	it	lt
 800b1ae:	9204      	strlt	r2, [sp, #16]
 800b1b0:	7823      	ldrb	r3, [r4, #0]
 800b1b2:	2b2e      	cmp	r3, #46	; 0x2e
 800b1b4:	d10c      	bne.n	800b1d0 <_svfiprintf_r+0x130>
 800b1b6:	7863      	ldrb	r3, [r4, #1]
 800b1b8:	2b2a      	cmp	r3, #42	; 0x2a
 800b1ba:	d134      	bne.n	800b226 <_svfiprintf_r+0x186>
 800b1bc:	9b03      	ldr	r3, [sp, #12]
 800b1be:	1d1a      	adds	r2, r3, #4
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	9203      	str	r2, [sp, #12]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	bfb8      	it	lt
 800b1c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b1cc:	3402      	adds	r4, #2
 800b1ce:	9305      	str	r3, [sp, #20]
 800b1d0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b298 <_svfiprintf_r+0x1f8>
 800b1d4:	7821      	ldrb	r1, [r4, #0]
 800b1d6:	2203      	movs	r2, #3
 800b1d8:	4650      	mov	r0, sl
 800b1da:	f7f5 f801 	bl	80001e0 <memchr>
 800b1de:	b138      	cbz	r0, 800b1f0 <_svfiprintf_r+0x150>
 800b1e0:	9b04      	ldr	r3, [sp, #16]
 800b1e2:	eba0 000a 	sub.w	r0, r0, sl
 800b1e6:	2240      	movs	r2, #64	; 0x40
 800b1e8:	4082      	lsls	r2, r0
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	3401      	adds	r4, #1
 800b1ee:	9304      	str	r3, [sp, #16]
 800b1f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1f4:	4825      	ldr	r0, [pc, #148]	; (800b28c <_svfiprintf_r+0x1ec>)
 800b1f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b1fa:	2206      	movs	r2, #6
 800b1fc:	f7f4 fff0 	bl	80001e0 <memchr>
 800b200:	2800      	cmp	r0, #0
 800b202:	d038      	beq.n	800b276 <_svfiprintf_r+0x1d6>
 800b204:	4b22      	ldr	r3, [pc, #136]	; (800b290 <_svfiprintf_r+0x1f0>)
 800b206:	bb1b      	cbnz	r3, 800b250 <_svfiprintf_r+0x1b0>
 800b208:	9b03      	ldr	r3, [sp, #12]
 800b20a:	3307      	adds	r3, #7
 800b20c:	f023 0307 	bic.w	r3, r3, #7
 800b210:	3308      	adds	r3, #8
 800b212:	9303      	str	r3, [sp, #12]
 800b214:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b216:	4433      	add	r3, r6
 800b218:	9309      	str	r3, [sp, #36]	; 0x24
 800b21a:	e768      	b.n	800b0ee <_svfiprintf_r+0x4e>
 800b21c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b220:	460c      	mov	r4, r1
 800b222:	2001      	movs	r0, #1
 800b224:	e7a6      	b.n	800b174 <_svfiprintf_r+0xd4>
 800b226:	2300      	movs	r3, #0
 800b228:	3401      	adds	r4, #1
 800b22a:	9305      	str	r3, [sp, #20]
 800b22c:	4619      	mov	r1, r3
 800b22e:	f04f 0c0a 	mov.w	ip, #10
 800b232:	4620      	mov	r0, r4
 800b234:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b238:	3a30      	subs	r2, #48	; 0x30
 800b23a:	2a09      	cmp	r2, #9
 800b23c:	d903      	bls.n	800b246 <_svfiprintf_r+0x1a6>
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d0c6      	beq.n	800b1d0 <_svfiprintf_r+0x130>
 800b242:	9105      	str	r1, [sp, #20]
 800b244:	e7c4      	b.n	800b1d0 <_svfiprintf_r+0x130>
 800b246:	fb0c 2101 	mla	r1, ip, r1, r2
 800b24a:	4604      	mov	r4, r0
 800b24c:	2301      	movs	r3, #1
 800b24e:	e7f0      	b.n	800b232 <_svfiprintf_r+0x192>
 800b250:	ab03      	add	r3, sp, #12
 800b252:	9300      	str	r3, [sp, #0]
 800b254:	462a      	mov	r2, r5
 800b256:	4b0f      	ldr	r3, [pc, #60]	; (800b294 <_svfiprintf_r+0x1f4>)
 800b258:	a904      	add	r1, sp, #16
 800b25a:	4638      	mov	r0, r7
 800b25c:	f7fc feb4 	bl	8007fc8 <_printf_float>
 800b260:	1c42      	adds	r2, r0, #1
 800b262:	4606      	mov	r6, r0
 800b264:	d1d6      	bne.n	800b214 <_svfiprintf_r+0x174>
 800b266:	89ab      	ldrh	r3, [r5, #12]
 800b268:	065b      	lsls	r3, r3, #25
 800b26a:	f53f af2d 	bmi.w	800b0c8 <_svfiprintf_r+0x28>
 800b26e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b270:	b01d      	add	sp, #116	; 0x74
 800b272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b276:	ab03      	add	r3, sp, #12
 800b278:	9300      	str	r3, [sp, #0]
 800b27a:	462a      	mov	r2, r5
 800b27c:	4b05      	ldr	r3, [pc, #20]	; (800b294 <_svfiprintf_r+0x1f4>)
 800b27e:	a904      	add	r1, sp, #16
 800b280:	4638      	mov	r0, r7
 800b282:	f7fd f945 	bl	8008510 <_printf_i>
 800b286:	e7eb      	b.n	800b260 <_svfiprintf_r+0x1c0>
 800b288:	0800cfd6 	.word	0x0800cfd6
 800b28c:	0800cfe0 	.word	0x0800cfe0
 800b290:	08007fc9 	.word	0x08007fc9
 800b294:	0800afeb 	.word	0x0800afeb
 800b298:	0800cfdc 	.word	0x0800cfdc

0800b29c <malloc>:
 800b29c:	4b02      	ldr	r3, [pc, #8]	; (800b2a8 <malloc+0xc>)
 800b29e:	4601      	mov	r1, r0
 800b2a0:	6818      	ldr	r0, [r3, #0]
 800b2a2:	f000 b823 	b.w	800b2ec <_malloc_r>
 800b2a6:	bf00      	nop
 800b2a8:	2000023c 	.word	0x2000023c

0800b2ac <sbrk_aligned>:
 800b2ac:	b570      	push	{r4, r5, r6, lr}
 800b2ae:	4e0e      	ldr	r6, [pc, #56]	; (800b2e8 <sbrk_aligned+0x3c>)
 800b2b0:	460c      	mov	r4, r1
 800b2b2:	6831      	ldr	r1, [r6, #0]
 800b2b4:	4605      	mov	r5, r0
 800b2b6:	b911      	cbnz	r1, 800b2be <sbrk_aligned+0x12>
 800b2b8:	f000 fede 	bl	800c078 <_sbrk_r>
 800b2bc:	6030      	str	r0, [r6, #0]
 800b2be:	4621      	mov	r1, r4
 800b2c0:	4628      	mov	r0, r5
 800b2c2:	f000 fed9 	bl	800c078 <_sbrk_r>
 800b2c6:	1c43      	adds	r3, r0, #1
 800b2c8:	d00a      	beq.n	800b2e0 <sbrk_aligned+0x34>
 800b2ca:	1cc4      	adds	r4, r0, #3
 800b2cc:	f024 0403 	bic.w	r4, r4, #3
 800b2d0:	42a0      	cmp	r0, r4
 800b2d2:	d007      	beq.n	800b2e4 <sbrk_aligned+0x38>
 800b2d4:	1a21      	subs	r1, r4, r0
 800b2d6:	4628      	mov	r0, r5
 800b2d8:	f000 fece 	bl	800c078 <_sbrk_r>
 800b2dc:	3001      	adds	r0, #1
 800b2de:	d101      	bne.n	800b2e4 <sbrk_aligned+0x38>
 800b2e0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	bd70      	pop	{r4, r5, r6, pc}
 800b2e8:	20000880 	.word	0x20000880

0800b2ec <_malloc_r>:
 800b2ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2f0:	1ccd      	adds	r5, r1, #3
 800b2f2:	f025 0503 	bic.w	r5, r5, #3
 800b2f6:	3508      	adds	r5, #8
 800b2f8:	2d0c      	cmp	r5, #12
 800b2fa:	bf38      	it	cc
 800b2fc:	250c      	movcc	r5, #12
 800b2fe:	2d00      	cmp	r5, #0
 800b300:	4607      	mov	r7, r0
 800b302:	db01      	blt.n	800b308 <_malloc_r+0x1c>
 800b304:	42a9      	cmp	r1, r5
 800b306:	d905      	bls.n	800b314 <_malloc_r+0x28>
 800b308:	230c      	movs	r3, #12
 800b30a:	603b      	str	r3, [r7, #0]
 800b30c:	2600      	movs	r6, #0
 800b30e:	4630      	mov	r0, r6
 800b310:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b314:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b3e8 <_malloc_r+0xfc>
 800b318:	f000 f928 	bl	800b56c <__malloc_lock>
 800b31c:	f8d8 3000 	ldr.w	r3, [r8]
 800b320:	461c      	mov	r4, r3
 800b322:	bb5c      	cbnz	r4, 800b37c <_malloc_r+0x90>
 800b324:	4629      	mov	r1, r5
 800b326:	4638      	mov	r0, r7
 800b328:	f7ff ffc0 	bl	800b2ac <sbrk_aligned>
 800b32c:	1c43      	adds	r3, r0, #1
 800b32e:	4604      	mov	r4, r0
 800b330:	d155      	bne.n	800b3de <_malloc_r+0xf2>
 800b332:	f8d8 4000 	ldr.w	r4, [r8]
 800b336:	4626      	mov	r6, r4
 800b338:	2e00      	cmp	r6, #0
 800b33a:	d145      	bne.n	800b3c8 <_malloc_r+0xdc>
 800b33c:	2c00      	cmp	r4, #0
 800b33e:	d048      	beq.n	800b3d2 <_malloc_r+0xe6>
 800b340:	6823      	ldr	r3, [r4, #0]
 800b342:	4631      	mov	r1, r6
 800b344:	4638      	mov	r0, r7
 800b346:	eb04 0903 	add.w	r9, r4, r3
 800b34a:	f000 fe95 	bl	800c078 <_sbrk_r>
 800b34e:	4581      	cmp	r9, r0
 800b350:	d13f      	bne.n	800b3d2 <_malloc_r+0xe6>
 800b352:	6821      	ldr	r1, [r4, #0]
 800b354:	1a6d      	subs	r5, r5, r1
 800b356:	4629      	mov	r1, r5
 800b358:	4638      	mov	r0, r7
 800b35a:	f7ff ffa7 	bl	800b2ac <sbrk_aligned>
 800b35e:	3001      	adds	r0, #1
 800b360:	d037      	beq.n	800b3d2 <_malloc_r+0xe6>
 800b362:	6823      	ldr	r3, [r4, #0]
 800b364:	442b      	add	r3, r5
 800b366:	6023      	str	r3, [r4, #0]
 800b368:	f8d8 3000 	ldr.w	r3, [r8]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d038      	beq.n	800b3e2 <_malloc_r+0xf6>
 800b370:	685a      	ldr	r2, [r3, #4]
 800b372:	42a2      	cmp	r2, r4
 800b374:	d12b      	bne.n	800b3ce <_malloc_r+0xe2>
 800b376:	2200      	movs	r2, #0
 800b378:	605a      	str	r2, [r3, #4]
 800b37a:	e00f      	b.n	800b39c <_malloc_r+0xb0>
 800b37c:	6822      	ldr	r2, [r4, #0]
 800b37e:	1b52      	subs	r2, r2, r5
 800b380:	d41f      	bmi.n	800b3c2 <_malloc_r+0xd6>
 800b382:	2a0b      	cmp	r2, #11
 800b384:	d917      	bls.n	800b3b6 <_malloc_r+0xca>
 800b386:	1961      	adds	r1, r4, r5
 800b388:	42a3      	cmp	r3, r4
 800b38a:	6025      	str	r5, [r4, #0]
 800b38c:	bf18      	it	ne
 800b38e:	6059      	strne	r1, [r3, #4]
 800b390:	6863      	ldr	r3, [r4, #4]
 800b392:	bf08      	it	eq
 800b394:	f8c8 1000 	streq.w	r1, [r8]
 800b398:	5162      	str	r2, [r4, r5]
 800b39a:	604b      	str	r3, [r1, #4]
 800b39c:	4638      	mov	r0, r7
 800b39e:	f104 060b 	add.w	r6, r4, #11
 800b3a2:	f000 f8e9 	bl	800b578 <__malloc_unlock>
 800b3a6:	f026 0607 	bic.w	r6, r6, #7
 800b3aa:	1d23      	adds	r3, r4, #4
 800b3ac:	1af2      	subs	r2, r6, r3
 800b3ae:	d0ae      	beq.n	800b30e <_malloc_r+0x22>
 800b3b0:	1b9b      	subs	r3, r3, r6
 800b3b2:	50a3      	str	r3, [r4, r2]
 800b3b4:	e7ab      	b.n	800b30e <_malloc_r+0x22>
 800b3b6:	42a3      	cmp	r3, r4
 800b3b8:	6862      	ldr	r2, [r4, #4]
 800b3ba:	d1dd      	bne.n	800b378 <_malloc_r+0x8c>
 800b3bc:	f8c8 2000 	str.w	r2, [r8]
 800b3c0:	e7ec      	b.n	800b39c <_malloc_r+0xb0>
 800b3c2:	4623      	mov	r3, r4
 800b3c4:	6864      	ldr	r4, [r4, #4]
 800b3c6:	e7ac      	b.n	800b322 <_malloc_r+0x36>
 800b3c8:	4634      	mov	r4, r6
 800b3ca:	6876      	ldr	r6, [r6, #4]
 800b3cc:	e7b4      	b.n	800b338 <_malloc_r+0x4c>
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	e7cc      	b.n	800b36c <_malloc_r+0x80>
 800b3d2:	230c      	movs	r3, #12
 800b3d4:	603b      	str	r3, [r7, #0]
 800b3d6:	4638      	mov	r0, r7
 800b3d8:	f000 f8ce 	bl	800b578 <__malloc_unlock>
 800b3dc:	e797      	b.n	800b30e <_malloc_r+0x22>
 800b3de:	6025      	str	r5, [r4, #0]
 800b3e0:	e7dc      	b.n	800b39c <_malloc_r+0xb0>
 800b3e2:	605b      	str	r3, [r3, #4]
 800b3e4:	deff      	udf	#255	; 0xff
 800b3e6:	bf00      	nop
 800b3e8:	2000087c 	.word	0x2000087c

0800b3ec <__ascii_mbtowc>:
 800b3ec:	b082      	sub	sp, #8
 800b3ee:	b901      	cbnz	r1, 800b3f2 <__ascii_mbtowc+0x6>
 800b3f0:	a901      	add	r1, sp, #4
 800b3f2:	b142      	cbz	r2, 800b406 <__ascii_mbtowc+0x1a>
 800b3f4:	b14b      	cbz	r3, 800b40a <__ascii_mbtowc+0x1e>
 800b3f6:	7813      	ldrb	r3, [r2, #0]
 800b3f8:	600b      	str	r3, [r1, #0]
 800b3fa:	7812      	ldrb	r2, [r2, #0]
 800b3fc:	1e10      	subs	r0, r2, #0
 800b3fe:	bf18      	it	ne
 800b400:	2001      	movne	r0, #1
 800b402:	b002      	add	sp, #8
 800b404:	4770      	bx	lr
 800b406:	4610      	mov	r0, r2
 800b408:	e7fb      	b.n	800b402 <__ascii_mbtowc+0x16>
 800b40a:	f06f 0001 	mvn.w	r0, #1
 800b40e:	e7f8      	b.n	800b402 <__ascii_mbtowc+0x16>

0800b410 <__sflush_r>:
 800b410:	898a      	ldrh	r2, [r1, #12]
 800b412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b416:	4605      	mov	r5, r0
 800b418:	0710      	lsls	r0, r2, #28
 800b41a:	460c      	mov	r4, r1
 800b41c:	d458      	bmi.n	800b4d0 <__sflush_r+0xc0>
 800b41e:	684b      	ldr	r3, [r1, #4]
 800b420:	2b00      	cmp	r3, #0
 800b422:	dc05      	bgt.n	800b430 <__sflush_r+0x20>
 800b424:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b426:	2b00      	cmp	r3, #0
 800b428:	dc02      	bgt.n	800b430 <__sflush_r+0x20>
 800b42a:	2000      	movs	r0, #0
 800b42c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b430:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b432:	2e00      	cmp	r6, #0
 800b434:	d0f9      	beq.n	800b42a <__sflush_r+0x1a>
 800b436:	2300      	movs	r3, #0
 800b438:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b43c:	682f      	ldr	r7, [r5, #0]
 800b43e:	6a21      	ldr	r1, [r4, #32]
 800b440:	602b      	str	r3, [r5, #0]
 800b442:	d032      	beq.n	800b4aa <__sflush_r+0x9a>
 800b444:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b446:	89a3      	ldrh	r3, [r4, #12]
 800b448:	075a      	lsls	r2, r3, #29
 800b44a:	d505      	bpl.n	800b458 <__sflush_r+0x48>
 800b44c:	6863      	ldr	r3, [r4, #4]
 800b44e:	1ac0      	subs	r0, r0, r3
 800b450:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b452:	b10b      	cbz	r3, 800b458 <__sflush_r+0x48>
 800b454:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b456:	1ac0      	subs	r0, r0, r3
 800b458:	2300      	movs	r3, #0
 800b45a:	4602      	mov	r2, r0
 800b45c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b45e:	6a21      	ldr	r1, [r4, #32]
 800b460:	4628      	mov	r0, r5
 800b462:	47b0      	blx	r6
 800b464:	1c43      	adds	r3, r0, #1
 800b466:	89a3      	ldrh	r3, [r4, #12]
 800b468:	d106      	bne.n	800b478 <__sflush_r+0x68>
 800b46a:	6829      	ldr	r1, [r5, #0]
 800b46c:	291d      	cmp	r1, #29
 800b46e:	d82b      	bhi.n	800b4c8 <__sflush_r+0xb8>
 800b470:	4a29      	ldr	r2, [pc, #164]	; (800b518 <__sflush_r+0x108>)
 800b472:	410a      	asrs	r2, r1
 800b474:	07d6      	lsls	r6, r2, #31
 800b476:	d427      	bmi.n	800b4c8 <__sflush_r+0xb8>
 800b478:	2200      	movs	r2, #0
 800b47a:	6062      	str	r2, [r4, #4]
 800b47c:	04d9      	lsls	r1, r3, #19
 800b47e:	6922      	ldr	r2, [r4, #16]
 800b480:	6022      	str	r2, [r4, #0]
 800b482:	d504      	bpl.n	800b48e <__sflush_r+0x7e>
 800b484:	1c42      	adds	r2, r0, #1
 800b486:	d101      	bne.n	800b48c <__sflush_r+0x7c>
 800b488:	682b      	ldr	r3, [r5, #0]
 800b48a:	b903      	cbnz	r3, 800b48e <__sflush_r+0x7e>
 800b48c:	6560      	str	r0, [r4, #84]	; 0x54
 800b48e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b490:	602f      	str	r7, [r5, #0]
 800b492:	2900      	cmp	r1, #0
 800b494:	d0c9      	beq.n	800b42a <__sflush_r+0x1a>
 800b496:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b49a:	4299      	cmp	r1, r3
 800b49c:	d002      	beq.n	800b4a4 <__sflush_r+0x94>
 800b49e:	4628      	mov	r0, r5
 800b4a0:	f000 fe40 	bl	800c124 <_free_r>
 800b4a4:	2000      	movs	r0, #0
 800b4a6:	6360      	str	r0, [r4, #52]	; 0x34
 800b4a8:	e7c0      	b.n	800b42c <__sflush_r+0x1c>
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	4628      	mov	r0, r5
 800b4ae:	47b0      	blx	r6
 800b4b0:	1c41      	adds	r1, r0, #1
 800b4b2:	d1c8      	bne.n	800b446 <__sflush_r+0x36>
 800b4b4:	682b      	ldr	r3, [r5, #0]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d0c5      	beq.n	800b446 <__sflush_r+0x36>
 800b4ba:	2b1d      	cmp	r3, #29
 800b4bc:	d001      	beq.n	800b4c2 <__sflush_r+0xb2>
 800b4be:	2b16      	cmp	r3, #22
 800b4c0:	d101      	bne.n	800b4c6 <__sflush_r+0xb6>
 800b4c2:	602f      	str	r7, [r5, #0]
 800b4c4:	e7b1      	b.n	800b42a <__sflush_r+0x1a>
 800b4c6:	89a3      	ldrh	r3, [r4, #12]
 800b4c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4cc:	81a3      	strh	r3, [r4, #12]
 800b4ce:	e7ad      	b.n	800b42c <__sflush_r+0x1c>
 800b4d0:	690f      	ldr	r7, [r1, #16]
 800b4d2:	2f00      	cmp	r7, #0
 800b4d4:	d0a9      	beq.n	800b42a <__sflush_r+0x1a>
 800b4d6:	0793      	lsls	r3, r2, #30
 800b4d8:	680e      	ldr	r6, [r1, #0]
 800b4da:	bf08      	it	eq
 800b4dc:	694b      	ldreq	r3, [r1, #20]
 800b4de:	600f      	str	r7, [r1, #0]
 800b4e0:	bf18      	it	ne
 800b4e2:	2300      	movne	r3, #0
 800b4e4:	eba6 0807 	sub.w	r8, r6, r7
 800b4e8:	608b      	str	r3, [r1, #8]
 800b4ea:	f1b8 0f00 	cmp.w	r8, #0
 800b4ee:	dd9c      	ble.n	800b42a <__sflush_r+0x1a>
 800b4f0:	6a21      	ldr	r1, [r4, #32]
 800b4f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b4f4:	4643      	mov	r3, r8
 800b4f6:	463a      	mov	r2, r7
 800b4f8:	4628      	mov	r0, r5
 800b4fa:	47b0      	blx	r6
 800b4fc:	2800      	cmp	r0, #0
 800b4fe:	dc06      	bgt.n	800b50e <__sflush_r+0xfe>
 800b500:	89a3      	ldrh	r3, [r4, #12]
 800b502:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b506:	81a3      	strh	r3, [r4, #12]
 800b508:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b50c:	e78e      	b.n	800b42c <__sflush_r+0x1c>
 800b50e:	4407      	add	r7, r0
 800b510:	eba8 0800 	sub.w	r8, r8, r0
 800b514:	e7e9      	b.n	800b4ea <__sflush_r+0xda>
 800b516:	bf00      	nop
 800b518:	dfbffffe 	.word	0xdfbffffe

0800b51c <_fflush_r>:
 800b51c:	b538      	push	{r3, r4, r5, lr}
 800b51e:	690b      	ldr	r3, [r1, #16]
 800b520:	4605      	mov	r5, r0
 800b522:	460c      	mov	r4, r1
 800b524:	b913      	cbnz	r3, 800b52c <_fflush_r+0x10>
 800b526:	2500      	movs	r5, #0
 800b528:	4628      	mov	r0, r5
 800b52a:	bd38      	pop	{r3, r4, r5, pc}
 800b52c:	b118      	cbz	r0, 800b536 <_fflush_r+0x1a>
 800b52e:	6a03      	ldr	r3, [r0, #32]
 800b530:	b90b      	cbnz	r3, 800b536 <_fflush_r+0x1a>
 800b532:	f7fd fbcb 	bl	8008ccc <__sinit>
 800b536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d0f3      	beq.n	800b526 <_fflush_r+0xa>
 800b53e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b540:	07d0      	lsls	r0, r2, #31
 800b542:	d404      	bmi.n	800b54e <_fflush_r+0x32>
 800b544:	0599      	lsls	r1, r3, #22
 800b546:	d402      	bmi.n	800b54e <_fflush_r+0x32>
 800b548:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b54a:	f7fe fb5a 	bl	8009c02 <__retarget_lock_acquire_recursive>
 800b54e:	4628      	mov	r0, r5
 800b550:	4621      	mov	r1, r4
 800b552:	f7ff ff5d 	bl	800b410 <__sflush_r>
 800b556:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b558:	07da      	lsls	r2, r3, #31
 800b55a:	4605      	mov	r5, r0
 800b55c:	d4e4      	bmi.n	800b528 <_fflush_r+0xc>
 800b55e:	89a3      	ldrh	r3, [r4, #12]
 800b560:	059b      	lsls	r3, r3, #22
 800b562:	d4e1      	bmi.n	800b528 <_fflush_r+0xc>
 800b564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b566:	f7fe fb4d 	bl	8009c04 <__retarget_lock_release_recursive>
 800b56a:	e7dd      	b.n	800b528 <_fflush_r+0xc>

0800b56c <__malloc_lock>:
 800b56c:	4801      	ldr	r0, [pc, #4]	; (800b574 <__malloc_lock+0x8>)
 800b56e:	f7fe bb48 	b.w	8009c02 <__retarget_lock_acquire_recursive>
 800b572:	bf00      	nop
 800b574:	20000878 	.word	0x20000878

0800b578 <__malloc_unlock>:
 800b578:	4801      	ldr	r0, [pc, #4]	; (800b580 <__malloc_unlock+0x8>)
 800b57a:	f7fe bb43 	b.w	8009c04 <__retarget_lock_release_recursive>
 800b57e:	bf00      	nop
 800b580:	20000878 	.word	0x20000878

0800b584 <_Balloc>:
 800b584:	b570      	push	{r4, r5, r6, lr}
 800b586:	69c6      	ldr	r6, [r0, #28]
 800b588:	4604      	mov	r4, r0
 800b58a:	460d      	mov	r5, r1
 800b58c:	b976      	cbnz	r6, 800b5ac <_Balloc+0x28>
 800b58e:	2010      	movs	r0, #16
 800b590:	f7ff fe84 	bl	800b29c <malloc>
 800b594:	4602      	mov	r2, r0
 800b596:	61e0      	str	r0, [r4, #28]
 800b598:	b920      	cbnz	r0, 800b5a4 <_Balloc+0x20>
 800b59a:	4b18      	ldr	r3, [pc, #96]	; (800b5fc <_Balloc+0x78>)
 800b59c:	4818      	ldr	r0, [pc, #96]	; (800b600 <_Balloc+0x7c>)
 800b59e:	216b      	movs	r1, #107	; 0x6b
 800b5a0:	f000 fd8c 	bl	800c0bc <__assert_func>
 800b5a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5a8:	6006      	str	r6, [r0, #0]
 800b5aa:	60c6      	str	r6, [r0, #12]
 800b5ac:	69e6      	ldr	r6, [r4, #28]
 800b5ae:	68f3      	ldr	r3, [r6, #12]
 800b5b0:	b183      	cbz	r3, 800b5d4 <_Balloc+0x50>
 800b5b2:	69e3      	ldr	r3, [r4, #28]
 800b5b4:	68db      	ldr	r3, [r3, #12]
 800b5b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b5ba:	b9b8      	cbnz	r0, 800b5ec <_Balloc+0x68>
 800b5bc:	2101      	movs	r1, #1
 800b5be:	fa01 f605 	lsl.w	r6, r1, r5
 800b5c2:	1d72      	adds	r2, r6, #5
 800b5c4:	0092      	lsls	r2, r2, #2
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	f000 fd96 	bl	800c0f8 <_calloc_r>
 800b5cc:	b160      	cbz	r0, 800b5e8 <_Balloc+0x64>
 800b5ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b5d2:	e00e      	b.n	800b5f2 <_Balloc+0x6e>
 800b5d4:	2221      	movs	r2, #33	; 0x21
 800b5d6:	2104      	movs	r1, #4
 800b5d8:	4620      	mov	r0, r4
 800b5da:	f000 fd8d 	bl	800c0f8 <_calloc_r>
 800b5de:	69e3      	ldr	r3, [r4, #28]
 800b5e0:	60f0      	str	r0, [r6, #12]
 800b5e2:	68db      	ldr	r3, [r3, #12]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d1e4      	bne.n	800b5b2 <_Balloc+0x2e>
 800b5e8:	2000      	movs	r0, #0
 800b5ea:	bd70      	pop	{r4, r5, r6, pc}
 800b5ec:	6802      	ldr	r2, [r0, #0]
 800b5ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b5f8:	e7f7      	b.n	800b5ea <_Balloc+0x66>
 800b5fa:	bf00      	nop
 800b5fc:	0800cef6 	.word	0x0800cef6
 800b600:	0800cfe7 	.word	0x0800cfe7

0800b604 <_Bfree>:
 800b604:	b570      	push	{r4, r5, r6, lr}
 800b606:	69c6      	ldr	r6, [r0, #28]
 800b608:	4605      	mov	r5, r0
 800b60a:	460c      	mov	r4, r1
 800b60c:	b976      	cbnz	r6, 800b62c <_Bfree+0x28>
 800b60e:	2010      	movs	r0, #16
 800b610:	f7ff fe44 	bl	800b29c <malloc>
 800b614:	4602      	mov	r2, r0
 800b616:	61e8      	str	r0, [r5, #28]
 800b618:	b920      	cbnz	r0, 800b624 <_Bfree+0x20>
 800b61a:	4b09      	ldr	r3, [pc, #36]	; (800b640 <_Bfree+0x3c>)
 800b61c:	4809      	ldr	r0, [pc, #36]	; (800b644 <_Bfree+0x40>)
 800b61e:	218f      	movs	r1, #143	; 0x8f
 800b620:	f000 fd4c 	bl	800c0bc <__assert_func>
 800b624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b628:	6006      	str	r6, [r0, #0]
 800b62a:	60c6      	str	r6, [r0, #12]
 800b62c:	b13c      	cbz	r4, 800b63e <_Bfree+0x3a>
 800b62e:	69eb      	ldr	r3, [r5, #28]
 800b630:	6862      	ldr	r2, [r4, #4]
 800b632:	68db      	ldr	r3, [r3, #12]
 800b634:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b638:	6021      	str	r1, [r4, #0]
 800b63a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b63e:	bd70      	pop	{r4, r5, r6, pc}
 800b640:	0800cef6 	.word	0x0800cef6
 800b644:	0800cfe7 	.word	0x0800cfe7

0800b648 <__multadd>:
 800b648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b64c:	690d      	ldr	r5, [r1, #16]
 800b64e:	4607      	mov	r7, r0
 800b650:	460c      	mov	r4, r1
 800b652:	461e      	mov	r6, r3
 800b654:	f101 0c14 	add.w	ip, r1, #20
 800b658:	2000      	movs	r0, #0
 800b65a:	f8dc 3000 	ldr.w	r3, [ip]
 800b65e:	b299      	uxth	r1, r3
 800b660:	fb02 6101 	mla	r1, r2, r1, r6
 800b664:	0c1e      	lsrs	r6, r3, #16
 800b666:	0c0b      	lsrs	r3, r1, #16
 800b668:	fb02 3306 	mla	r3, r2, r6, r3
 800b66c:	b289      	uxth	r1, r1
 800b66e:	3001      	adds	r0, #1
 800b670:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b674:	4285      	cmp	r5, r0
 800b676:	f84c 1b04 	str.w	r1, [ip], #4
 800b67a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b67e:	dcec      	bgt.n	800b65a <__multadd+0x12>
 800b680:	b30e      	cbz	r6, 800b6c6 <__multadd+0x7e>
 800b682:	68a3      	ldr	r3, [r4, #8]
 800b684:	42ab      	cmp	r3, r5
 800b686:	dc19      	bgt.n	800b6bc <__multadd+0x74>
 800b688:	6861      	ldr	r1, [r4, #4]
 800b68a:	4638      	mov	r0, r7
 800b68c:	3101      	adds	r1, #1
 800b68e:	f7ff ff79 	bl	800b584 <_Balloc>
 800b692:	4680      	mov	r8, r0
 800b694:	b928      	cbnz	r0, 800b6a2 <__multadd+0x5a>
 800b696:	4602      	mov	r2, r0
 800b698:	4b0c      	ldr	r3, [pc, #48]	; (800b6cc <__multadd+0x84>)
 800b69a:	480d      	ldr	r0, [pc, #52]	; (800b6d0 <__multadd+0x88>)
 800b69c:	21ba      	movs	r1, #186	; 0xba
 800b69e:	f000 fd0d 	bl	800c0bc <__assert_func>
 800b6a2:	6922      	ldr	r2, [r4, #16]
 800b6a4:	3202      	adds	r2, #2
 800b6a6:	f104 010c 	add.w	r1, r4, #12
 800b6aa:	0092      	lsls	r2, r2, #2
 800b6ac:	300c      	adds	r0, #12
 800b6ae:	f7fe faaa 	bl	8009c06 <memcpy>
 800b6b2:	4621      	mov	r1, r4
 800b6b4:	4638      	mov	r0, r7
 800b6b6:	f7ff ffa5 	bl	800b604 <_Bfree>
 800b6ba:	4644      	mov	r4, r8
 800b6bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b6c0:	3501      	adds	r5, #1
 800b6c2:	615e      	str	r6, [r3, #20]
 800b6c4:	6125      	str	r5, [r4, #16]
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6cc:	0800cf65 	.word	0x0800cf65
 800b6d0:	0800cfe7 	.word	0x0800cfe7

0800b6d4 <__s2b>:
 800b6d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6d8:	460c      	mov	r4, r1
 800b6da:	4615      	mov	r5, r2
 800b6dc:	461f      	mov	r7, r3
 800b6de:	2209      	movs	r2, #9
 800b6e0:	3308      	adds	r3, #8
 800b6e2:	4606      	mov	r6, r0
 800b6e4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b6e8:	2100      	movs	r1, #0
 800b6ea:	2201      	movs	r2, #1
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	db09      	blt.n	800b704 <__s2b+0x30>
 800b6f0:	4630      	mov	r0, r6
 800b6f2:	f7ff ff47 	bl	800b584 <_Balloc>
 800b6f6:	b940      	cbnz	r0, 800b70a <__s2b+0x36>
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	4b19      	ldr	r3, [pc, #100]	; (800b760 <__s2b+0x8c>)
 800b6fc:	4819      	ldr	r0, [pc, #100]	; (800b764 <__s2b+0x90>)
 800b6fe:	21d3      	movs	r1, #211	; 0xd3
 800b700:	f000 fcdc 	bl	800c0bc <__assert_func>
 800b704:	0052      	lsls	r2, r2, #1
 800b706:	3101      	adds	r1, #1
 800b708:	e7f0      	b.n	800b6ec <__s2b+0x18>
 800b70a:	9b08      	ldr	r3, [sp, #32]
 800b70c:	6143      	str	r3, [r0, #20]
 800b70e:	2d09      	cmp	r5, #9
 800b710:	f04f 0301 	mov.w	r3, #1
 800b714:	6103      	str	r3, [r0, #16]
 800b716:	dd16      	ble.n	800b746 <__s2b+0x72>
 800b718:	f104 0909 	add.w	r9, r4, #9
 800b71c:	46c8      	mov	r8, r9
 800b71e:	442c      	add	r4, r5
 800b720:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b724:	4601      	mov	r1, r0
 800b726:	3b30      	subs	r3, #48	; 0x30
 800b728:	220a      	movs	r2, #10
 800b72a:	4630      	mov	r0, r6
 800b72c:	f7ff ff8c 	bl	800b648 <__multadd>
 800b730:	45a0      	cmp	r8, r4
 800b732:	d1f5      	bne.n	800b720 <__s2b+0x4c>
 800b734:	f1a5 0408 	sub.w	r4, r5, #8
 800b738:	444c      	add	r4, r9
 800b73a:	1b2d      	subs	r5, r5, r4
 800b73c:	1963      	adds	r3, r4, r5
 800b73e:	42bb      	cmp	r3, r7
 800b740:	db04      	blt.n	800b74c <__s2b+0x78>
 800b742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b746:	340a      	adds	r4, #10
 800b748:	2509      	movs	r5, #9
 800b74a:	e7f6      	b.n	800b73a <__s2b+0x66>
 800b74c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b750:	4601      	mov	r1, r0
 800b752:	3b30      	subs	r3, #48	; 0x30
 800b754:	220a      	movs	r2, #10
 800b756:	4630      	mov	r0, r6
 800b758:	f7ff ff76 	bl	800b648 <__multadd>
 800b75c:	e7ee      	b.n	800b73c <__s2b+0x68>
 800b75e:	bf00      	nop
 800b760:	0800cf65 	.word	0x0800cf65
 800b764:	0800cfe7 	.word	0x0800cfe7

0800b768 <__hi0bits>:
 800b768:	0c03      	lsrs	r3, r0, #16
 800b76a:	041b      	lsls	r3, r3, #16
 800b76c:	b9d3      	cbnz	r3, 800b7a4 <__hi0bits+0x3c>
 800b76e:	0400      	lsls	r0, r0, #16
 800b770:	2310      	movs	r3, #16
 800b772:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b776:	bf04      	itt	eq
 800b778:	0200      	lsleq	r0, r0, #8
 800b77a:	3308      	addeq	r3, #8
 800b77c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b780:	bf04      	itt	eq
 800b782:	0100      	lsleq	r0, r0, #4
 800b784:	3304      	addeq	r3, #4
 800b786:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b78a:	bf04      	itt	eq
 800b78c:	0080      	lsleq	r0, r0, #2
 800b78e:	3302      	addeq	r3, #2
 800b790:	2800      	cmp	r0, #0
 800b792:	db05      	blt.n	800b7a0 <__hi0bits+0x38>
 800b794:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b798:	f103 0301 	add.w	r3, r3, #1
 800b79c:	bf08      	it	eq
 800b79e:	2320      	moveq	r3, #32
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	4770      	bx	lr
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	e7e4      	b.n	800b772 <__hi0bits+0xa>

0800b7a8 <__lo0bits>:
 800b7a8:	6803      	ldr	r3, [r0, #0]
 800b7aa:	f013 0207 	ands.w	r2, r3, #7
 800b7ae:	d00c      	beq.n	800b7ca <__lo0bits+0x22>
 800b7b0:	07d9      	lsls	r1, r3, #31
 800b7b2:	d422      	bmi.n	800b7fa <__lo0bits+0x52>
 800b7b4:	079a      	lsls	r2, r3, #30
 800b7b6:	bf49      	itett	mi
 800b7b8:	085b      	lsrmi	r3, r3, #1
 800b7ba:	089b      	lsrpl	r3, r3, #2
 800b7bc:	6003      	strmi	r3, [r0, #0]
 800b7be:	2201      	movmi	r2, #1
 800b7c0:	bf5c      	itt	pl
 800b7c2:	6003      	strpl	r3, [r0, #0]
 800b7c4:	2202      	movpl	r2, #2
 800b7c6:	4610      	mov	r0, r2
 800b7c8:	4770      	bx	lr
 800b7ca:	b299      	uxth	r1, r3
 800b7cc:	b909      	cbnz	r1, 800b7d2 <__lo0bits+0x2a>
 800b7ce:	0c1b      	lsrs	r3, r3, #16
 800b7d0:	2210      	movs	r2, #16
 800b7d2:	b2d9      	uxtb	r1, r3
 800b7d4:	b909      	cbnz	r1, 800b7da <__lo0bits+0x32>
 800b7d6:	3208      	adds	r2, #8
 800b7d8:	0a1b      	lsrs	r3, r3, #8
 800b7da:	0719      	lsls	r1, r3, #28
 800b7dc:	bf04      	itt	eq
 800b7de:	091b      	lsreq	r3, r3, #4
 800b7e0:	3204      	addeq	r2, #4
 800b7e2:	0799      	lsls	r1, r3, #30
 800b7e4:	bf04      	itt	eq
 800b7e6:	089b      	lsreq	r3, r3, #2
 800b7e8:	3202      	addeq	r2, #2
 800b7ea:	07d9      	lsls	r1, r3, #31
 800b7ec:	d403      	bmi.n	800b7f6 <__lo0bits+0x4e>
 800b7ee:	085b      	lsrs	r3, r3, #1
 800b7f0:	f102 0201 	add.w	r2, r2, #1
 800b7f4:	d003      	beq.n	800b7fe <__lo0bits+0x56>
 800b7f6:	6003      	str	r3, [r0, #0]
 800b7f8:	e7e5      	b.n	800b7c6 <__lo0bits+0x1e>
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	e7e3      	b.n	800b7c6 <__lo0bits+0x1e>
 800b7fe:	2220      	movs	r2, #32
 800b800:	e7e1      	b.n	800b7c6 <__lo0bits+0x1e>
	...

0800b804 <__i2b>:
 800b804:	b510      	push	{r4, lr}
 800b806:	460c      	mov	r4, r1
 800b808:	2101      	movs	r1, #1
 800b80a:	f7ff febb 	bl	800b584 <_Balloc>
 800b80e:	4602      	mov	r2, r0
 800b810:	b928      	cbnz	r0, 800b81e <__i2b+0x1a>
 800b812:	4b05      	ldr	r3, [pc, #20]	; (800b828 <__i2b+0x24>)
 800b814:	4805      	ldr	r0, [pc, #20]	; (800b82c <__i2b+0x28>)
 800b816:	f240 1145 	movw	r1, #325	; 0x145
 800b81a:	f000 fc4f 	bl	800c0bc <__assert_func>
 800b81e:	2301      	movs	r3, #1
 800b820:	6144      	str	r4, [r0, #20]
 800b822:	6103      	str	r3, [r0, #16]
 800b824:	bd10      	pop	{r4, pc}
 800b826:	bf00      	nop
 800b828:	0800cf65 	.word	0x0800cf65
 800b82c:	0800cfe7 	.word	0x0800cfe7

0800b830 <__multiply>:
 800b830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b834:	4691      	mov	r9, r2
 800b836:	690a      	ldr	r2, [r1, #16]
 800b838:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b83c:	429a      	cmp	r2, r3
 800b83e:	bfb8      	it	lt
 800b840:	460b      	movlt	r3, r1
 800b842:	460c      	mov	r4, r1
 800b844:	bfbc      	itt	lt
 800b846:	464c      	movlt	r4, r9
 800b848:	4699      	movlt	r9, r3
 800b84a:	6927      	ldr	r7, [r4, #16]
 800b84c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b850:	68a3      	ldr	r3, [r4, #8]
 800b852:	6861      	ldr	r1, [r4, #4]
 800b854:	eb07 060a 	add.w	r6, r7, sl
 800b858:	42b3      	cmp	r3, r6
 800b85a:	b085      	sub	sp, #20
 800b85c:	bfb8      	it	lt
 800b85e:	3101      	addlt	r1, #1
 800b860:	f7ff fe90 	bl	800b584 <_Balloc>
 800b864:	b930      	cbnz	r0, 800b874 <__multiply+0x44>
 800b866:	4602      	mov	r2, r0
 800b868:	4b44      	ldr	r3, [pc, #272]	; (800b97c <__multiply+0x14c>)
 800b86a:	4845      	ldr	r0, [pc, #276]	; (800b980 <__multiply+0x150>)
 800b86c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b870:	f000 fc24 	bl	800c0bc <__assert_func>
 800b874:	f100 0514 	add.w	r5, r0, #20
 800b878:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b87c:	462b      	mov	r3, r5
 800b87e:	2200      	movs	r2, #0
 800b880:	4543      	cmp	r3, r8
 800b882:	d321      	bcc.n	800b8c8 <__multiply+0x98>
 800b884:	f104 0314 	add.w	r3, r4, #20
 800b888:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b88c:	f109 0314 	add.w	r3, r9, #20
 800b890:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b894:	9202      	str	r2, [sp, #8]
 800b896:	1b3a      	subs	r2, r7, r4
 800b898:	3a15      	subs	r2, #21
 800b89a:	f022 0203 	bic.w	r2, r2, #3
 800b89e:	3204      	adds	r2, #4
 800b8a0:	f104 0115 	add.w	r1, r4, #21
 800b8a4:	428f      	cmp	r7, r1
 800b8a6:	bf38      	it	cc
 800b8a8:	2204      	movcc	r2, #4
 800b8aa:	9201      	str	r2, [sp, #4]
 800b8ac:	9a02      	ldr	r2, [sp, #8]
 800b8ae:	9303      	str	r3, [sp, #12]
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	d80c      	bhi.n	800b8ce <__multiply+0x9e>
 800b8b4:	2e00      	cmp	r6, #0
 800b8b6:	dd03      	ble.n	800b8c0 <__multiply+0x90>
 800b8b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d05b      	beq.n	800b978 <__multiply+0x148>
 800b8c0:	6106      	str	r6, [r0, #16]
 800b8c2:	b005      	add	sp, #20
 800b8c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c8:	f843 2b04 	str.w	r2, [r3], #4
 800b8cc:	e7d8      	b.n	800b880 <__multiply+0x50>
 800b8ce:	f8b3 a000 	ldrh.w	sl, [r3]
 800b8d2:	f1ba 0f00 	cmp.w	sl, #0
 800b8d6:	d024      	beq.n	800b922 <__multiply+0xf2>
 800b8d8:	f104 0e14 	add.w	lr, r4, #20
 800b8dc:	46a9      	mov	r9, r5
 800b8de:	f04f 0c00 	mov.w	ip, #0
 800b8e2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b8e6:	f8d9 1000 	ldr.w	r1, [r9]
 800b8ea:	fa1f fb82 	uxth.w	fp, r2
 800b8ee:	b289      	uxth	r1, r1
 800b8f0:	fb0a 110b 	mla	r1, sl, fp, r1
 800b8f4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b8f8:	f8d9 2000 	ldr.w	r2, [r9]
 800b8fc:	4461      	add	r1, ip
 800b8fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b902:	fb0a c20b 	mla	r2, sl, fp, ip
 800b906:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b90a:	b289      	uxth	r1, r1
 800b90c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b910:	4577      	cmp	r7, lr
 800b912:	f849 1b04 	str.w	r1, [r9], #4
 800b916:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b91a:	d8e2      	bhi.n	800b8e2 <__multiply+0xb2>
 800b91c:	9a01      	ldr	r2, [sp, #4]
 800b91e:	f845 c002 	str.w	ip, [r5, r2]
 800b922:	9a03      	ldr	r2, [sp, #12]
 800b924:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b928:	3304      	adds	r3, #4
 800b92a:	f1b9 0f00 	cmp.w	r9, #0
 800b92e:	d021      	beq.n	800b974 <__multiply+0x144>
 800b930:	6829      	ldr	r1, [r5, #0]
 800b932:	f104 0c14 	add.w	ip, r4, #20
 800b936:	46ae      	mov	lr, r5
 800b938:	f04f 0a00 	mov.w	sl, #0
 800b93c:	f8bc b000 	ldrh.w	fp, [ip]
 800b940:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b944:	fb09 220b 	mla	r2, r9, fp, r2
 800b948:	4452      	add	r2, sl
 800b94a:	b289      	uxth	r1, r1
 800b94c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b950:	f84e 1b04 	str.w	r1, [lr], #4
 800b954:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b958:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b95c:	f8be 1000 	ldrh.w	r1, [lr]
 800b960:	fb09 110a 	mla	r1, r9, sl, r1
 800b964:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b968:	4567      	cmp	r7, ip
 800b96a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b96e:	d8e5      	bhi.n	800b93c <__multiply+0x10c>
 800b970:	9a01      	ldr	r2, [sp, #4]
 800b972:	50a9      	str	r1, [r5, r2]
 800b974:	3504      	adds	r5, #4
 800b976:	e799      	b.n	800b8ac <__multiply+0x7c>
 800b978:	3e01      	subs	r6, #1
 800b97a:	e79b      	b.n	800b8b4 <__multiply+0x84>
 800b97c:	0800cf65 	.word	0x0800cf65
 800b980:	0800cfe7 	.word	0x0800cfe7

0800b984 <__pow5mult>:
 800b984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b988:	4615      	mov	r5, r2
 800b98a:	f012 0203 	ands.w	r2, r2, #3
 800b98e:	4606      	mov	r6, r0
 800b990:	460f      	mov	r7, r1
 800b992:	d007      	beq.n	800b9a4 <__pow5mult+0x20>
 800b994:	4c25      	ldr	r4, [pc, #148]	; (800ba2c <__pow5mult+0xa8>)
 800b996:	3a01      	subs	r2, #1
 800b998:	2300      	movs	r3, #0
 800b99a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b99e:	f7ff fe53 	bl	800b648 <__multadd>
 800b9a2:	4607      	mov	r7, r0
 800b9a4:	10ad      	asrs	r5, r5, #2
 800b9a6:	d03d      	beq.n	800ba24 <__pow5mult+0xa0>
 800b9a8:	69f4      	ldr	r4, [r6, #28]
 800b9aa:	b97c      	cbnz	r4, 800b9cc <__pow5mult+0x48>
 800b9ac:	2010      	movs	r0, #16
 800b9ae:	f7ff fc75 	bl	800b29c <malloc>
 800b9b2:	4602      	mov	r2, r0
 800b9b4:	61f0      	str	r0, [r6, #28]
 800b9b6:	b928      	cbnz	r0, 800b9c4 <__pow5mult+0x40>
 800b9b8:	4b1d      	ldr	r3, [pc, #116]	; (800ba30 <__pow5mult+0xac>)
 800b9ba:	481e      	ldr	r0, [pc, #120]	; (800ba34 <__pow5mult+0xb0>)
 800b9bc:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b9c0:	f000 fb7c 	bl	800c0bc <__assert_func>
 800b9c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b9c8:	6004      	str	r4, [r0, #0]
 800b9ca:	60c4      	str	r4, [r0, #12]
 800b9cc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b9d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b9d4:	b94c      	cbnz	r4, 800b9ea <__pow5mult+0x66>
 800b9d6:	f240 2171 	movw	r1, #625	; 0x271
 800b9da:	4630      	mov	r0, r6
 800b9dc:	f7ff ff12 	bl	800b804 <__i2b>
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	f8c8 0008 	str.w	r0, [r8, #8]
 800b9e6:	4604      	mov	r4, r0
 800b9e8:	6003      	str	r3, [r0, #0]
 800b9ea:	f04f 0900 	mov.w	r9, #0
 800b9ee:	07eb      	lsls	r3, r5, #31
 800b9f0:	d50a      	bpl.n	800ba08 <__pow5mult+0x84>
 800b9f2:	4639      	mov	r1, r7
 800b9f4:	4622      	mov	r2, r4
 800b9f6:	4630      	mov	r0, r6
 800b9f8:	f7ff ff1a 	bl	800b830 <__multiply>
 800b9fc:	4639      	mov	r1, r7
 800b9fe:	4680      	mov	r8, r0
 800ba00:	4630      	mov	r0, r6
 800ba02:	f7ff fdff 	bl	800b604 <_Bfree>
 800ba06:	4647      	mov	r7, r8
 800ba08:	106d      	asrs	r5, r5, #1
 800ba0a:	d00b      	beq.n	800ba24 <__pow5mult+0xa0>
 800ba0c:	6820      	ldr	r0, [r4, #0]
 800ba0e:	b938      	cbnz	r0, 800ba20 <__pow5mult+0x9c>
 800ba10:	4622      	mov	r2, r4
 800ba12:	4621      	mov	r1, r4
 800ba14:	4630      	mov	r0, r6
 800ba16:	f7ff ff0b 	bl	800b830 <__multiply>
 800ba1a:	6020      	str	r0, [r4, #0]
 800ba1c:	f8c0 9000 	str.w	r9, [r0]
 800ba20:	4604      	mov	r4, r0
 800ba22:	e7e4      	b.n	800b9ee <__pow5mult+0x6a>
 800ba24:	4638      	mov	r0, r7
 800ba26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba2a:	bf00      	nop
 800ba2c:	0800d130 	.word	0x0800d130
 800ba30:	0800cef6 	.word	0x0800cef6
 800ba34:	0800cfe7 	.word	0x0800cfe7

0800ba38 <__lshift>:
 800ba38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba3c:	460c      	mov	r4, r1
 800ba3e:	6849      	ldr	r1, [r1, #4]
 800ba40:	6923      	ldr	r3, [r4, #16]
 800ba42:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba46:	68a3      	ldr	r3, [r4, #8]
 800ba48:	4607      	mov	r7, r0
 800ba4a:	4691      	mov	r9, r2
 800ba4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba50:	f108 0601 	add.w	r6, r8, #1
 800ba54:	42b3      	cmp	r3, r6
 800ba56:	db0b      	blt.n	800ba70 <__lshift+0x38>
 800ba58:	4638      	mov	r0, r7
 800ba5a:	f7ff fd93 	bl	800b584 <_Balloc>
 800ba5e:	4605      	mov	r5, r0
 800ba60:	b948      	cbnz	r0, 800ba76 <__lshift+0x3e>
 800ba62:	4602      	mov	r2, r0
 800ba64:	4b28      	ldr	r3, [pc, #160]	; (800bb08 <__lshift+0xd0>)
 800ba66:	4829      	ldr	r0, [pc, #164]	; (800bb0c <__lshift+0xd4>)
 800ba68:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ba6c:	f000 fb26 	bl	800c0bc <__assert_func>
 800ba70:	3101      	adds	r1, #1
 800ba72:	005b      	lsls	r3, r3, #1
 800ba74:	e7ee      	b.n	800ba54 <__lshift+0x1c>
 800ba76:	2300      	movs	r3, #0
 800ba78:	f100 0114 	add.w	r1, r0, #20
 800ba7c:	f100 0210 	add.w	r2, r0, #16
 800ba80:	4618      	mov	r0, r3
 800ba82:	4553      	cmp	r3, sl
 800ba84:	db33      	blt.n	800baee <__lshift+0xb6>
 800ba86:	6920      	ldr	r0, [r4, #16]
 800ba88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba8c:	f104 0314 	add.w	r3, r4, #20
 800ba90:	f019 091f 	ands.w	r9, r9, #31
 800ba94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba98:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ba9c:	d02b      	beq.n	800baf6 <__lshift+0xbe>
 800ba9e:	f1c9 0e20 	rsb	lr, r9, #32
 800baa2:	468a      	mov	sl, r1
 800baa4:	2200      	movs	r2, #0
 800baa6:	6818      	ldr	r0, [r3, #0]
 800baa8:	fa00 f009 	lsl.w	r0, r0, r9
 800baac:	4310      	orrs	r0, r2
 800baae:	f84a 0b04 	str.w	r0, [sl], #4
 800bab2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bab6:	459c      	cmp	ip, r3
 800bab8:	fa22 f20e 	lsr.w	r2, r2, lr
 800babc:	d8f3      	bhi.n	800baa6 <__lshift+0x6e>
 800babe:	ebac 0304 	sub.w	r3, ip, r4
 800bac2:	3b15      	subs	r3, #21
 800bac4:	f023 0303 	bic.w	r3, r3, #3
 800bac8:	3304      	adds	r3, #4
 800baca:	f104 0015 	add.w	r0, r4, #21
 800bace:	4584      	cmp	ip, r0
 800bad0:	bf38      	it	cc
 800bad2:	2304      	movcc	r3, #4
 800bad4:	50ca      	str	r2, [r1, r3]
 800bad6:	b10a      	cbz	r2, 800badc <__lshift+0xa4>
 800bad8:	f108 0602 	add.w	r6, r8, #2
 800badc:	3e01      	subs	r6, #1
 800bade:	4638      	mov	r0, r7
 800bae0:	612e      	str	r6, [r5, #16]
 800bae2:	4621      	mov	r1, r4
 800bae4:	f7ff fd8e 	bl	800b604 <_Bfree>
 800bae8:	4628      	mov	r0, r5
 800baea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baee:	f842 0f04 	str.w	r0, [r2, #4]!
 800baf2:	3301      	adds	r3, #1
 800baf4:	e7c5      	b.n	800ba82 <__lshift+0x4a>
 800baf6:	3904      	subs	r1, #4
 800baf8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bafc:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb00:	459c      	cmp	ip, r3
 800bb02:	d8f9      	bhi.n	800baf8 <__lshift+0xc0>
 800bb04:	e7ea      	b.n	800badc <__lshift+0xa4>
 800bb06:	bf00      	nop
 800bb08:	0800cf65 	.word	0x0800cf65
 800bb0c:	0800cfe7 	.word	0x0800cfe7

0800bb10 <__mcmp>:
 800bb10:	b530      	push	{r4, r5, lr}
 800bb12:	6902      	ldr	r2, [r0, #16]
 800bb14:	690c      	ldr	r4, [r1, #16]
 800bb16:	1b12      	subs	r2, r2, r4
 800bb18:	d10e      	bne.n	800bb38 <__mcmp+0x28>
 800bb1a:	f100 0314 	add.w	r3, r0, #20
 800bb1e:	3114      	adds	r1, #20
 800bb20:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bb24:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bb28:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bb2c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bb30:	42a5      	cmp	r5, r4
 800bb32:	d003      	beq.n	800bb3c <__mcmp+0x2c>
 800bb34:	d305      	bcc.n	800bb42 <__mcmp+0x32>
 800bb36:	2201      	movs	r2, #1
 800bb38:	4610      	mov	r0, r2
 800bb3a:	bd30      	pop	{r4, r5, pc}
 800bb3c:	4283      	cmp	r3, r0
 800bb3e:	d3f3      	bcc.n	800bb28 <__mcmp+0x18>
 800bb40:	e7fa      	b.n	800bb38 <__mcmp+0x28>
 800bb42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb46:	e7f7      	b.n	800bb38 <__mcmp+0x28>

0800bb48 <__mdiff>:
 800bb48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb4c:	460c      	mov	r4, r1
 800bb4e:	4606      	mov	r6, r0
 800bb50:	4611      	mov	r1, r2
 800bb52:	4620      	mov	r0, r4
 800bb54:	4690      	mov	r8, r2
 800bb56:	f7ff ffdb 	bl	800bb10 <__mcmp>
 800bb5a:	1e05      	subs	r5, r0, #0
 800bb5c:	d110      	bne.n	800bb80 <__mdiff+0x38>
 800bb5e:	4629      	mov	r1, r5
 800bb60:	4630      	mov	r0, r6
 800bb62:	f7ff fd0f 	bl	800b584 <_Balloc>
 800bb66:	b930      	cbnz	r0, 800bb76 <__mdiff+0x2e>
 800bb68:	4b3a      	ldr	r3, [pc, #232]	; (800bc54 <__mdiff+0x10c>)
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	f240 2137 	movw	r1, #567	; 0x237
 800bb70:	4839      	ldr	r0, [pc, #228]	; (800bc58 <__mdiff+0x110>)
 800bb72:	f000 faa3 	bl	800c0bc <__assert_func>
 800bb76:	2301      	movs	r3, #1
 800bb78:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb80:	bfa4      	itt	ge
 800bb82:	4643      	movge	r3, r8
 800bb84:	46a0      	movge	r8, r4
 800bb86:	4630      	mov	r0, r6
 800bb88:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bb8c:	bfa6      	itte	ge
 800bb8e:	461c      	movge	r4, r3
 800bb90:	2500      	movge	r5, #0
 800bb92:	2501      	movlt	r5, #1
 800bb94:	f7ff fcf6 	bl	800b584 <_Balloc>
 800bb98:	b920      	cbnz	r0, 800bba4 <__mdiff+0x5c>
 800bb9a:	4b2e      	ldr	r3, [pc, #184]	; (800bc54 <__mdiff+0x10c>)
 800bb9c:	4602      	mov	r2, r0
 800bb9e:	f240 2145 	movw	r1, #581	; 0x245
 800bba2:	e7e5      	b.n	800bb70 <__mdiff+0x28>
 800bba4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bba8:	6926      	ldr	r6, [r4, #16]
 800bbaa:	60c5      	str	r5, [r0, #12]
 800bbac:	f104 0914 	add.w	r9, r4, #20
 800bbb0:	f108 0514 	add.w	r5, r8, #20
 800bbb4:	f100 0e14 	add.w	lr, r0, #20
 800bbb8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bbbc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bbc0:	f108 0210 	add.w	r2, r8, #16
 800bbc4:	46f2      	mov	sl, lr
 800bbc6:	2100      	movs	r1, #0
 800bbc8:	f859 3b04 	ldr.w	r3, [r9], #4
 800bbcc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bbd0:	fa11 f88b 	uxtah	r8, r1, fp
 800bbd4:	b299      	uxth	r1, r3
 800bbd6:	0c1b      	lsrs	r3, r3, #16
 800bbd8:	eba8 0801 	sub.w	r8, r8, r1
 800bbdc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bbe0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bbe4:	fa1f f888 	uxth.w	r8, r8
 800bbe8:	1419      	asrs	r1, r3, #16
 800bbea:	454e      	cmp	r6, r9
 800bbec:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bbf0:	f84a 3b04 	str.w	r3, [sl], #4
 800bbf4:	d8e8      	bhi.n	800bbc8 <__mdiff+0x80>
 800bbf6:	1b33      	subs	r3, r6, r4
 800bbf8:	3b15      	subs	r3, #21
 800bbfa:	f023 0303 	bic.w	r3, r3, #3
 800bbfe:	3304      	adds	r3, #4
 800bc00:	3415      	adds	r4, #21
 800bc02:	42a6      	cmp	r6, r4
 800bc04:	bf38      	it	cc
 800bc06:	2304      	movcc	r3, #4
 800bc08:	441d      	add	r5, r3
 800bc0a:	4473      	add	r3, lr
 800bc0c:	469e      	mov	lr, r3
 800bc0e:	462e      	mov	r6, r5
 800bc10:	4566      	cmp	r6, ip
 800bc12:	d30e      	bcc.n	800bc32 <__mdiff+0xea>
 800bc14:	f10c 0203 	add.w	r2, ip, #3
 800bc18:	1b52      	subs	r2, r2, r5
 800bc1a:	f022 0203 	bic.w	r2, r2, #3
 800bc1e:	3d03      	subs	r5, #3
 800bc20:	45ac      	cmp	ip, r5
 800bc22:	bf38      	it	cc
 800bc24:	2200      	movcc	r2, #0
 800bc26:	4413      	add	r3, r2
 800bc28:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bc2c:	b17a      	cbz	r2, 800bc4e <__mdiff+0x106>
 800bc2e:	6107      	str	r7, [r0, #16]
 800bc30:	e7a4      	b.n	800bb7c <__mdiff+0x34>
 800bc32:	f856 8b04 	ldr.w	r8, [r6], #4
 800bc36:	fa11 f288 	uxtah	r2, r1, r8
 800bc3a:	1414      	asrs	r4, r2, #16
 800bc3c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bc40:	b292      	uxth	r2, r2
 800bc42:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bc46:	f84e 2b04 	str.w	r2, [lr], #4
 800bc4a:	1421      	asrs	r1, r4, #16
 800bc4c:	e7e0      	b.n	800bc10 <__mdiff+0xc8>
 800bc4e:	3f01      	subs	r7, #1
 800bc50:	e7ea      	b.n	800bc28 <__mdiff+0xe0>
 800bc52:	bf00      	nop
 800bc54:	0800cf65 	.word	0x0800cf65
 800bc58:	0800cfe7 	.word	0x0800cfe7

0800bc5c <__ulp>:
 800bc5c:	b082      	sub	sp, #8
 800bc5e:	ed8d 0b00 	vstr	d0, [sp]
 800bc62:	9a01      	ldr	r2, [sp, #4]
 800bc64:	4b0f      	ldr	r3, [pc, #60]	; (800bca4 <__ulp+0x48>)
 800bc66:	4013      	ands	r3, r2
 800bc68:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	dc08      	bgt.n	800bc82 <__ulp+0x26>
 800bc70:	425b      	negs	r3, r3
 800bc72:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800bc76:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bc7a:	da04      	bge.n	800bc86 <__ulp+0x2a>
 800bc7c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bc80:	4113      	asrs	r3, r2
 800bc82:	2200      	movs	r2, #0
 800bc84:	e008      	b.n	800bc98 <__ulp+0x3c>
 800bc86:	f1a2 0314 	sub.w	r3, r2, #20
 800bc8a:	2b1e      	cmp	r3, #30
 800bc8c:	bfda      	itte	le
 800bc8e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800bc92:	40da      	lsrle	r2, r3
 800bc94:	2201      	movgt	r2, #1
 800bc96:	2300      	movs	r3, #0
 800bc98:	4619      	mov	r1, r3
 800bc9a:	4610      	mov	r0, r2
 800bc9c:	ec41 0b10 	vmov	d0, r0, r1
 800bca0:	b002      	add	sp, #8
 800bca2:	4770      	bx	lr
 800bca4:	7ff00000 	.word	0x7ff00000

0800bca8 <__b2d>:
 800bca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcac:	6906      	ldr	r6, [r0, #16]
 800bcae:	f100 0814 	add.w	r8, r0, #20
 800bcb2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800bcb6:	1f37      	subs	r7, r6, #4
 800bcb8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bcbc:	4610      	mov	r0, r2
 800bcbe:	f7ff fd53 	bl	800b768 <__hi0bits>
 800bcc2:	f1c0 0320 	rsb	r3, r0, #32
 800bcc6:	280a      	cmp	r0, #10
 800bcc8:	600b      	str	r3, [r1, #0]
 800bcca:	491b      	ldr	r1, [pc, #108]	; (800bd38 <__b2d+0x90>)
 800bccc:	dc15      	bgt.n	800bcfa <__b2d+0x52>
 800bcce:	f1c0 0c0b 	rsb	ip, r0, #11
 800bcd2:	fa22 f30c 	lsr.w	r3, r2, ip
 800bcd6:	45b8      	cmp	r8, r7
 800bcd8:	ea43 0501 	orr.w	r5, r3, r1
 800bcdc:	bf34      	ite	cc
 800bcde:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bce2:	2300      	movcs	r3, #0
 800bce4:	3015      	adds	r0, #21
 800bce6:	fa02 f000 	lsl.w	r0, r2, r0
 800bcea:	fa23 f30c 	lsr.w	r3, r3, ip
 800bcee:	4303      	orrs	r3, r0
 800bcf0:	461c      	mov	r4, r3
 800bcf2:	ec45 4b10 	vmov	d0, r4, r5
 800bcf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcfa:	45b8      	cmp	r8, r7
 800bcfc:	bf3a      	itte	cc
 800bcfe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bd02:	f1a6 0708 	subcc.w	r7, r6, #8
 800bd06:	2300      	movcs	r3, #0
 800bd08:	380b      	subs	r0, #11
 800bd0a:	d012      	beq.n	800bd32 <__b2d+0x8a>
 800bd0c:	f1c0 0120 	rsb	r1, r0, #32
 800bd10:	fa23 f401 	lsr.w	r4, r3, r1
 800bd14:	4082      	lsls	r2, r0
 800bd16:	4322      	orrs	r2, r4
 800bd18:	4547      	cmp	r7, r8
 800bd1a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800bd1e:	bf8c      	ite	hi
 800bd20:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800bd24:	2200      	movls	r2, #0
 800bd26:	4083      	lsls	r3, r0
 800bd28:	40ca      	lsrs	r2, r1
 800bd2a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bd2e:	4313      	orrs	r3, r2
 800bd30:	e7de      	b.n	800bcf0 <__b2d+0x48>
 800bd32:	ea42 0501 	orr.w	r5, r2, r1
 800bd36:	e7db      	b.n	800bcf0 <__b2d+0x48>
 800bd38:	3ff00000 	.word	0x3ff00000

0800bd3c <__d2b>:
 800bd3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd40:	460f      	mov	r7, r1
 800bd42:	2101      	movs	r1, #1
 800bd44:	ec59 8b10 	vmov	r8, r9, d0
 800bd48:	4616      	mov	r6, r2
 800bd4a:	f7ff fc1b 	bl	800b584 <_Balloc>
 800bd4e:	4604      	mov	r4, r0
 800bd50:	b930      	cbnz	r0, 800bd60 <__d2b+0x24>
 800bd52:	4602      	mov	r2, r0
 800bd54:	4b24      	ldr	r3, [pc, #144]	; (800bde8 <__d2b+0xac>)
 800bd56:	4825      	ldr	r0, [pc, #148]	; (800bdec <__d2b+0xb0>)
 800bd58:	f240 310f 	movw	r1, #783	; 0x30f
 800bd5c:	f000 f9ae 	bl	800c0bc <__assert_func>
 800bd60:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd68:	bb2d      	cbnz	r5, 800bdb6 <__d2b+0x7a>
 800bd6a:	9301      	str	r3, [sp, #4]
 800bd6c:	f1b8 0300 	subs.w	r3, r8, #0
 800bd70:	d026      	beq.n	800bdc0 <__d2b+0x84>
 800bd72:	4668      	mov	r0, sp
 800bd74:	9300      	str	r3, [sp, #0]
 800bd76:	f7ff fd17 	bl	800b7a8 <__lo0bits>
 800bd7a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bd7e:	b1e8      	cbz	r0, 800bdbc <__d2b+0x80>
 800bd80:	f1c0 0320 	rsb	r3, r0, #32
 800bd84:	fa02 f303 	lsl.w	r3, r2, r3
 800bd88:	430b      	orrs	r3, r1
 800bd8a:	40c2      	lsrs	r2, r0
 800bd8c:	6163      	str	r3, [r4, #20]
 800bd8e:	9201      	str	r2, [sp, #4]
 800bd90:	9b01      	ldr	r3, [sp, #4]
 800bd92:	61a3      	str	r3, [r4, #24]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	bf14      	ite	ne
 800bd98:	2202      	movne	r2, #2
 800bd9a:	2201      	moveq	r2, #1
 800bd9c:	6122      	str	r2, [r4, #16]
 800bd9e:	b1bd      	cbz	r5, 800bdd0 <__d2b+0x94>
 800bda0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bda4:	4405      	add	r5, r0
 800bda6:	603d      	str	r5, [r7, #0]
 800bda8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bdac:	6030      	str	r0, [r6, #0]
 800bdae:	4620      	mov	r0, r4
 800bdb0:	b003      	add	sp, #12
 800bdb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bdba:	e7d6      	b.n	800bd6a <__d2b+0x2e>
 800bdbc:	6161      	str	r1, [r4, #20]
 800bdbe:	e7e7      	b.n	800bd90 <__d2b+0x54>
 800bdc0:	a801      	add	r0, sp, #4
 800bdc2:	f7ff fcf1 	bl	800b7a8 <__lo0bits>
 800bdc6:	9b01      	ldr	r3, [sp, #4]
 800bdc8:	6163      	str	r3, [r4, #20]
 800bdca:	3020      	adds	r0, #32
 800bdcc:	2201      	movs	r2, #1
 800bdce:	e7e5      	b.n	800bd9c <__d2b+0x60>
 800bdd0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bdd4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bdd8:	6038      	str	r0, [r7, #0]
 800bdda:	6918      	ldr	r0, [r3, #16]
 800bddc:	f7ff fcc4 	bl	800b768 <__hi0bits>
 800bde0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bde4:	e7e2      	b.n	800bdac <__d2b+0x70>
 800bde6:	bf00      	nop
 800bde8:	0800cf65 	.word	0x0800cf65
 800bdec:	0800cfe7 	.word	0x0800cfe7

0800bdf0 <__ratio>:
 800bdf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf4:	4688      	mov	r8, r1
 800bdf6:	4669      	mov	r1, sp
 800bdf8:	4681      	mov	r9, r0
 800bdfa:	f7ff ff55 	bl	800bca8 <__b2d>
 800bdfe:	a901      	add	r1, sp, #4
 800be00:	4640      	mov	r0, r8
 800be02:	ec55 4b10 	vmov	r4, r5, d0
 800be06:	f7ff ff4f 	bl	800bca8 <__b2d>
 800be0a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800be0e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800be12:	eba3 0c02 	sub.w	ip, r3, r2
 800be16:	e9dd 3200 	ldrd	r3, r2, [sp]
 800be1a:	1a9b      	subs	r3, r3, r2
 800be1c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800be20:	ec51 0b10 	vmov	r0, r1, d0
 800be24:	2b00      	cmp	r3, #0
 800be26:	bfd6      	itet	le
 800be28:	460a      	movle	r2, r1
 800be2a:	462a      	movgt	r2, r5
 800be2c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800be30:	468b      	mov	fp, r1
 800be32:	462f      	mov	r7, r5
 800be34:	bfd4      	ite	le
 800be36:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800be3a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800be3e:	4620      	mov	r0, r4
 800be40:	ee10 2a10 	vmov	r2, s0
 800be44:	465b      	mov	r3, fp
 800be46:	4639      	mov	r1, r7
 800be48:	f7f4 fd08 	bl	800085c <__aeabi_ddiv>
 800be4c:	ec41 0b10 	vmov	d0, r0, r1
 800be50:	b003      	add	sp, #12
 800be52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800be56 <__copybits>:
 800be56:	3901      	subs	r1, #1
 800be58:	b570      	push	{r4, r5, r6, lr}
 800be5a:	1149      	asrs	r1, r1, #5
 800be5c:	6914      	ldr	r4, [r2, #16]
 800be5e:	3101      	adds	r1, #1
 800be60:	f102 0314 	add.w	r3, r2, #20
 800be64:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800be68:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800be6c:	1f05      	subs	r5, r0, #4
 800be6e:	42a3      	cmp	r3, r4
 800be70:	d30c      	bcc.n	800be8c <__copybits+0x36>
 800be72:	1aa3      	subs	r3, r4, r2
 800be74:	3b11      	subs	r3, #17
 800be76:	f023 0303 	bic.w	r3, r3, #3
 800be7a:	3211      	adds	r2, #17
 800be7c:	42a2      	cmp	r2, r4
 800be7e:	bf88      	it	hi
 800be80:	2300      	movhi	r3, #0
 800be82:	4418      	add	r0, r3
 800be84:	2300      	movs	r3, #0
 800be86:	4288      	cmp	r0, r1
 800be88:	d305      	bcc.n	800be96 <__copybits+0x40>
 800be8a:	bd70      	pop	{r4, r5, r6, pc}
 800be8c:	f853 6b04 	ldr.w	r6, [r3], #4
 800be90:	f845 6f04 	str.w	r6, [r5, #4]!
 800be94:	e7eb      	b.n	800be6e <__copybits+0x18>
 800be96:	f840 3b04 	str.w	r3, [r0], #4
 800be9a:	e7f4      	b.n	800be86 <__copybits+0x30>

0800be9c <__any_on>:
 800be9c:	f100 0214 	add.w	r2, r0, #20
 800bea0:	6900      	ldr	r0, [r0, #16]
 800bea2:	114b      	asrs	r3, r1, #5
 800bea4:	4298      	cmp	r0, r3
 800bea6:	b510      	push	{r4, lr}
 800bea8:	db11      	blt.n	800bece <__any_on+0x32>
 800beaa:	dd0a      	ble.n	800bec2 <__any_on+0x26>
 800beac:	f011 011f 	ands.w	r1, r1, #31
 800beb0:	d007      	beq.n	800bec2 <__any_on+0x26>
 800beb2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800beb6:	fa24 f001 	lsr.w	r0, r4, r1
 800beba:	fa00 f101 	lsl.w	r1, r0, r1
 800bebe:	428c      	cmp	r4, r1
 800bec0:	d10b      	bne.n	800beda <__any_on+0x3e>
 800bec2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d803      	bhi.n	800bed2 <__any_on+0x36>
 800beca:	2000      	movs	r0, #0
 800becc:	bd10      	pop	{r4, pc}
 800bece:	4603      	mov	r3, r0
 800bed0:	e7f7      	b.n	800bec2 <__any_on+0x26>
 800bed2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bed6:	2900      	cmp	r1, #0
 800bed8:	d0f5      	beq.n	800bec6 <__any_on+0x2a>
 800beda:	2001      	movs	r0, #1
 800bedc:	e7f6      	b.n	800becc <__any_on+0x30>

0800bede <__sread>:
 800bede:	b510      	push	{r4, lr}
 800bee0:	460c      	mov	r4, r1
 800bee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bee6:	f000 f8b5 	bl	800c054 <_read_r>
 800beea:	2800      	cmp	r0, #0
 800beec:	bfab      	itete	ge
 800beee:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bef0:	89a3      	ldrhlt	r3, [r4, #12]
 800bef2:	181b      	addge	r3, r3, r0
 800bef4:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bef8:	bfac      	ite	ge
 800befa:	6563      	strge	r3, [r4, #84]	; 0x54
 800befc:	81a3      	strhlt	r3, [r4, #12]
 800befe:	bd10      	pop	{r4, pc}

0800bf00 <__swrite>:
 800bf00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf04:	461f      	mov	r7, r3
 800bf06:	898b      	ldrh	r3, [r1, #12]
 800bf08:	05db      	lsls	r3, r3, #23
 800bf0a:	4605      	mov	r5, r0
 800bf0c:	460c      	mov	r4, r1
 800bf0e:	4616      	mov	r6, r2
 800bf10:	d505      	bpl.n	800bf1e <__swrite+0x1e>
 800bf12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf16:	2302      	movs	r3, #2
 800bf18:	2200      	movs	r2, #0
 800bf1a:	f000 f889 	bl	800c030 <_lseek_r>
 800bf1e:	89a3      	ldrh	r3, [r4, #12]
 800bf20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bf28:	81a3      	strh	r3, [r4, #12]
 800bf2a:	4632      	mov	r2, r6
 800bf2c:	463b      	mov	r3, r7
 800bf2e:	4628      	mov	r0, r5
 800bf30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf34:	f000 b8b0 	b.w	800c098 <_write_r>

0800bf38 <__sseek>:
 800bf38:	b510      	push	{r4, lr}
 800bf3a:	460c      	mov	r4, r1
 800bf3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf40:	f000 f876 	bl	800c030 <_lseek_r>
 800bf44:	1c43      	adds	r3, r0, #1
 800bf46:	89a3      	ldrh	r3, [r4, #12]
 800bf48:	bf15      	itete	ne
 800bf4a:	6560      	strne	r0, [r4, #84]	; 0x54
 800bf4c:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bf50:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bf54:	81a3      	strheq	r3, [r4, #12]
 800bf56:	bf18      	it	ne
 800bf58:	81a3      	strhne	r3, [r4, #12]
 800bf5a:	bd10      	pop	{r4, pc}

0800bf5c <__sclose>:
 800bf5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf60:	f000 b856 	b.w	800c010 <_close_r>

0800bf64 <_realloc_r>:
 800bf64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf68:	4680      	mov	r8, r0
 800bf6a:	4614      	mov	r4, r2
 800bf6c:	460e      	mov	r6, r1
 800bf6e:	b921      	cbnz	r1, 800bf7a <_realloc_r+0x16>
 800bf70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf74:	4611      	mov	r1, r2
 800bf76:	f7ff b9b9 	b.w	800b2ec <_malloc_r>
 800bf7a:	b92a      	cbnz	r2, 800bf88 <_realloc_r+0x24>
 800bf7c:	f000 f8d2 	bl	800c124 <_free_r>
 800bf80:	4625      	mov	r5, r4
 800bf82:	4628      	mov	r0, r5
 800bf84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf88:	f000 f918 	bl	800c1bc <_malloc_usable_size_r>
 800bf8c:	4284      	cmp	r4, r0
 800bf8e:	4607      	mov	r7, r0
 800bf90:	d802      	bhi.n	800bf98 <_realloc_r+0x34>
 800bf92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf96:	d812      	bhi.n	800bfbe <_realloc_r+0x5a>
 800bf98:	4621      	mov	r1, r4
 800bf9a:	4640      	mov	r0, r8
 800bf9c:	f7ff f9a6 	bl	800b2ec <_malloc_r>
 800bfa0:	4605      	mov	r5, r0
 800bfa2:	2800      	cmp	r0, #0
 800bfa4:	d0ed      	beq.n	800bf82 <_realloc_r+0x1e>
 800bfa6:	42bc      	cmp	r4, r7
 800bfa8:	4622      	mov	r2, r4
 800bfaa:	4631      	mov	r1, r6
 800bfac:	bf28      	it	cs
 800bfae:	463a      	movcs	r2, r7
 800bfb0:	f7fd fe29 	bl	8009c06 <memcpy>
 800bfb4:	4631      	mov	r1, r6
 800bfb6:	4640      	mov	r0, r8
 800bfb8:	f000 f8b4 	bl	800c124 <_free_r>
 800bfbc:	e7e1      	b.n	800bf82 <_realloc_r+0x1e>
 800bfbe:	4635      	mov	r5, r6
 800bfc0:	e7df      	b.n	800bf82 <_realloc_r+0x1e>

0800bfc2 <__ascii_wctomb>:
 800bfc2:	b149      	cbz	r1, 800bfd8 <__ascii_wctomb+0x16>
 800bfc4:	2aff      	cmp	r2, #255	; 0xff
 800bfc6:	bf85      	ittet	hi
 800bfc8:	238a      	movhi	r3, #138	; 0x8a
 800bfca:	6003      	strhi	r3, [r0, #0]
 800bfcc:	700a      	strbls	r2, [r1, #0]
 800bfce:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800bfd2:	bf98      	it	ls
 800bfd4:	2001      	movls	r0, #1
 800bfd6:	4770      	bx	lr
 800bfd8:	4608      	mov	r0, r1
 800bfda:	4770      	bx	lr

0800bfdc <memmove>:
 800bfdc:	4288      	cmp	r0, r1
 800bfde:	b510      	push	{r4, lr}
 800bfe0:	eb01 0402 	add.w	r4, r1, r2
 800bfe4:	d902      	bls.n	800bfec <memmove+0x10>
 800bfe6:	4284      	cmp	r4, r0
 800bfe8:	4623      	mov	r3, r4
 800bfea:	d807      	bhi.n	800bffc <memmove+0x20>
 800bfec:	1e43      	subs	r3, r0, #1
 800bfee:	42a1      	cmp	r1, r4
 800bff0:	d008      	beq.n	800c004 <memmove+0x28>
 800bff2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bff6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bffa:	e7f8      	b.n	800bfee <memmove+0x12>
 800bffc:	4402      	add	r2, r0
 800bffe:	4601      	mov	r1, r0
 800c000:	428a      	cmp	r2, r1
 800c002:	d100      	bne.n	800c006 <memmove+0x2a>
 800c004:	bd10      	pop	{r4, pc}
 800c006:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c00a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c00e:	e7f7      	b.n	800c000 <memmove+0x24>

0800c010 <_close_r>:
 800c010:	b538      	push	{r3, r4, r5, lr}
 800c012:	4d06      	ldr	r5, [pc, #24]	; (800c02c <_close_r+0x1c>)
 800c014:	2300      	movs	r3, #0
 800c016:	4604      	mov	r4, r0
 800c018:	4608      	mov	r0, r1
 800c01a:	602b      	str	r3, [r5, #0]
 800c01c:	f7f8 f91d 	bl	800425a <_close>
 800c020:	1c43      	adds	r3, r0, #1
 800c022:	d102      	bne.n	800c02a <_close_r+0x1a>
 800c024:	682b      	ldr	r3, [r5, #0]
 800c026:	b103      	cbz	r3, 800c02a <_close_r+0x1a>
 800c028:	6023      	str	r3, [r4, #0]
 800c02a:	bd38      	pop	{r3, r4, r5, pc}
 800c02c:	20000884 	.word	0x20000884

0800c030 <_lseek_r>:
 800c030:	b538      	push	{r3, r4, r5, lr}
 800c032:	4d07      	ldr	r5, [pc, #28]	; (800c050 <_lseek_r+0x20>)
 800c034:	4604      	mov	r4, r0
 800c036:	4608      	mov	r0, r1
 800c038:	4611      	mov	r1, r2
 800c03a:	2200      	movs	r2, #0
 800c03c:	602a      	str	r2, [r5, #0]
 800c03e:	461a      	mov	r2, r3
 800c040:	f7f8 f932 	bl	80042a8 <_lseek>
 800c044:	1c43      	adds	r3, r0, #1
 800c046:	d102      	bne.n	800c04e <_lseek_r+0x1e>
 800c048:	682b      	ldr	r3, [r5, #0]
 800c04a:	b103      	cbz	r3, 800c04e <_lseek_r+0x1e>
 800c04c:	6023      	str	r3, [r4, #0]
 800c04e:	bd38      	pop	{r3, r4, r5, pc}
 800c050:	20000884 	.word	0x20000884

0800c054 <_read_r>:
 800c054:	b538      	push	{r3, r4, r5, lr}
 800c056:	4d07      	ldr	r5, [pc, #28]	; (800c074 <_read_r+0x20>)
 800c058:	4604      	mov	r4, r0
 800c05a:	4608      	mov	r0, r1
 800c05c:	4611      	mov	r1, r2
 800c05e:	2200      	movs	r2, #0
 800c060:	602a      	str	r2, [r5, #0]
 800c062:	461a      	mov	r2, r3
 800c064:	f7f8 f8c0 	bl	80041e8 <_read>
 800c068:	1c43      	adds	r3, r0, #1
 800c06a:	d102      	bne.n	800c072 <_read_r+0x1e>
 800c06c:	682b      	ldr	r3, [r5, #0]
 800c06e:	b103      	cbz	r3, 800c072 <_read_r+0x1e>
 800c070:	6023      	str	r3, [r4, #0]
 800c072:	bd38      	pop	{r3, r4, r5, pc}
 800c074:	20000884 	.word	0x20000884

0800c078 <_sbrk_r>:
 800c078:	b538      	push	{r3, r4, r5, lr}
 800c07a:	4d06      	ldr	r5, [pc, #24]	; (800c094 <_sbrk_r+0x1c>)
 800c07c:	2300      	movs	r3, #0
 800c07e:	4604      	mov	r4, r0
 800c080:	4608      	mov	r0, r1
 800c082:	602b      	str	r3, [r5, #0]
 800c084:	f7f8 f91e 	bl	80042c4 <_sbrk>
 800c088:	1c43      	adds	r3, r0, #1
 800c08a:	d102      	bne.n	800c092 <_sbrk_r+0x1a>
 800c08c:	682b      	ldr	r3, [r5, #0]
 800c08e:	b103      	cbz	r3, 800c092 <_sbrk_r+0x1a>
 800c090:	6023      	str	r3, [r4, #0]
 800c092:	bd38      	pop	{r3, r4, r5, pc}
 800c094:	20000884 	.word	0x20000884

0800c098 <_write_r>:
 800c098:	b538      	push	{r3, r4, r5, lr}
 800c09a:	4d07      	ldr	r5, [pc, #28]	; (800c0b8 <_write_r+0x20>)
 800c09c:	4604      	mov	r4, r0
 800c09e:	4608      	mov	r0, r1
 800c0a0:	4611      	mov	r1, r2
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	602a      	str	r2, [r5, #0]
 800c0a6:	461a      	mov	r2, r3
 800c0a8:	f7f8 f8bb 	bl	8004222 <_write>
 800c0ac:	1c43      	adds	r3, r0, #1
 800c0ae:	d102      	bne.n	800c0b6 <_write_r+0x1e>
 800c0b0:	682b      	ldr	r3, [r5, #0]
 800c0b2:	b103      	cbz	r3, 800c0b6 <_write_r+0x1e>
 800c0b4:	6023      	str	r3, [r4, #0]
 800c0b6:	bd38      	pop	{r3, r4, r5, pc}
 800c0b8:	20000884 	.word	0x20000884

0800c0bc <__assert_func>:
 800c0bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c0be:	4614      	mov	r4, r2
 800c0c0:	461a      	mov	r2, r3
 800c0c2:	4b09      	ldr	r3, [pc, #36]	; (800c0e8 <__assert_func+0x2c>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	4605      	mov	r5, r0
 800c0c8:	68d8      	ldr	r0, [r3, #12]
 800c0ca:	b14c      	cbz	r4, 800c0e0 <__assert_func+0x24>
 800c0cc:	4b07      	ldr	r3, [pc, #28]	; (800c0ec <__assert_func+0x30>)
 800c0ce:	9100      	str	r1, [sp, #0]
 800c0d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c0d4:	4906      	ldr	r1, [pc, #24]	; (800c0f0 <__assert_func+0x34>)
 800c0d6:	462b      	mov	r3, r5
 800c0d8:	f000 f878 	bl	800c1cc <fiprintf>
 800c0dc:	f000 f888 	bl	800c1f0 <abort>
 800c0e0:	4b04      	ldr	r3, [pc, #16]	; (800c0f4 <__assert_func+0x38>)
 800c0e2:	461c      	mov	r4, r3
 800c0e4:	e7f3      	b.n	800c0ce <__assert_func+0x12>
 800c0e6:	bf00      	nop
 800c0e8:	2000023c 	.word	0x2000023c
 800c0ec:	0800d13c 	.word	0x0800d13c
 800c0f0:	0800d149 	.word	0x0800d149
 800c0f4:	0800d177 	.word	0x0800d177

0800c0f8 <_calloc_r>:
 800c0f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c0fa:	fba1 2402 	umull	r2, r4, r1, r2
 800c0fe:	b94c      	cbnz	r4, 800c114 <_calloc_r+0x1c>
 800c100:	4611      	mov	r1, r2
 800c102:	9201      	str	r2, [sp, #4]
 800c104:	f7ff f8f2 	bl	800b2ec <_malloc_r>
 800c108:	9a01      	ldr	r2, [sp, #4]
 800c10a:	4605      	mov	r5, r0
 800c10c:	b930      	cbnz	r0, 800c11c <_calloc_r+0x24>
 800c10e:	4628      	mov	r0, r5
 800c110:	b003      	add	sp, #12
 800c112:	bd30      	pop	{r4, r5, pc}
 800c114:	220c      	movs	r2, #12
 800c116:	6002      	str	r2, [r0, #0]
 800c118:	2500      	movs	r5, #0
 800c11a:	e7f8      	b.n	800c10e <_calloc_r+0x16>
 800c11c:	4621      	mov	r1, r4
 800c11e:	f7fd fd38 	bl	8009b92 <memset>
 800c122:	e7f4      	b.n	800c10e <_calloc_r+0x16>

0800c124 <_free_r>:
 800c124:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c126:	2900      	cmp	r1, #0
 800c128:	d044      	beq.n	800c1b4 <_free_r+0x90>
 800c12a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c12e:	9001      	str	r0, [sp, #4]
 800c130:	2b00      	cmp	r3, #0
 800c132:	f1a1 0404 	sub.w	r4, r1, #4
 800c136:	bfb8      	it	lt
 800c138:	18e4      	addlt	r4, r4, r3
 800c13a:	f7ff fa17 	bl	800b56c <__malloc_lock>
 800c13e:	4a1e      	ldr	r2, [pc, #120]	; (800c1b8 <_free_r+0x94>)
 800c140:	9801      	ldr	r0, [sp, #4]
 800c142:	6813      	ldr	r3, [r2, #0]
 800c144:	b933      	cbnz	r3, 800c154 <_free_r+0x30>
 800c146:	6063      	str	r3, [r4, #4]
 800c148:	6014      	str	r4, [r2, #0]
 800c14a:	b003      	add	sp, #12
 800c14c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c150:	f7ff ba12 	b.w	800b578 <__malloc_unlock>
 800c154:	42a3      	cmp	r3, r4
 800c156:	d908      	bls.n	800c16a <_free_r+0x46>
 800c158:	6825      	ldr	r5, [r4, #0]
 800c15a:	1961      	adds	r1, r4, r5
 800c15c:	428b      	cmp	r3, r1
 800c15e:	bf01      	itttt	eq
 800c160:	6819      	ldreq	r1, [r3, #0]
 800c162:	685b      	ldreq	r3, [r3, #4]
 800c164:	1949      	addeq	r1, r1, r5
 800c166:	6021      	streq	r1, [r4, #0]
 800c168:	e7ed      	b.n	800c146 <_free_r+0x22>
 800c16a:	461a      	mov	r2, r3
 800c16c:	685b      	ldr	r3, [r3, #4]
 800c16e:	b10b      	cbz	r3, 800c174 <_free_r+0x50>
 800c170:	42a3      	cmp	r3, r4
 800c172:	d9fa      	bls.n	800c16a <_free_r+0x46>
 800c174:	6811      	ldr	r1, [r2, #0]
 800c176:	1855      	adds	r5, r2, r1
 800c178:	42a5      	cmp	r5, r4
 800c17a:	d10b      	bne.n	800c194 <_free_r+0x70>
 800c17c:	6824      	ldr	r4, [r4, #0]
 800c17e:	4421      	add	r1, r4
 800c180:	1854      	adds	r4, r2, r1
 800c182:	42a3      	cmp	r3, r4
 800c184:	6011      	str	r1, [r2, #0]
 800c186:	d1e0      	bne.n	800c14a <_free_r+0x26>
 800c188:	681c      	ldr	r4, [r3, #0]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	6053      	str	r3, [r2, #4]
 800c18e:	440c      	add	r4, r1
 800c190:	6014      	str	r4, [r2, #0]
 800c192:	e7da      	b.n	800c14a <_free_r+0x26>
 800c194:	d902      	bls.n	800c19c <_free_r+0x78>
 800c196:	230c      	movs	r3, #12
 800c198:	6003      	str	r3, [r0, #0]
 800c19a:	e7d6      	b.n	800c14a <_free_r+0x26>
 800c19c:	6825      	ldr	r5, [r4, #0]
 800c19e:	1961      	adds	r1, r4, r5
 800c1a0:	428b      	cmp	r3, r1
 800c1a2:	bf04      	itt	eq
 800c1a4:	6819      	ldreq	r1, [r3, #0]
 800c1a6:	685b      	ldreq	r3, [r3, #4]
 800c1a8:	6063      	str	r3, [r4, #4]
 800c1aa:	bf04      	itt	eq
 800c1ac:	1949      	addeq	r1, r1, r5
 800c1ae:	6021      	streq	r1, [r4, #0]
 800c1b0:	6054      	str	r4, [r2, #4]
 800c1b2:	e7ca      	b.n	800c14a <_free_r+0x26>
 800c1b4:	b003      	add	sp, #12
 800c1b6:	bd30      	pop	{r4, r5, pc}
 800c1b8:	2000087c 	.word	0x2000087c

0800c1bc <_malloc_usable_size_r>:
 800c1bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1c0:	1f18      	subs	r0, r3, #4
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	bfbc      	itt	lt
 800c1c6:	580b      	ldrlt	r3, [r1, r0]
 800c1c8:	18c0      	addlt	r0, r0, r3
 800c1ca:	4770      	bx	lr

0800c1cc <fiprintf>:
 800c1cc:	b40e      	push	{r1, r2, r3}
 800c1ce:	b503      	push	{r0, r1, lr}
 800c1d0:	4601      	mov	r1, r0
 800c1d2:	ab03      	add	r3, sp, #12
 800c1d4:	4805      	ldr	r0, [pc, #20]	; (800c1ec <fiprintf+0x20>)
 800c1d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1da:	6800      	ldr	r0, [r0, #0]
 800c1dc:	9301      	str	r3, [sp, #4]
 800c1de:	f000 f837 	bl	800c250 <_vfiprintf_r>
 800c1e2:	b002      	add	sp, #8
 800c1e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c1e8:	b003      	add	sp, #12
 800c1ea:	4770      	bx	lr
 800c1ec:	2000023c 	.word	0x2000023c

0800c1f0 <abort>:
 800c1f0:	b508      	push	{r3, lr}
 800c1f2:	2006      	movs	r0, #6
 800c1f4:	f000 fa88 	bl	800c708 <raise>
 800c1f8:	2001      	movs	r0, #1
 800c1fa:	f7f7 ffeb 	bl	80041d4 <_exit>

0800c1fe <__sfputc_r>:
 800c1fe:	6893      	ldr	r3, [r2, #8]
 800c200:	3b01      	subs	r3, #1
 800c202:	2b00      	cmp	r3, #0
 800c204:	b410      	push	{r4}
 800c206:	6093      	str	r3, [r2, #8]
 800c208:	da08      	bge.n	800c21c <__sfputc_r+0x1e>
 800c20a:	6994      	ldr	r4, [r2, #24]
 800c20c:	42a3      	cmp	r3, r4
 800c20e:	db01      	blt.n	800c214 <__sfputc_r+0x16>
 800c210:	290a      	cmp	r1, #10
 800c212:	d103      	bne.n	800c21c <__sfputc_r+0x1e>
 800c214:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c218:	f000 b934 	b.w	800c484 <__swbuf_r>
 800c21c:	6813      	ldr	r3, [r2, #0]
 800c21e:	1c58      	adds	r0, r3, #1
 800c220:	6010      	str	r0, [r2, #0]
 800c222:	7019      	strb	r1, [r3, #0]
 800c224:	4608      	mov	r0, r1
 800c226:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c22a:	4770      	bx	lr

0800c22c <__sfputs_r>:
 800c22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c22e:	4606      	mov	r6, r0
 800c230:	460f      	mov	r7, r1
 800c232:	4614      	mov	r4, r2
 800c234:	18d5      	adds	r5, r2, r3
 800c236:	42ac      	cmp	r4, r5
 800c238:	d101      	bne.n	800c23e <__sfputs_r+0x12>
 800c23a:	2000      	movs	r0, #0
 800c23c:	e007      	b.n	800c24e <__sfputs_r+0x22>
 800c23e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c242:	463a      	mov	r2, r7
 800c244:	4630      	mov	r0, r6
 800c246:	f7ff ffda 	bl	800c1fe <__sfputc_r>
 800c24a:	1c43      	adds	r3, r0, #1
 800c24c:	d1f3      	bne.n	800c236 <__sfputs_r+0xa>
 800c24e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c250 <_vfiprintf_r>:
 800c250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c254:	460d      	mov	r5, r1
 800c256:	b09d      	sub	sp, #116	; 0x74
 800c258:	4614      	mov	r4, r2
 800c25a:	4698      	mov	r8, r3
 800c25c:	4606      	mov	r6, r0
 800c25e:	b118      	cbz	r0, 800c268 <_vfiprintf_r+0x18>
 800c260:	6a03      	ldr	r3, [r0, #32]
 800c262:	b90b      	cbnz	r3, 800c268 <_vfiprintf_r+0x18>
 800c264:	f7fc fd32 	bl	8008ccc <__sinit>
 800c268:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c26a:	07d9      	lsls	r1, r3, #31
 800c26c:	d405      	bmi.n	800c27a <_vfiprintf_r+0x2a>
 800c26e:	89ab      	ldrh	r3, [r5, #12]
 800c270:	059a      	lsls	r2, r3, #22
 800c272:	d402      	bmi.n	800c27a <_vfiprintf_r+0x2a>
 800c274:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c276:	f7fd fcc4 	bl	8009c02 <__retarget_lock_acquire_recursive>
 800c27a:	89ab      	ldrh	r3, [r5, #12]
 800c27c:	071b      	lsls	r3, r3, #28
 800c27e:	d501      	bpl.n	800c284 <_vfiprintf_r+0x34>
 800c280:	692b      	ldr	r3, [r5, #16]
 800c282:	b99b      	cbnz	r3, 800c2ac <_vfiprintf_r+0x5c>
 800c284:	4629      	mov	r1, r5
 800c286:	4630      	mov	r0, r6
 800c288:	f000 f93a 	bl	800c500 <__swsetup_r>
 800c28c:	b170      	cbz	r0, 800c2ac <_vfiprintf_r+0x5c>
 800c28e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c290:	07dc      	lsls	r4, r3, #31
 800c292:	d504      	bpl.n	800c29e <_vfiprintf_r+0x4e>
 800c294:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c298:	b01d      	add	sp, #116	; 0x74
 800c29a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c29e:	89ab      	ldrh	r3, [r5, #12]
 800c2a0:	0598      	lsls	r0, r3, #22
 800c2a2:	d4f7      	bmi.n	800c294 <_vfiprintf_r+0x44>
 800c2a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2a6:	f7fd fcad 	bl	8009c04 <__retarget_lock_release_recursive>
 800c2aa:	e7f3      	b.n	800c294 <_vfiprintf_r+0x44>
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	9309      	str	r3, [sp, #36]	; 0x24
 800c2b0:	2320      	movs	r3, #32
 800c2b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c2b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2ba:	2330      	movs	r3, #48	; 0x30
 800c2bc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c470 <_vfiprintf_r+0x220>
 800c2c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c2c4:	f04f 0901 	mov.w	r9, #1
 800c2c8:	4623      	mov	r3, r4
 800c2ca:	469a      	mov	sl, r3
 800c2cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2d0:	b10a      	cbz	r2, 800c2d6 <_vfiprintf_r+0x86>
 800c2d2:	2a25      	cmp	r2, #37	; 0x25
 800c2d4:	d1f9      	bne.n	800c2ca <_vfiprintf_r+0x7a>
 800c2d6:	ebba 0b04 	subs.w	fp, sl, r4
 800c2da:	d00b      	beq.n	800c2f4 <_vfiprintf_r+0xa4>
 800c2dc:	465b      	mov	r3, fp
 800c2de:	4622      	mov	r2, r4
 800c2e0:	4629      	mov	r1, r5
 800c2e2:	4630      	mov	r0, r6
 800c2e4:	f7ff ffa2 	bl	800c22c <__sfputs_r>
 800c2e8:	3001      	adds	r0, #1
 800c2ea:	f000 80a9 	beq.w	800c440 <_vfiprintf_r+0x1f0>
 800c2ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c2f0:	445a      	add	r2, fp
 800c2f2:	9209      	str	r2, [sp, #36]	; 0x24
 800c2f4:	f89a 3000 	ldrb.w	r3, [sl]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	f000 80a1 	beq.w	800c440 <_vfiprintf_r+0x1f0>
 800c2fe:	2300      	movs	r3, #0
 800c300:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c304:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c308:	f10a 0a01 	add.w	sl, sl, #1
 800c30c:	9304      	str	r3, [sp, #16]
 800c30e:	9307      	str	r3, [sp, #28]
 800c310:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c314:	931a      	str	r3, [sp, #104]	; 0x68
 800c316:	4654      	mov	r4, sl
 800c318:	2205      	movs	r2, #5
 800c31a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c31e:	4854      	ldr	r0, [pc, #336]	; (800c470 <_vfiprintf_r+0x220>)
 800c320:	f7f3 ff5e 	bl	80001e0 <memchr>
 800c324:	9a04      	ldr	r2, [sp, #16]
 800c326:	b9d8      	cbnz	r0, 800c360 <_vfiprintf_r+0x110>
 800c328:	06d1      	lsls	r1, r2, #27
 800c32a:	bf44      	itt	mi
 800c32c:	2320      	movmi	r3, #32
 800c32e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c332:	0713      	lsls	r3, r2, #28
 800c334:	bf44      	itt	mi
 800c336:	232b      	movmi	r3, #43	; 0x2b
 800c338:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c33c:	f89a 3000 	ldrb.w	r3, [sl]
 800c340:	2b2a      	cmp	r3, #42	; 0x2a
 800c342:	d015      	beq.n	800c370 <_vfiprintf_r+0x120>
 800c344:	9a07      	ldr	r2, [sp, #28]
 800c346:	4654      	mov	r4, sl
 800c348:	2000      	movs	r0, #0
 800c34a:	f04f 0c0a 	mov.w	ip, #10
 800c34e:	4621      	mov	r1, r4
 800c350:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c354:	3b30      	subs	r3, #48	; 0x30
 800c356:	2b09      	cmp	r3, #9
 800c358:	d94d      	bls.n	800c3f6 <_vfiprintf_r+0x1a6>
 800c35a:	b1b0      	cbz	r0, 800c38a <_vfiprintf_r+0x13a>
 800c35c:	9207      	str	r2, [sp, #28]
 800c35e:	e014      	b.n	800c38a <_vfiprintf_r+0x13a>
 800c360:	eba0 0308 	sub.w	r3, r0, r8
 800c364:	fa09 f303 	lsl.w	r3, r9, r3
 800c368:	4313      	orrs	r3, r2
 800c36a:	9304      	str	r3, [sp, #16]
 800c36c:	46a2      	mov	sl, r4
 800c36e:	e7d2      	b.n	800c316 <_vfiprintf_r+0xc6>
 800c370:	9b03      	ldr	r3, [sp, #12]
 800c372:	1d19      	adds	r1, r3, #4
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	9103      	str	r1, [sp, #12]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	bfbb      	ittet	lt
 800c37c:	425b      	neglt	r3, r3
 800c37e:	f042 0202 	orrlt.w	r2, r2, #2
 800c382:	9307      	strge	r3, [sp, #28]
 800c384:	9307      	strlt	r3, [sp, #28]
 800c386:	bfb8      	it	lt
 800c388:	9204      	strlt	r2, [sp, #16]
 800c38a:	7823      	ldrb	r3, [r4, #0]
 800c38c:	2b2e      	cmp	r3, #46	; 0x2e
 800c38e:	d10c      	bne.n	800c3aa <_vfiprintf_r+0x15a>
 800c390:	7863      	ldrb	r3, [r4, #1]
 800c392:	2b2a      	cmp	r3, #42	; 0x2a
 800c394:	d134      	bne.n	800c400 <_vfiprintf_r+0x1b0>
 800c396:	9b03      	ldr	r3, [sp, #12]
 800c398:	1d1a      	adds	r2, r3, #4
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	9203      	str	r2, [sp, #12]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	bfb8      	it	lt
 800c3a2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c3a6:	3402      	adds	r4, #2
 800c3a8:	9305      	str	r3, [sp, #20]
 800c3aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c480 <_vfiprintf_r+0x230>
 800c3ae:	7821      	ldrb	r1, [r4, #0]
 800c3b0:	2203      	movs	r2, #3
 800c3b2:	4650      	mov	r0, sl
 800c3b4:	f7f3 ff14 	bl	80001e0 <memchr>
 800c3b8:	b138      	cbz	r0, 800c3ca <_vfiprintf_r+0x17a>
 800c3ba:	9b04      	ldr	r3, [sp, #16]
 800c3bc:	eba0 000a 	sub.w	r0, r0, sl
 800c3c0:	2240      	movs	r2, #64	; 0x40
 800c3c2:	4082      	lsls	r2, r0
 800c3c4:	4313      	orrs	r3, r2
 800c3c6:	3401      	adds	r4, #1
 800c3c8:	9304      	str	r3, [sp, #16]
 800c3ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3ce:	4829      	ldr	r0, [pc, #164]	; (800c474 <_vfiprintf_r+0x224>)
 800c3d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c3d4:	2206      	movs	r2, #6
 800c3d6:	f7f3 ff03 	bl	80001e0 <memchr>
 800c3da:	2800      	cmp	r0, #0
 800c3dc:	d03f      	beq.n	800c45e <_vfiprintf_r+0x20e>
 800c3de:	4b26      	ldr	r3, [pc, #152]	; (800c478 <_vfiprintf_r+0x228>)
 800c3e0:	bb1b      	cbnz	r3, 800c42a <_vfiprintf_r+0x1da>
 800c3e2:	9b03      	ldr	r3, [sp, #12]
 800c3e4:	3307      	adds	r3, #7
 800c3e6:	f023 0307 	bic.w	r3, r3, #7
 800c3ea:	3308      	adds	r3, #8
 800c3ec:	9303      	str	r3, [sp, #12]
 800c3ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3f0:	443b      	add	r3, r7
 800c3f2:	9309      	str	r3, [sp, #36]	; 0x24
 800c3f4:	e768      	b.n	800c2c8 <_vfiprintf_r+0x78>
 800c3f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3fa:	460c      	mov	r4, r1
 800c3fc:	2001      	movs	r0, #1
 800c3fe:	e7a6      	b.n	800c34e <_vfiprintf_r+0xfe>
 800c400:	2300      	movs	r3, #0
 800c402:	3401      	adds	r4, #1
 800c404:	9305      	str	r3, [sp, #20]
 800c406:	4619      	mov	r1, r3
 800c408:	f04f 0c0a 	mov.w	ip, #10
 800c40c:	4620      	mov	r0, r4
 800c40e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c412:	3a30      	subs	r2, #48	; 0x30
 800c414:	2a09      	cmp	r2, #9
 800c416:	d903      	bls.n	800c420 <_vfiprintf_r+0x1d0>
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d0c6      	beq.n	800c3aa <_vfiprintf_r+0x15a>
 800c41c:	9105      	str	r1, [sp, #20]
 800c41e:	e7c4      	b.n	800c3aa <_vfiprintf_r+0x15a>
 800c420:	fb0c 2101 	mla	r1, ip, r1, r2
 800c424:	4604      	mov	r4, r0
 800c426:	2301      	movs	r3, #1
 800c428:	e7f0      	b.n	800c40c <_vfiprintf_r+0x1bc>
 800c42a:	ab03      	add	r3, sp, #12
 800c42c:	9300      	str	r3, [sp, #0]
 800c42e:	462a      	mov	r2, r5
 800c430:	4b12      	ldr	r3, [pc, #72]	; (800c47c <_vfiprintf_r+0x22c>)
 800c432:	a904      	add	r1, sp, #16
 800c434:	4630      	mov	r0, r6
 800c436:	f7fb fdc7 	bl	8007fc8 <_printf_float>
 800c43a:	4607      	mov	r7, r0
 800c43c:	1c78      	adds	r0, r7, #1
 800c43e:	d1d6      	bne.n	800c3ee <_vfiprintf_r+0x19e>
 800c440:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c442:	07d9      	lsls	r1, r3, #31
 800c444:	d405      	bmi.n	800c452 <_vfiprintf_r+0x202>
 800c446:	89ab      	ldrh	r3, [r5, #12]
 800c448:	059a      	lsls	r2, r3, #22
 800c44a:	d402      	bmi.n	800c452 <_vfiprintf_r+0x202>
 800c44c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c44e:	f7fd fbd9 	bl	8009c04 <__retarget_lock_release_recursive>
 800c452:	89ab      	ldrh	r3, [r5, #12]
 800c454:	065b      	lsls	r3, r3, #25
 800c456:	f53f af1d 	bmi.w	800c294 <_vfiprintf_r+0x44>
 800c45a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c45c:	e71c      	b.n	800c298 <_vfiprintf_r+0x48>
 800c45e:	ab03      	add	r3, sp, #12
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	462a      	mov	r2, r5
 800c464:	4b05      	ldr	r3, [pc, #20]	; (800c47c <_vfiprintf_r+0x22c>)
 800c466:	a904      	add	r1, sp, #16
 800c468:	4630      	mov	r0, r6
 800c46a:	f7fc f851 	bl	8008510 <_printf_i>
 800c46e:	e7e4      	b.n	800c43a <_vfiprintf_r+0x1ea>
 800c470:	0800cfd6 	.word	0x0800cfd6
 800c474:	0800cfe0 	.word	0x0800cfe0
 800c478:	08007fc9 	.word	0x08007fc9
 800c47c:	0800c22d 	.word	0x0800c22d
 800c480:	0800cfdc 	.word	0x0800cfdc

0800c484 <__swbuf_r>:
 800c484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c486:	460e      	mov	r6, r1
 800c488:	4614      	mov	r4, r2
 800c48a:	4605      	mov	r5, r0
 800c48c:	b118      	cbz	r0, 800c496 <__swbuf_r+0x12>
 800c48e:	6a03      	ldr	r3, [r0, #32]
 800c490:	b90b      	cbnz	r3, 800c496 <__swbuf_r+0x12>
 800c492:	f7fc fc1b 	bl	8008ccc <__sinit>
 800c496:	69a3      	ldr	r3, [r4, #24]
 800c498:	60a3      	str	r3, [r4, #8]
 800c49a:	89a3      	ldrh	r3, [r4, #12]
 800c49c:	071a      	lsls	r2, r3, #28
 800c49e:	d525      	bpl.n	800c4ec <__swbuf_r+0x68>
 800c4a0:	6923      	ldr	r3, [r4, #16]
 800c4a2:	b31b      	cbz	r3, 800c4ec <__swbuf_r+0x68>
 800c4a4:	6823      	ldr	r3, [r4, #0]
 800c4a6:	6922      	ldr	r2, [r4, #16]
 800c4a8:	1a98      	subs	r0, r3, r2
 800c4aa:	6963      	ldr	r3, [r4, #20]
 800c4ac:	b2f6      	uxtb	r6, r6
 800c4ae:	4283      	cmp	r3, r0
 800c4b0:	4637      	mov	r7, r6
 800c4b2:	dc04      	bgt.n	800c4be <__swbuf_r+0x3a>
 800c4b4:	4621      	mov	r1, r4
 800c4b6:	4628      	mov	r0, r5
 800c4b8:	f7ff f830 	bl	800b51c <_fflush_r>
 800c4bc:	b9e0      	cbnz	r0, 800c4f8 <__swbuf_r+0x74>
 800c4be:	68a3      	ldr	r3, [r4, #8]
 800c4c0:	3b01      	subs	r3, #1
 800c4c2:	60a3      	str	r3, [r4, #8]
 800c4c4:	6823      	ldr	r3, [r4, #0]
 800c4c6:	1c5a      	adds	r2, r3, #1
 800c4c8:	6022      	str	r2, [r4, #0]
 800c4ca:	701e      	strb	r6, [r3, #0]
 800c4cc:	6962      	ldr	r2, [r4, #20]
 800c4ce:	1c43      	adds	r3, r0, #1
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	d004      	beq.n	800c4de <__swbuf_r+0x5a>
 800c4d4:	89a3      	ldrh	r3, [r4, #12]
 800c4d6:	07db      	lsls	r3, r3, #31
 800c4d8:	d506      	bpl.n	800c4e8 <__swbuf_r+0x64>
 800c4da:	2e0a      	cmp	r6, #10
 800c4dc:	d104      	bne.n	800c4e8 <__swbuf_r+0x64>
 800c4de:	4621      	mov	r1, r4
 800c4e0:	4628      	mov	r0, r5
 800c4e2:	f7ff f81b 	bl	800b51c <_fflush_r>
 800c4e6:	b938      	cbnz	r0, 800c4f8 <__swbuf_r+0x74>
 800c4e8:	4638      	mov	r0, r7
 800c4ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4ec:	4621      	mov	r1, r4
 800c4ee:	4628      	mov	r0, r5
 800c4f0:	f000 f806 	bl	800c500 <__swsetup_r>
 800c4f4:	2800      	cmp	r0, #0
 800c4f6:	d0d5      	beq.n	800c4a4 <__swbuf_r+0x20>
 800c4f8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c4fc:	e7f4      	b.n	800c4e8 <__swbuf_r+0x64>
	...

0800c500 <__swsetup_r>:
 800c500:	b538      	push	{r3, r4, r5, lr}
 800c502:	4b2a      	ldr	r3, [pc, #168]	; (800c5ac <__swsetup_r+0xac>)
 800c504:	4605      	mov	r5, r0
 800c506:	6818      	ldr	r0, [r3, #0]
 800c508:	460c      	mov	r4, r1
 800c50a:	b118      	cbz	r0, 800c514 <__swsetup_r+0x14>
 800c50c:	6a03      	ldr	r3, [r0, #32]
 800c50e:	b90b      	cbnz	r3, 800c514 <__swsetup_r+0x14>
 800c510:	f7fc fbdc 	bl	8008ccc <__sinit>
 800c514:	89a3      	ldrh	r3, [r4, #12]
 800c516:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c51a:	0718      	lsls	r0, r3, #28
 800c51c:	d422      	bmi.n	800c564 <__swsetup_r+0x64>
 800c51e:	06d9      	lsls	r1, r3, #27
 800c520:	d407      	bmi.n	800c532 <__swsetup_r+0x32>
 800c522:	2309      	movs	r3, #9
 800c524:	602b      	str	r3, [r5, #0]
 800c526:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c52a:	81a3      	strh	r3, [r4, #12]
 800c52c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c530:	e034      	b.n	800c59c <__swsetup_r+0x9c>
 800c532:	0758      	lsls	r0, r3, #29
 800c534:	d512      	bpl.n	800c55c <__swsetup_r+0x5c>
 800c536:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c538:	b141      	cbz	r1, 800c54c <__swsetup_r+0x4c>
 800c53a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c53e:	4299      	cmp	r1, r3
 800c540:	d002      	beq.n	800c548 <__swsetup_r+0x48>
 800c542:	4628      	mov	r0, r5
 800c544:	f7ff fdee 	bl	800c124 <_free_r>
 800c548:	2300      	movs	r3, #0
 800c54a:	6363      	str	r3, [r4, #52]	; 0x34
 800c54c:	89a3      	ldrh	r3, [r4, #12]
 800c54e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c552:	81a3      	strh	r3, [r4, #12]
 800c554:	2300      	movs	r3, #0
 800c556:	6063      	str	r3, [r4, #4]
 800c558:	6923      	ldr	r3, [r4, #16]
 800c55a:	6023      	str	r3, [r4, #0]
 800c55c:	89a3      	ldrh	r3, [r4, #12]
 800c55e:	f043 0308 	orr.w	r3, r3, #8
 800c562:	81a3      	strh	r3, [r4, #12]
 800c564:	6923      	ldr	r3, [r4, #16]
 800c566:	b94b      	cbnz	r3, 800c57c <__swsetup_r+0x7c>
 800c568:	89a3      	ldrh	r3, [r4, #12]
 800c56a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c56e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c572:	d003      	beq.n	800c57c <__swsetup_r+0x7c>
 800c574:	4621      	mov	r1, r4
 800c576:	4628      	mov	r0, r5
 800c578:	f000 f840 	bl	800c5fc <__smakebuf_r>
 800c57c:	89a0      	ldrh	r0, [r4, #12]
 800c57e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c582:	f010 0301 	ands.w	r3, r0, #1
 800c586:	d00a      	beq.n	800c59e <__swsetup_r+0x9e>
 800c588:	2300      	movs	r3, #0
 800c58a:	60a3      	str	r3, [r4, #8]
 800c58c:	6963      	ldr	r3, [r4, #20]
 800c58e:	425b      	negs	r3, r3
 800c590:	61a3      	str	r3, [r4, #24]
 800c592:	6923      	ldr	r3, [r4, #16]
 800c594:	b943      	cbnz	r3, 800c5a8 <__swsetup_r+0xa8>
 800c596:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c59a:	d1c4      	bne.n	800c526 <__swsetup_r+0x26>
 800c59c:	bd38      	pop	{r3, r4, r5, pc}
 800c59e:	0781      	lsls	r1, r0, #30
 800c5a0:	bf58      	it	pl
 800c5a2:	6963      	ldrpl	r3, [r4, #20]
 800c5a4:	60a3      	str	r3, [r4, #8]
 800c5a6:	e7f4      	b.n	800c592 <__swsetup_r+0x92>
 800c5a8:	2000      	movs	r0, #0
 800c5aa:	e7f7      	b.n	800c59c <__swsetup_r+0x9c>
 800c5ac:	2000023c 	.word	0x2000023c

0800c5b0 <__swhatbuf_r>:
 800c5b0:	b570      	push	{r4, r5, r6, lr}
 800c5b2:	460c      	mov	r4, r1
 800c5b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5b8:	2900      	cmp	r1, #0
 800c5ba:	b096      	sub	sp, #88	; 0x58
 800c5bc:	4615      	mov	r5, r2
 800c5be:	461e      	mov	r6, r3
 800c5c0:	da0d      	bge.n	800c5de <__swhatbuf_r+0x2e>
 800c5c2:	89a3      	ldrh	r3, [r4, #12]
 800c5c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c5c8:	f04f 0100 	mov.w	r1, #0
 800c5cc:	bf0c      	ite	eq
 800c5ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c5d2:	2340      	movne	r3, #64	; 0x40
 800c5d4:	2000      	movs	r0, #0
 800c5d6:	6031      	str	r1, [r6, #0]
 800c5d8:	602b      	str	r3, [r5, #0]
 800c5da:	b016      	add	sp, #88	; 0x58
 800c5dc:	bd70      	pop	{r4, r5, r6, pc}
 800c5de:	466a      	mov	r2, sp
 800c5e0:	f000 f848 	bl	800c674 <_fstat_r>
 800c5e4:	2800      	cmp	r0, #0
 800c5e6:	dbec      	blt.n	800c5c2 <__swhatbuf_r+0x12>
 800c5e8:	9901      	ldr	r1, [sp, #4]
 800c5ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c5ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c5f2:	4259      	negs	r1, r3
 800c5f4:	4159      	adcs	r1, r3
 800c5f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c5fa:	e7eb      	b.n	800c5d4 <__swhatbuf_r+0x24>

0800c5fc <__smakebuf_r>:
 800c5fc:	898b      	ldrh	r3, [r1, #12]
 800c5fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c600:	079d      	lsls	r5, r3, #30
 800c602:	4606      	mov	r6, r0
 800c604:	460c      	mov	r4, r1
 800c606:	d507      	bpl.n	800c618 <__smakebuf_r+0x1c>
 800c608:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c60c:	6023      	str	r3, [r4, #0]
 800c60e:	6123      	str	r3, [r4, #16]
 800c610:	2301      	movs	r3, #1
 800c612:	6163      	str	r3, [r4, #20]
 800c614:	b002      	add	sp, #8
 800c616:	bd70      	pop	{r4, r5, r6, pc}
 800c618:	ab01      	add	r3, sp, #4
 800c61a:	466a      	mov	r2, sp
 800c61c:	f7ff ffc8 	bl	800c5b0 <__swhatbuf_r>
 800c620:	9900      	ldr	r1, [sp, #0]
 800c622:	4605      	mov	r5, r0
 800c624:	4630      	mov	r0, r6
 800c626:	f7fe fe61 	bl	800b2ec <_malloc_r>
 800c62a:	b948      	cbnz	r0, 800c640 <__smakebuf_r+0x44>
 800c62c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c630:	059a      	lsls	r2, r3, #22
 800c632:	d4ef      	bmi.n	800c614 <__smakebuf_r+0x18>
 800c634:	f023 0303 	bic.w	r3, r3, #3
 800c638:	f043 0302 	orr.w	r3, r3, #2
 800c63c:	81a3      	strh	r3, [r4, #12]
 800c63e:	e7e3      	b.n	800c608 <__smakebuf_r+0xc>
 800c640:	89a3      	ldrh	r3, [r4, #12]
 800c642:	6020      	str	r0, [r4, #0]
 800c644:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c648:	81a3      	strh	r3, [r4, #12]
 800c64a:	9b00      	ldr	r3, [sp, #0]
 800c64c:	6163      	str	r3, [r4, #20]
 800c64e:	9b01      	ldr	r3, [sp, #4]
 800c650:	6120      	str	r0, [r4, #16]
 800c652:	b15b      	cbz	r3, 800c66c <__smakebuf_r+0x70>
 800c654:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c658:	4630      	mov	r0, r6
 800c65a:	f000 f81d 	bl	800c698 <_isatty_r>
 800c65e:	b128      	cbz	r0, 800c66c <__smakebuf_r+0x70>
 800c660:	89a3      	ldrh	r3, [r4, #12]
 800c662:	f023 0303 	bic.w	r3, r3, #3
 800c666:	f043 0301 	orr.w	r3, r3, #1
 800c66a:	81a3      	strh	r3, [r4, #12]
 800c66c:	89a3      	ldrh	r3, [r4, #12]
 800c66e:	431d      	orrs	r5, r3
 800c670:	81a5      	strh	r5, [r4, #12]
 800c672:	e7cf      	b.n	800c614 <__smakebuf_r+0x18>

0800c674 <_fstat_r>:
 800c674:	b538      	push	{r3, r4, r5, lr}
 800c676:	4d07      	ldr	r5, [pc, #28]	; (800c694 <_fstat_r+0x20>)
 800c678:	2300      	movs	r3, #0
 800c67a:	4604      	mov	r4, r0
 800c67c:	4608      	mov	r0, r1
 800c67e:	4611      	mov	r1, r2
 800c680:	602b      	str	r3, [r5, #0]
 800c682:	f7f7 fdf6 	bl	8004272 <_fstat>
 800c686:	1c43      	adds	r3, r0, #1
 800c688:	d102      	bne.n	800c690 <_fstat_r+0x1c>
 800c68a:	682b      	ldr	r3, [r5, #0]
 800c68c:	b103      	cbz	r3, 800c690 <_fstat_r+0x1c>
 800c68e:	6023      	str	r3, [r4, #0]
 800c690:	bd38      	pop	{r3, r4, r5, pc}
 800c692:	bf00      	nop
 800c694:	20000884 	.word	0x20000884

0800c698 <_isatty_r>:
 800c698:	b538      	push	{r3, r4, r5, lr}
 800c69a:	4d06      	ldr	r5, [pc, #24]	; (800c6b4 <_isatty_r+0x1c>)
 800c69c:	2300      	movs	r3, #0
 800c69e:	4604      	mov	r4, r0
 800c6a0:	4608      	mov	r0, r1
 800c6a2:	602b      	str	r3, [r5, #0]
 800c6a4:	f7f7 fdf5 	bl	8004292 <_isatty>
 800c6a8:	1c43      	adds	r3, r0, #1
 800c6aa:	d102      	bne.n	800c6b2 <_isatty_r+0x1a>
 800c6ac:	682b      	ldr	r3, [r5, #0]
 800c6ae:	b103      	cbz	r3, 800c6b2 <_isatty_r+0x1a>
 800c6b0:	6023      	str	r3, [r4, #0]
 800c6b2:	bd38      	pop	{r3, r4, r5, pc}
 800c6b4:	20000884 	.word	0x20000884

0800c6b8 <_raise_r>:
 800c6b8:	291f      	cmp	r1, #31
 800c6ba:	b538      	push	{r3, r4, r5, lr}
 800c6bc:	4604      	mov	r4, r0
 800c6be:	460d      	mov	r5, r1
 800c6c0:	d904      	bls.n	800c6cc <_raise_r+0x14>
 800c6c2:	2316      	movs	r3, #22
 800c6c4:	6003      	str	r3, [r0, #0]
 800c6c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6ca:	bd38      	pop	{r3, r4, r5, pc}
 800c6cc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c6ce:	b112      	cbz	r2, 800c6d6 <_raise_r+0x1e>
 800c6d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c6d4:	b94b      	cbnz	r3, 800c6ea <_raise_r+0x32>
 800c6d6:	4620      	mov	r0, r4
 800c6d8:	f000 f830 	bl	800c73c <_getpid_r>
 800c6dc:	462a      	mov	r2, r5
 800c6de:	4601      	mov	r1, r0
 800c6e0:	4620      	mov	r0, r4
 800c6e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6e6:	f000 b817 	b.w	800c718 <_kill_r>
 800c6ea:	2b01      	cmp	r3, #1
 800c6ec:	d00a      	beq.n	800c704 <_raise_r+0x4c>
 800c6ee:	1c59      	adds	r1, r3, #1
 800c6f0:	d103      	bne.n	800c6fa <_raise_r+0x42>
 800c6f2:	2316      	movs	r3, #22
 800c6f4:	6003      	str	r3, [r0, #0]
 800c6f6:	2001      	movs	r0, #1
 800c6f8:	e7e7      	b.n	800c6ca <_raise_r+0x12>
 800c6fa:	2400      	movs	r4, #0
 800c6fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c700:	4628      	mov	r0, r5
 800c702:	4798      	blx	r3
 800c704:	2000      	movs	r0, #0
 800c706:	e7e0      	b.n	800c6ca <_raise_r+0x12>

0800c708 <raise>:
 800c708:	4b02      	ldr	r3, [pc, #8]	; (800c714 <raise+0xc>)
 800c70a:	4601      	mov	r1, r0
 800c70c:	6818      	ldr	r0, [r3, #0]
 800c70e:	f7ff bfd3 	b.w	800c6b8 <_raise_r>
 800c712:	bf00      	nop
 800c714:	2000023c 	.word	0x2000023c

0800c718 <_kill_r>:
 800c718:	b538      	push	{r3, r4, r5, lr}
 800c71a:	4d07      	ldr	r5, [pc, #28]	; (800c738 <_kill_r+0x20>)
 800c71c:	2300      	movs	r3, #0
 800c71e:	4604      	mov	r4, r0
 800c720:	4608      	mov	r0, r1
 800c722:	4611      	mov	r1, r2
 800c724:	602b      	str	r3, [r5, #0]
 800c726:	f7f7 fd45 	bl	80041b4 <_kill>
 800c72a:	1c43      	adds	r3, r0, #1
 800c72c:	d102      	bne.n	800c734 <_kill_r+0x1c>
 800c72e:	682b      	ldr	r3, [r5, #0]
 800c730:	b103      	cbz	r3, 800c734 <_kill_r+0x1c>
 800c732:	6023      	str	r3, [r4, #0]
 800c734:	bd38      	pop	{r3, r4, r5, pc}
 800c736:	bf00      	nop
 800c738:	20000884 	.word	0x20000884

0800c73c <_getpid_r>:
 800c73c:	f7f7 bd32 	b.w	80041a4 <_getpid>

0800c740 <_init>:
 800c740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c742:	bf00      	nop
 800c744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c746:	bc08      	pop	{r3}
 800c748:	469e      	mov	lr, r3
 800c74a:	4770      	bx	lr

0800c74c <_fini>:
 800c74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c74e:	bf00      	nop
 800c750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c752:	bc08      	pop	{r3}
 800c754:	469e      	mov	lr, r3
 800c756:	4770      	bx	lr
