<stg><name>get_result</name>


<trans_list>

<trans id="125" from="1" to="2">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="4">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:0  %CompleteRegister_m_c = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %CompleteRegister_m_cr_V_read)

]]></Node>
<StgValue><ssdm name="CompleteRegister_m_c"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:1  %p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 127)

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:2  %flipped_V = xor i128 %CompleteRegister_m_c, -1

]]></Node>
<StgValue><ssdm name="flipped_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %flipped_V, i32 64, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %p_Result_3 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %CompleteRegister_m_c, i32 64, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:7  %tmp_29 = call i64 @llvm.ctlz.i64(i64 %p_Result_3, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:8  %tmp_34 = icmp eq i64 %p_Result_3, 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="128">
<![CDATA[
_ifconv:9  %p_Result_s_22 = trunc i128 %flipped_V to i64

]]></Node>
<StgValue><ssdm name="p_Result_s_22"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="128">
<![CDATA[
_ifconv:15  %p_Result_2 = trunc i128 %CompleteRegister_m_c to i64

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:16  %tmp_27 = call i64 @llvm.ctlz.i64(i64 %p_Result_2, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:17  %tmp_39 = trunc i64 %tmp_27 to i8

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:18  %tmp_40 = trunc i64 %tmp_29 to i8

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:4  %tmp_32 = call i64 @llvm.ctlz.i64(i64 %p_Result_s, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:5  %tmp_33 = icmp eq i64 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:10  %tmp_s = call i64 @llvm.ctlz.i64(i64 %p_Result_s_22, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:11  %tmp = trunc i64 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:12  %tmp_36 = trunc i64 %tmp_32 to i8

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:19  %tmp_38 = add i8 %tmp_39, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:20  %leading_signs_V_1 = select i1 %tmp_34, i8 %tmp_38, i8 %tmp_40

]]></Node>
<StgValue><ssdm name="leading_signs_V_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %tmp_37 = add i8 %tmp, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:14  %leading_signs_V = select i1 %tmp_33, i8 %tmp_37, i8 %tmp_36

]]></Node>
<StgValue><ssdm name="leading_signs_V"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:21  %tmp_31 = icmp eq i8 %leading_signs_V_1, -128

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:22  %leading_signs_V_2 = select i1 %p_Repl2_2, i8 %leading_signs_V, i8 %leading_signs_V_1

]]></Node>
<StgValue><ssdm name="leading_signs_V_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="8">
<![CDATA[
_ifconv:23  %tmp_41 = trunc i8 %leading_signs_V_2 to i5

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:24  %tmp_35 = sub i5 0, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:26  %rhs_V_cast = zext i8 %leading_signs_V_2 to i9

]]></Node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:27  %addconv = sub i9 126, %rhs_V_cast

]]></Node>
<StgValue><ssdm name="addconv"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:28  %tmp_37_cast = sext i9 %addconv to i32

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:29  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %addconv, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:30  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %tmp_37_cast)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:33  %tmp_46_1 = icmp sgt i9 %addconv, 0

]]></Node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:34  %index_assign_1_1 = add i9 -1, %addconv

]]></Node>
<StgValue><ssdm name="index_assign_1_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:35  %index_assign_1_1_cas = sext i9 %index_assign_1_1 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_1_cas"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:36  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_1_cas)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:38  %r_V_2 = add i9 -2, %addconv

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:39  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_2, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:41  %index_assign_1_2_cas = sext i9 %r_V_2 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_2_cas"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:42  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_2_cas)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:44  %r_V_3 = add i9 -3, %addconv

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:45  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:47  %index_assign_1_3_cas = sext i9 %r_V_3 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_3_cas"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:48  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_3_cas)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:50  %r_V_4 = add i9 -4, %addconv

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:51  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:53  %index_assign_1_4_cas = sext i9 %r_V_4 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_4_cas"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:54  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_4_cas)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:56  %r_V_5 = add i9 -5, %addconv

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:57  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_5, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:59  %index_assign_1_5_cas = sext i9 %r_V_5 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_5_cas"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:60  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_5_cas)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:62  %r_V_6 = add i9 -6, %addconv

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:63  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:65  %index_assign_1_6_cas = sext i9 %r_V_6 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_6_cas"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:66  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_6_cas)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:68  %r_V_7 = add i9 -7, %addconv

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:69  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:71  %index_assign_1_7_cas = sext i9 %r_V_7 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_7_cas"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:72  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_7_cas)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:74  %r_V_8 = add i9 -8, %addconv

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:75  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_8, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:77  %index_assign_1_8_cas = sext i9 %r_V_8 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_8_cas"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:78  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_8_cas)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:80  %r_V_9 = add i9 -9, %addconv

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:81  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_9, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:83  %index_assign_1_9_cas = sext i9 %r_V_9 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_9_cas"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:84  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_9_cas)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:25  %exponent_V = xor i5 %tmp_35, -16

]]></Node>
<StgValue><ssdm name="exponent_V"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
_ifconv:31  %p_Result_4 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_43, i9 0)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:32  %p_0265_1 = select i1 %tmp_42, i10 0, i10 %p_Result_4

]]></Node>
<StgValue><ssdm name="p_0265_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %tmp_45 = and i1 %tmp_46_1, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %rev5 = xor i1 %tmp_46, true

]]></Node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %tmp_48 = and i1 %tmp_47, %rev5

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %rev8 = xor i1 %tmp_49, true

]]></Node>
<StgValue><ssdm name="rev8"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %tmp_52 = and i1 %tmp_51, %rev8

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %rev = xor i1 %tmp_53, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %tmp_55 = and i1 %tmp_54, %rev

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %rev1 = xor i1 %tmp_56, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %tmp_58 = and i1 %tmp_57, %rev1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %rev2 = xor i1 %tmp_64, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %tmp_59 = and i1 %tmp_65, %rev2

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %rev3 = xor i1 %tmp_66, true

]]></Node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %tmp_60 = and i1 %tmp_67, %rev3

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %rev4 = xor i1 %tmp_68, true

]]></Node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %tmp_61 = and i1 %tmp_69, %rev4

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:82  %rev6 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="rev6"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %tmp_62 = and i1 %tmp_71, %rev6

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ifconv:86  %tmp_63 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_45, i1 %tmp_48, i1 %tmp_52, i1 %tmp_55, i1 %tmp_58, i1 %tmp_59, i1 %tmp_60, i1 %tmp_61, i1 %tmp_62)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="p_Repl2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:87  %p_0265_1_9 = call i10 @_ssdm_op_PartSet.i10.i10.i9.i32.i32(i10 %p_0265_1, i9 %tmp_63, i32 0, i32 8)

]]></Node>
<StgValue><ssdm name="p_0265_1_9"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:88  %p_not = xor i1 %tmp_71, true

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:89  %tmp_50 = or i1 %tmp_70, %p_not

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:90  %p_not1 = xor i1 %tmp_69, true

]]></Node>
<StgValue><ssdm name="p_not1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %tmp_49_1 = or i1 %tmp_68, %p_not1

]]></Node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92  %p_not2 = xor i1 %tmp_67, true

]]></Node>
<StgValue><ssdm name="p_not2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %tmp_49_2 = or i1 %tmp_66, %p_not2

]]></Node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:94  %p_not3 = xor i1 %tmp_65, true

]]></Node>
<StgValue><ssdm name="p_not3"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:95  %tmp_49_3 = or i1 %tmp_64, %p_not3

]]></Node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:96  %p_not4 = xor i1 %tmp_57, true

]]></Node>
<StgValue><ssdm name="p_not4"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97  %tmp_49_4 = or i1 %tmp_56, %p_not4

]]></Node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:98  %p_not5 = xor i1 %tmp_54, true

]]></Node>
<StgValue><ssdm name="p_not5"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99  %tmp_49_5 = or i1 %tmp_53, %p_not5

]]></Node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %p_not6 = xor i1 %tmp_51, true

]]></Node>
<StgValue><ssdm name="p_not6"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %tmp_49_6 = or i1 %tmp_49, %p_not6

]]></Node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102  %p_not7 = xor i1 %tmp_47, true

]]></Node>
<StgValue><ssdm name="p_not7"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %tmp_49_7 = or i1 %tmp_46, %p_not7

]]></Node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104  %tmp_49_8 = xor i1 %tmp_45, true

]]></Node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
_ifconv:105  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_0265_1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106  %tmp_49_9 = xor i1 %tmp_72, true

]]></Node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="p_Repl2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ifconv:107  %p_Result_28_9 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_49_9, i1 %tmp_49_8, i1 %tmp_49_7, i1 %tmp_49_6, i1 %tmp_49_5, i1 %tmp_49_4, i1 %tmp_49_3, i1 %tmp_49_2, i1 %tmp_49_1, i1 %tmp_50)

]]></Node>
<StgValue><ssdm name="p_Result_28_9"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:108  %p_Repl2_s = select i1 %p_Repl2_2, i10 %p_Result_28_9, i10 %p_0265_1_9

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="5" op_3_bw="10">
<![CDATA[
_ifconv:109  %p_Result_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10(i1 %p_Repl2_2, i5 %exponent_V, i10 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:110  %sel_tmp = xor i1 %p_Repl2_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:111  %sel_tmp1 = and i1 %tmp_31, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:112  %agg_result_V = select i1 %sel_tmp1, i16 0, i16 %p_Result_5

]]></Node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16">
<![CDATA[
_ifconv:113  ret i16 %agg_result_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
