(pcb "F:\docs\kicad\serial-to-UPDI\serial to UPDI.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(6.0.7)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  164758 -125631  134758 -125631  134758 -95631  164758 -95631
            164758 -125631)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 457.2)
      (clearance 457.3)
      (clearance 457.3 (type default_smd))
      (clearance 114.3 (type smd_smd))
    )
  )
  (placement
    (component "fenil:PinHeader_1x05_P2.54mm_Vertical SPDT_f"
      (place SW1 149783.800000 -109326.600000 front 0.000000 (PN SW_SPDT))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J1 139776.200000 -99735.400000 front 0.000000 (PN Conn_01x03_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (place J3 159435.800000 -117271.800000 front 180.000000 (PN Conn_01x06_Female))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R1 145567.400000 -102722.600000 front 0.000000 (PN R_US))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical::1
      (place J2 139750.800000 -109626.400000 front 0.000000 (PN Conn_01x06_Female))
    )
  )
  (library
    (image "fenil:PinHeader_1x05_P2.54mm_Vertical SPDT_f"
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -11490  1330 -11490))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1330 -1270  1330 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 50  -1800 -11950  1800 -11950))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  1800 -11950  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 -11430  -1270 635))
      (outline (path signal 100  1270 -11430  -1270 -11430))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 1270  1270 -11430))
      (pin Oval[A]Pad_1700x1700_um 1 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 3 0 -7620)
      (pin Round[A]Pad_2200_um x 0 0)
      (pin Oval[A]Pad_2200x2200_um x@1 0 -10160)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  1270 1270  1270 -13970))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical::1
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_2200_um
      (shape (circle F.Cu 2200))
      (shape (circle B.Cu 2200))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(J1-Pad1)"
      (pins SW1-1 J1-1 R1-1)
    )
    (net /GND
      (pins J1-2 J3-5 J2-5)
    )
    (net /5V
      (pins J1-3 J3-4 J2-4)
    )
    (net "unconnected-(J2-Pad1)"
      (pins J2-1)
    )
    (net /TX
      (pins J3-3 R1-2 J2-3)
    )
    (net "unconnected-(J2-Pad6)"
      (pins J2-6)
    )
    (net "unconnected-(J3-Pad1)"
      (pins J3-1)
    )
    (net "unconnected-(J3-Pad6)"
      (pins J3-6)
    )
    (net "Net-(J2-Pad2)"
      (pins SW1-3 J2-2)
    )
    (net "Net-(J3-Pad2)"
      (pins SW1-2 J3-2)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 457.2)
        (clearance 457.3)
      )
    )
  )
  (wiring
  )
)
