-- 1-bit Half Adder
library ieee;
use ieee.std_logic_1164.all;

entity halfadder is
  port (
    A, B: in std_logic;
    Sum, Carry: out std_logic
  );
end entity 1bit_ha;

architecture Behavioral of halfadder is
begin
  Sum <= A xor B;    -- XOR operation for sum output
  Carry <= A and B;  -- AND operation for carry output
end architecture Behavioral;


