\hypertarget{struct_f_i_r_e_w_a_l_l___type_def}{}\doxysection{F\+I\+R\+E\+W\+A\+L\+L\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_i_r_e_w_a_l_l___type_def}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}


Firewall.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_afcf8761721f3debd6b7349f786a7f633}{C\+S\+SA}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a2c89da0cd6362ca351f8aea64462000d}{C\+SL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_ae1befdc49974a5a153256ab47791cc7b}{N\+V\+D\+S\+SA}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a3d47a88a32a7135456abf98d9b66ecfe}{N\+V\+D\+SL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_ae294d9d26e6662b6453eedd1671e755b}{V\+D\+S\+SA}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_aa6fda69974f14440b23deb42739fdd2b}{V\+D\+SL}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_ac4ac04e673b5b8320d53f7b0947db902}{R\+E\+S\+E\+R\+V\+E\+D1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\+E\+S\+E\+R\+V\+E\+D2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Firewall. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_f_i_r_e_w_a_l_l___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Configuration register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a2c89da0cd6362ca351f8aea64462000d}\label{struct_f_i_r_e_w_a_l_l___type_def_a2c89da0cd6362ca351f8aea64462000d}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!CSL@{CSL}}
\index{CSL@{CSL}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSL}{CSL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+SL}

Code Segment Length register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_afcf8761721f3debd6b7349f786a7f633}\label{struct_f_i_r_e_w_a_l_l___type_def_afcf8761721f3debd6b7349f786a7f633}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!CSSA@{CSSA}}
\index{CSSA@{CSSA}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSSA}{CSSA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+S\+SA}

Code Segment Start Address register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a3d47a88a32a7135456abf98d9b66ecfe}\label{struct_f_i_r_e_w_a_l_l___type_def_a3d47a88a32a7135456abf98d9b66ecfe}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!NVDSL@{NVDSL}}
\index{NVDSL@{NVDSL}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{NVDSL}{NVDSL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t N\+V\+D\+SL}

N\+ON volatile data Segment Length register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_ae1befdc49974a5a153256ab47791cc7b}\label{struct_f_i_r_e_w_a_l_l___type_def_ae1befdc49974a5a153256ab47791cc7b}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!NVDSSA@{NVDSSA}}
\index{NVDSSA@{NVDSSA}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{NVDSSA}{NVDSSA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t N\+V\+D\+S\+SA}

N\+ON volatile data Segment Start Address register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_f_i_r_e_w_a_l_l___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved1, Address offset\+: 0x18 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_f_i_r_e_w_a_l_l___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved2, Address offset\+: 0x1C \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_aa6fda69974f14440b23deb42739fdd2b}\label{struct_f_i_r_e_w_a_l_l___type_def_aa6fda69974f14440b23deb42739fdd2b}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!VDSL@{VDSL}}
\index{VDSL@{VDSL}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VDSL}{VDSL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t V\+D\+SL}

Volatile data Segment Length register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_ae294d9d26e6662b6453eedd1671e755b}\label{struct_f_i_r_e_w_a_l_l___type_def_ae294d9d26e6662b6453eedd1671e755b}} 
\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!VDSSA@{VDSSA}}
\index{VDSSA@{VDSSA}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VDSSA}{VDSSA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t V\+D\+S\+SA}

Volatile data Segment Start Address register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
