#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 16 16:21:58 2019
# Process ID: 5951
# Current directory: /home/user/Documents/embedded-final-project/project-code/guitar_tone
# Command line: vivado
# Log file: /home/user/Documents/embedded-final-project/project-code/guitar_tone/vivado.log
# Journal file: /home/user/Documents/embedded-final-project/project-code/guitar_tone/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/nco_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/audio_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/lms_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6189.855 ; gain = 96.879 ; free physical = 10669 ; free virtual = 28913
update_compile_order -fileset sources_1
open_bd_design {/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip_design.bd}
Adding cell -- xilinx.com:hls:nco:1.0 - nco_0
Adding cell -- ac.uk:user:lms_pcore:1.0 - lms_pcore_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:xilinx:zybo_audio_ctrl:1.0 - zybo_audio_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ip_design> from BD file </home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip_design.bd>
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Dec 16 16:23:20 2019] Launched synth_1...
Run output will be captured here: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Dec 16 16:25:39 2019] Launched impl_1...
Run output will be captured here: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 6993.836 ; gain = 1.000 ; free physical = 9881 ; free virtual = 28194
Restored from archive | CPU: 0.330000 secs | Memory: 9.343964 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 6993.836 ; gain = 1.000 ; free physical = 9881 ; free virtual = 28194
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 7177.371 ; gain = 685.066 ; free physical = 9778 ; free virtual = 28095
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 7177.371 ; gain = 0.000 ; free physical = 9721 ; free virtual = 28039
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip_design.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: ip_design_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7177.371 ; gain = 0.000 ; free physical = 9786 ; free virtual = 28104
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ip_design_wrapper' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd:51]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/usr/local/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'GPIO_0_tri_iobuf_0' of component 'IOBUF' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd:113]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/usr/local/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/usr/local/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/usr/local/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'IIC_0_0_scl_iobuf' of component 'IOBUF' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/usr/local/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'IIC_0_0_sda_iobuf' of component 'IOBUF' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd:127]
INFO: [Synth 8-3491] module 'ip_design' declared at '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:1788' bound to instance 'ip_design_i' of component 'ip_design' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd:134]
INFO: [Synth 8-638] synthesizing module 'ip_design' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:1835]
INFO: [Synth 8-3491] module 'ip_design_axi_gpio_0_0' declared at '/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'ip_design_axi_gpio_0_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:2292]
INFO: [Synth 8-638] synthesizing module 'ip_design_axi_gpio_0_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'ip_design_axi_gpio_1_0' declared at '/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'ip_design_axi_gpio_1_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:2317]
INFO: [Synth 8-638] synthesizing module 'ip_design_axi_gpio_1_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_axi_gpio_1_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'ip_design_lms_pcore_0_0' declared at '/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_lms_pcore_0_0_stub.vhdl:5' bound to instance 'lms_pcore_0' of component 'ip_design_lms_pcore_0_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'ip_design_lms_pcore_0_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_lms_pcore_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'ip_design_nco_0_0' declared at '/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_nco_0_0_stub.vhdl:5' bound to instance 'nco_0' of component 'ip_design_nco_0_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:2365]
INFO: [Synth 8-638] synthesizing module 'ip_design_nco_0_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_nco_0_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'ip_design_processing_system7_0_0' declared at '/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'ip_design_processing_system7_0_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:2387]
INFO: [Synth 8-638] synthesizing module 'ip_design_processing_system7_0_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_processing_system7_0_0_stub.vhdl:91]
INFO: [Synth 8-638] synthesizing module 'ip_design_ps7_0_axi_periph_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:977]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_XB6WOP' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_XB6WOP' (2#1) [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1CTDBQ9' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1CTDBQ9' (3#1) [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_3J4E14' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_3J4E14' (4#1) [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1OV3LN4' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1OV3LN4' (5#1) [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_14CCC2J' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_14CCC2J' (6#1) [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:461]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1Q6ZP2D' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:585]
INFO: [Synth 8-3491] module 'ip_design_auto_pc_0' declared at '/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'ip_design_auto_pc_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:768]
INFO: [Synth 8-638] synthesizing module 'ip_design_auto_pc_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1Q6ZP2D' (7#1) [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:585]
INFO: [Synth 8-3491] module 'ip_design_xbar_0' declared at '/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'ip_design_xbar_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'ip_design_xbar_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'ip_design_ps7_0_axi_periph_0' (8#1) [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:977]
INFO: [Synth 8-3491] module 'ip_design_rst_ps7_0_100M_0' declared at '/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'ip_design_rst_ps7_0_100M_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:2610]
INFO: [Synth 8-638] synthesizing module 'ip_design_rst_ps7_0_100M_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ip_design_zybo_audio_ctrl_0_0' declared at '/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_zybo_audio_ctrl_0_0_stub.vhdl:5' bound to instance 'zybo_audio_ctrl_0' of component 'ip_design_zybo_audio_ctrl_0_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:2623]
INFO: [Synth 8-638] synthesizing module 'ip_design_zybo_audio_ctrl_0_0' [/home/user/Documents/embedded-final-project/project-code/guitar_tone/.Xil/Vivado-5951-ece33/realtime/ip_design_zybo_audio_ctrl_0_0_stub.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'ip_design' (9#1) [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd:1835]
INFO: [Synth 8-256] done synthesizing module 'ip_design_wrapper' (10#1) [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd:51]
WARNING: [Synth 8-3331] design s00_couplers_imp_1Q6ZP2D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1Q6ZP2D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_14CCC2J has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_14CCC2J has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_14CCC2J has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_14CCC2J has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1OV3LN4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1OV3LN4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1OV3LN4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1OV3LN4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_3J4E14 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_3J4E14 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_3J4E14 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_3J4E14 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1CTDBQ9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1CTDBQ9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1CTDBQ9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1CTDBQ9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_XB6WOP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_XB6WOP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_XB6WOP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_XB6WOP has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7177.371 ; gain = 0.000 ; free physical = 9797 ; free virtual = 28115
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7177.371 ; gain = 0.000 ; free physical = 9799 ; free virtual = 28117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7177.371 ; gain = 0.000 ; free physical = 9799 ; free virtual = 28117
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.dcp' for cell 'ip_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.dcp' for cell 'ip_design_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_lms_pcore_0_0/ip_design_lms_pcore_0_0.dcp' for cell 'ip_design_i/lms_pcore_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_nco_0_0/ip_design_nco_0_0.dcp' for cell 'ip_design_i/nco_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.dcp' for cell 'ip_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.dcp' for cell 'ip_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_zybo_audio_ctrl_0_0/ip_design_zybo_audio_ctrl_0_0.dcp' for cell 'ip_design_i/zybo_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_xbar_0/ip_design_xbar_0.dcp' for cell 'ip_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_auto_pc_0/ip_design_auto_pc_0.dcp' for cell 'ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 13 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ip_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ip_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/ssd.xdc]
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/ssd.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7293.660 ; gain = 116.289 ; free physical = 9674 ; free virtual = 27992
60 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7293.660 ; gain = 116.289 ; free physical = 9674 ; free virtual = 27992
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.dcp' for cell 'ip_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.dcp' for cell 'ip_design_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_lms_pcore_0_0/ip_design_lms_pcore_0_0.dcp' for cell 'ip_design_i/lms_pcore_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_nco_0_0/ip_design_nco_0_0.dcp' for cell 'ip_design_i/nco_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.dcp' for cell 'ip_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.dcp' for cell 'ip_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_zybo_audio_ctrl_0_0/ip_design_zybo_audio_ctrl_0_0.dcp' for cell 'ip_design_i/zybo_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_xbar_0/ip_design_xbar_0.dcp' for cell 'ip_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_auto_pc_0/ip_design_auto_pc_0.dcp' for cell 'ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/ssd.xdc]
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/ssd.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
