<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>ahbmaster_testbench</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./ahbmaster_testbench.sdb</name><userFileType>SDB</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="1"><name>../../Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.cxf</name><userFileType>CXF</userFileType></file><file fileid="2"><name>../../Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="3"><name>./ahbmaster_testbench.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>OTHER</name></view></views></hwModel><category>SmartCoreDesignTestBench</category><function>SmartDesignTestBench</function><variation>SmartDesignTestBench</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesignTestBench</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="Simulation" id_name="CLK_GEN" id_vendor="Actel" id_version="1.0.1" module_class="SpiritModule" name="CLK_GEN" state="GOOD" type="3"/><module id_library="Simulation" id_name="RESET_GEN" id_vendor="Actel" id_version="1.0.1" module_class="SpiritModule" name="RESET_GEN" state="GOOD" type="3"/><module file="hdl\AHBMASTER_FIC.v" id_library="Private" id_name="AHBMASTER_FIC" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="AHBMASTER_FIC" state="GOOD" type="4"/></dependentModules></vendorExtensions><model><signals><signal><name>ahb_busy</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HWRITE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ram_init_done</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HSIZE</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HBURST</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HWDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HTRANS</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HADDR</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HPROT</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESP_err</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>