verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/tdc_rom_17.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/spi_slave_12.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/serial_tx_14.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/serial_tx2_15.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/serial_rx_13.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/FIFO_16.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/cclk_detector_11.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/tdc_spi_master_6.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/tdc_control_5.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/my_clk_9.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/my_clk_10.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/mems_spi_8.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/mems_rom_4.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/mems_control_7.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/main_control_2.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/fifo_manager_3.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/avr_interface_1.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_16_100x10/work/planAhead/FEB_16_100x10/FEB_16_100x10.srcs/sources_1/imports/verilog/mojo_top_0.v"
