

================================================================
== Vivado HLS Report for 'TopAdder_addoperator_float'
================================================================
* Date:           Sat May 21 15:26:55 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        complexAdder
* Solution:       Optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     10|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     410|    780|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     135|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     545|    790|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0  |TopAdder_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1  |TopAdder_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|      4|  410|  780|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_176_p2  |     +    |      0|  0|   2|           5|           5|
    |tmp_4_fu_182_p2  |     +    |      0|  0|   2|           5|           5|
    |tmp_6_fu_213_p2  |     +    |      0|  0|   2|           5|           5|
    |tmp_7_fu_219_p2  |     +    |      0|  0|   2|           5|           5|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  10|          20|          20|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6    |   1|   0|    1|          0|
    |p_x_M_imag_load_reg_267  |  32|   0|   32|          0|
    |p_x_M_real_load_reg_262  |  32|   0|   32|          0|
    |p_y_M_imag_load_reg_277  |  32|   0|   32|          0|
    |p_y_M_real_load_reg_272  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 135|   0|  135|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_start             |  in |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_done              | out |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_idle              | out |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_ready             | out |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_ce                |  in |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_return_0          | out |   32| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_return_1          | out |   32| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|p_x_M_real_address0  | out |    4|  ap_memory |         p_x_M_real        |     array    |
|p_x_M_real_ce0       | out |    1|  ap_memory |         p_x_M_real        |     array    |
|p_x_M_real_q0        |  in |   32|  ap_memory |         p_x_M_real        |     array    |
|tmp                  |  in |    2|   ap_none  |            tmp            |    scalar    |
|tmp_3                |  in |    4|   ap_none  |           tmp_3           |    scalar    |
|p_x_M_imag_address0  | out |    4|  ap_memory |         p_x_M_imag        |     array    |
|p_x_M_imag_ce0       | out |    1|  ap_memory |         p_x_M_imag        |     array    |
|p_x_M_imag_q0        |  in |   32|  ap_memory |         p_x_M_imag        |     array    |
|tmp1                 |  in |    2|   ap_none  |            tmp1           |    scalar    |
|tmp_32               |  in |    4|   ap_none  |           tmp_32          |    scalar    |
|p_y_M_real_address0  | out |    2|  ap_memory |         p_y_M_real        |     array    |
|p_y_M_real_ce0       | out |    1|  ap_memory |         p_y_M_real        |     array    |
|p_y_M_real_q0        |  in |   32|  ap_memory |         p_y_M_real        |     array    |
|tmp3                 |  in |    2|   ap_none  |            tmp3           |    scalar    |
|p_y_M_imag_address0  | out |    2|  ap_memory |         p_y_M_imag        |     array    |
|p_y_M_imag_ce0       | out |    1|  ap_memory |         p_y_M_imag        |     array    |
|p_y_M_imag_q0        |  in |   32|  ap_memory |         p_y_M_imag        |     array    |
|tmp4                 |  in |    2|   ap_none  |            tmp4           |    scalar    |
+---------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 6.29ns
ST_1: tmp4_read [1/1] 1.28ns
:4  %tmp4_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %tmp4)

ST_1: tmp3_read [1/1] 1.28ns
:5  %tmp3_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %tmp3)

ST_1: tmp_32_read [1/1] 1.28ns
:6  %tmp_32_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_32)

ST_1: tmp1_read [1/1] 1.28ns
:7  %tmp1_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %tmp1)

ST_1: tmp_3_read [1/1] 1.28ns
:8  %tmp_3_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_3)

ST_1: tmp_read [1/1] 1.28ns
:9  %tmp_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %tmp)

ST_1: tmp4_cast [1/1] 0.00ns
:10  %tmp4_cast = zext i2 %tmp4_read to i64

ST_1: tmp3_cast [1/1] 0.00ns
:11  %tmp3_cast = zext i2 %tmp3_read to i64

ST_1: tmp_32_cast_cast [1/1] 0.00ns
:12  %tmp_32_cast_cast = zext i4 %tmp_32_read to i5

ST_1: tmp1_cast_cast [1/1] 0.00ns
:13  %tmp1_cast_cast = zext i2 %tmp1_read to i5

ST_1: tmp_1 [1/1] 0.00ns
:14  %tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp1_read, i2 0)

ST_1: p_shl1_cast [1/1] 0.00ns
:15  %p_shl1_cast = zext i4 %tmp_1 to i5

ST_1: tmp_2 [1/1] 1.31ns
:16  %tmp_2 = add i5 %tmp1_cast_cast, %p_shl1_cast

ST_1: tmp_4 [1/1] 1.31ns
:17  %tmp_4 = add i5 %tmp_2, %tmp_32_cast_cast

ST_1: tmp_4_cast [1/1] 0.00ns
:18  %tmp_4_cast = zext i5 %tmp_4 to i64

ST_1: p_x_M_imag_addr [1/1] 0.00ns
:19  %p_x_M_imag_addr = getelementptr [15 x float]* %p_x_M_imag, i64 0, i64 %tmp_4_cast

ST_1: tmp_3_cast_cast [1/1] 0.00ns
:20  %tmp_3_cast_cast = zext i4 %tmp_3_read to i5

ST_1: tmp_cast_cast [1/1] 0.00ns
:21  %tmp_cast_cast = zext i2 %tmp_read to i5

ST_1: tmp_5 [1/1] 0.00ns
:22  %tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_read, i2 0)

ST_1: p_shl_cast [1/1] 0.00ns
:23  %p_shl_cast = zext i4 %tmp_5 to i5

ST_1: tmp_6 [1/1] 1.31ns
:24  %tmp_6 = add i5 %tmp_cast_cast, %p_shl_cast

ST_1: tmp_7 [1/1] 1.31ns
:25  %tmp_7 = add i5 %tmp_6, %tmp_3_cast_cast

ST_1: tmp_7_cast [1/1] 0.00ns
:26  %tmp_7_cast = zext i5 %tmp_7 to i64

ST_1: p_x_M_real_addr [1/1] 0.00ns
:27  %p_x_M_real_addr = getelementptr [15 x float]* %p_x_M_real, i64 0, i64 %tmp_7_cast

ST_1: p_y_M_imag_addr [1/1] 0.00ns
:28  %p_y_M_imag_addr = getelementptr [3 x float]* %p_y_M_imag, i64 0, i64 %tmp4_cast

ST_1: p_y_M_real_addr [1/1] 0.00ns
:29  %p_y_M_real_addr = getelementptr [3 x float]* %p_y_M_real, i64 0, i64 %tmp3_cast

ST_1: p_x_M_real_load [2/2] 2.39ns
:32  %p_x_M_real_load = load float* %p_x_M_real_addr, align 4

ST_1: p_x_M_imag_load [2/2] 2.39ns
:33  %p_x_M_imag_load = load float* %p_x_M_imag_addr, align 4

ST_1: p_y_M_real_load [2/2] 2.39ns
:34  %p_y_M_real_load = load float* %p_y_M_real_addr, align 4

ST_1: p_y_M_imag_load [2/2] 2.39ns
:36  %p_y_M_imag_load = load float* %p_y_M_imag_addr, align 4


 <State 2>: 2.39ns
ST_2: p_x_M_real_load [1/2] 2.39ns
:32  %p_x_M_real_load = load float* %p_x_M_real_addr, align 4

ST_2: p_x_M_imag_load [1/2] 2.39ns
:33  %p_x_M_imag_load = load float* %p_x_M_imag_addr, align 4

ST_2: p_y_M_real_load [1/2] 2.39ns
:34  %p_y_M_real_load = load float* %p_y_M_real_addr, align 4

ST_2: p_y_M_imag_load [1/2] 2.39ns
:36  %p_y_M_imag_load = load float* %p_y_M_imag_addr, align 4


 <State 3>: 7.26ns
ST_3: p_r_M_real [5/5] 7.26ns
:35  %p_r_M_real = fadd float %p_x_M_real_load, %p_y_M_real_load

ST_3: p_r_M_imag [5/5] 7.26ns
:37  %p_r_M_imag = fadd float %p_x_M_imag_load, %p_y_M_imag_load


 <State 4>: 7.26ns
ST_4: p_r_M_real [4/5] 7.26ns
:35  %p_r_M_real = fadd float %p_x_M_real_load, %p_y_M_real_load

ST_4: p_r_M_imag [4/5] 7.26ns
:37  %p_r_M_imag = fadd float %p_x_M_imag_load, %p_y_M_imag_load


 <State 5>: 7.26ns
ST_5: p_r_M_real [3/5] 7.26ns
:35  %p_r_M_real = fadd float %p_x_M_real_load, %p_y_M_real_load

ST_5: p_r_M_imag [3/5] 7.26ns
:37  %p_r_M_imag = fadd float %p_x_M_imag_load, %p_y_M_imag_load


 <State 6>: 7.26ns
ST_6: p_r_M_real [2/5] 7.26ns
:35  %p_r_M_real = fadd float %p_x_M_real_load, %p_y_M_real_load

ST_6: p_r_M_imag [2/5] 7.26ns
:37  %p_r_M_imag = fadd float %p_x_M_imag_load, %p_y_M_imag_load


 <State 7>: 7.26ns
ST_7: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([3 x float]* %p_y_M_imag, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)

ST_7: empty_2 [1/1] 0.00ns
:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x float]* %p_y_M_real, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_7: empty_3 [1/1] 0.00ns
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([15 x float]* %p_x_M_imag, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)

ST_7: empty_4 [1/1] 0.00ns
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([15 x float]* %p_x_M_real, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)

ST_7: stg_54 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecInterface([15 x float]* %p_x_M_real, [15 x float]* %p_x_M_imag, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: stg_55 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface([3 x float]* %p_y_M_real, [3 x float]* %p_y_M_imag, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: p_r_M_real [1/5] 7.26ns
:35  %p_r_M_real = fadd float %p_x_M_real_load, %p_y_M_real_load

ST_7: p_r_M_imag [1/5] 7.26ns
:37  %p_r_M_imag = fadd float %p_x_M_imag_load, %p_y_M_imag_load

ST_7: mrv [1/1] 0.00ns
:38  %mrv = insertvalue { float, float } undef, float %p_r_M_real, 0

ST_7: mrv_1 [1/1] 0.00ns
:39  %mrv_1 = insertvalue { float, float } %mrv, float %p_r_M_imag, 1

ST_7: stg_60 [1/1] 0.00ns
:40  ret { float, float } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_x_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x72bb03a8f0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x72bb03a350; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x72bb03bc10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_x_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x72bb03a500; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x72bb03c000; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x72bb03a6b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_y_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x72bb03c240; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x72bb03a7d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_y_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x72bb03aaa0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x72bb03b0d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp4_read        (read          ) [ 00000000]
tmp3_read        (read          ) [ 00000000]
tmp_32_read      (read          ) [ 00000000]
tmp1_read        (read          ) [ 00000000]
tmp_3_read       (read          ) [ 00000000]
tmp_read         (read          ) [ 00000000]
tmp4_cast        (zext          ) [ 00000000]
tmp3_cast        (zext          ) [ 00000000]
tmp_32_cast_cast (zext          ) [ 00000000]
tmp1_cast_cast   (zext          ) [ 00000000]
tmp_1            (bitconcatenate) [ 00000000]
p_shl1_cast      (zext          ) [ 00000000]
tmp_2            (add           ) [ 00000000]
tmp_4            (add           ) [ 00000000]
tmp_4_cast       (zext          ) [ 00000000]
p_x_M_imag_addr  (getelementptr ) [ 01100000]
tmp_3_cast_cast  (zext          ) [ 00000000]
tmp_cast_cast    (zext          ) [ 00000000]
tmp_5            (bitconcatenate) [ 00000000]
p_shl_cast       (zext          ) [ 00000000]
tmp_6            (add           ) [ 00000000]
tmp_7            (add           ) [ 00000000]
tmp_7_cast       (zext          ) [ 00000000]
p_x_M_real_addr  (getelementptr ) [ 01100000]
p_y_M_imag_addr  (getelementptr ) [ 01100000]
p_y_M_real_addr  (getelementptr ) [ 01100000]
p_x_M_real_load  (load          ) [ 01011111]
p_x_M_imag_load  (load          ) [ 01011111]
p_y_M_real_load  (load          ) [ 01011111]
p_y_M_imag_load  (load          ) [ 01011111]
empty            (specmemcore   ) [ 00000000]
empty_2          (specmemcore   ) [ 00000000]
empty_3          (specmemcore   ) [ 00000000]
empty_4          (specmemcore   ) [ 00000000]
stg_54           (specinterface ) [ 00000000]
stg_55           (specinterface ) [ 00000000]
p_r_M_real       (fadd          ) [ 00000000]
p_r_M_imag       (fadd          ) [ 00000000]
mrv              (insertvalue   ) [ 00000000]
mrv_1            (insertvalue   ) [ 00000000]
stg_60           (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_x_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_x_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_x_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_x_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_32">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_y_M_real">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_y_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_y_M_imag">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_y_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp4_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="2" slack="0"/>
<pin id="56" dir="0" index="1" bw="2" slack="0"/>
<pin id="57" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp4_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp3_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2" slack="0"/>
<pin id="62" dir="0" index="1" bw="2" slack="0"/>
<pin id="63" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp3_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_32_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_32_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_3_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="2" slack="0"/>
<pin id="87" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_x_M_imag_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_imag_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_x_M_real_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_real_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_y_M_imag_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_y_M_imag_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_y_M_real_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="2" slack="0"/>
<pin id="115" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_y_M_real_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_x_M_real_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_x_M_imag_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_y_M_real_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_y_M_imag_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_real/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_imag/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp4_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp3_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_32_cast_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp1_cast_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_shl1_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_4_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_3_cast_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast_cast/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_cast_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_5_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_shl_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_6_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_7_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_7_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mrv_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mrv_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_x_M_imag_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_imag_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="p_x_M_real_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="1"/>
<pin id="249" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_real_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="p_y_M_imag_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="1"/>
<pin id="254" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_imag_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="p_y_M_real_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="1"/>
<pin id="259" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_real_addr "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_x_M_real_load_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_real_load "/>
</bind>
</comp>

<comp id="267" class="1005" name="p_x_M_imag_load_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_imag_load "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_y_M_real_load_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_real_load "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_y_M_imag_load_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_imag_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="97" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="90" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="111" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="104" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="149"><net_src comp="54" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="154"><net_src comp="60" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="159"><net_src comp="66" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="72" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="72" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="160" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="156" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="196"><net_src comp="78" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="84" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="84" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="197" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="193" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="138" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="142" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="90" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="250"><net_src comp="97" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="255"><net_src comp="104" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="260"><net_src comp="111" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="265"><net_src comp="118" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="270"><net_src comp="123" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="275"><net_src comp="128" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="280"><net_src comp="133" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_x_M_real | {}
	Port: tmp | {}
	Port: p_x_M_imag | {}
	Port: tmp1 | {}
	Port: p_y_M_real | {}
	Port: tmp3 | {}
	Port: p_y_M_imag | {}
	Port: tmp4 | {}
  - Chain level:
	State 1
		p_shl1_cast : 1
		tmp_2 : 2
		tmp_4 : 3
		tmp_4_cast : 4
		p_x_M_imag_addr : 5
		p_shl_cast : 1
		tmp_6 : 2
		tmp_7 : 3
		tmp_7_cast : 4
		p_x_M_real_addr : 5
		p_y_M_imag_addr : 1
		p_y_M_real_addr : 1
		p_x_M_real_load : 6
		p_x_M_imag_load : 6
		p_y_M_real_load : 2
		p_y_M_imag_load : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		mrv : 1
		mrv_1 : 2
		stg_60 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_138       |    2    |   205   |   390   |
|          |        grp_fu_142       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_2_fu_176      |    0    |    0    |   2.5   |
|    add   |       tmp_4_fu_182      |    0    |    0    |   2.5   |
|          |       tmp_6_fu_213      |    0    |    0    |   2.5   |
|          |       tmp_7_fu_219      |    0    |    0    |   2.5   |
|----------|-------------------------|---------|---------|---------|
|          |   tmp4_read_read_fu_54  |    0    |    0    |    0    |
|          |   tmp3_read_read_fu_60  |    0    |    0    |    0    |
|   read   |  tmp_32_read_read_fu_66 |    0    |    0    |    0    |
|          |   tmp1_read_read_fu_72  |    0    |    0    |    0    |
|          |  tmp_3_read_read_fu_78  |    0    |    0    |    0    |
|          |   tmp_read_read_fu_84   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     tmp4_cast_fu_146    |    0    |    0    |    0    |
|          |     tmp3_cast_fu_151    |    0    |    0    |    0    |
|          | tmp_32_cast_cast_fu_156 |    0    |    0    |    0    |
|          |  tmp1_cast_cast_fu_160  |    0    |    0    |    0    |
|   zext   |    p_shl1_cast_fu_172   |    0    |    0    |    0    |
|          |    tmp_4_cast_fu_188    |    0    |    0    |    0    |
|          |  tmp_3_cast_cast_fu_193 |    0    |    0    |    0    |
|          |   tmp_cast_cast_fu_197  |    0    |    0    |    0    |
|          |    p_shl_cast_fu_209    |    0    |    0    |    0    |
|          |    tmp_7_cast_fu_225    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_1_fu_164      |    0    |    0    |    0    |
|          |       tmp_5_fu_201      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|insertvalue|        mrv_fu_230       |    0    |    0    |    0    |
|          |       mrv_1_fu_236      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |   410   |   790   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|p_x_M_imag_addr_reg_242|    4   |
|p_x_M_imag_load_reg_267|   32   |
|p_x_M_real_addr_reg_247|    4   |
|p_x_M_real_load_reg_262|   32   |
|p_y_M_imag_addr_reg_252|    2   |
|p_y_M_imag_load_reg_277|   32   |
|p_y_M_real_addr_reg_257|    2   |
|p_y_M_real_load_reg_272|   32   |
+-----------------------+--------+
|         Total         |   140  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_123 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_128 |  p0  |   2  |   2  |    4   ||    2    |
| grp_access_fu_133 |  p0  |   2  |   2  |    4   ||    2    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  6.284  ||    12   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   410  |   790  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   12   |
|  Register |    -   |    -   |   140  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   550  |   802  |
+-----------+--------+--------+--------+--------+
