// Seed: 1906970652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_9 :
  assert property (@(posedge 1) 1)
  else assign id_3 = 1;
endmodule
module module_1 ();
  always #1 begin
    #1 id_1 <= #1 id_1;
  end
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  assign id_2 = id_2;
endmodule
