{"Source Block": ["hdl/library/axi_adaq8092/axi_adaq8092.v@148:170@HdlStmProcess", "  assign up_rstn = s_axi_aresetn;\n  assign adc_valid = 1'b1;\n \n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_status_or <= 'd0;\n      up_rdata <= 'd0;\n      up_rack <= 'd0;\n      up_wack <= 'd0;\n    end else begin\n      up_status_or <= up_status_or_s[0] | up_status_or_s[1];\n      up_rdata <= up_rdata_s[0] | up_rdata_s[1] | up_rdata_s[2] | up_rdata_s[3];\n      up_rack <=   up_rack_s[0] | up_rack_s[1]  | up_rack_s[2]  | up_rack_s[3];\n      up_wack <=   up_wack_s[0] | up_wack_s[1]  | up_wack_s[2]  | up_wack_s[3]; \n    end\n  end\n\n  // ADC channel 1  \n\n  axi_adaq8092_channel #(\n    .CHANNEL_ID(0),\n"], "Clone Blocks": [["hdl/library/axi_ltc2387/axi_ltc2387.v@139:159", "  assign up_rstn = s_axi_aresetn;\n  assign adc_clk = ref_clk;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rdata <= 32'd0;\n      up_rack <= 1'd0;\n      up_wack <= 1'd0;\n    end else begin\n      up_rdata <= up_rdata_s[0] | up_rdata_s[1] | up_rdata_s[2];\n      up_rack <= up_rack_s[0] | up_rack_s[1] | up_rack_s[2];\n      up_wack <= up_wack_s[0] | up_wack_s[1] | up_wack_s[2];\n    end\n  end\n\n  // main (device interface)\n\n  axi_ltc2387_if #(\n    .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@149:169", "  assign up_rstn = s_axi_aresetn;\n  assign adc_valid = 1'b1;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rdata <= 32'd0;\n      up_rack <= 1'd0;\n      up_wack <= 1'd0;\n    end else begin\n      up_rdata <= up_rdata_s[0] | up_rdata_s[1] | up_rdata_s[2] | up_rdata_s[3];\n      up_rack <= up_rack_s[0] | up_rack_s[1] | up_rack_s[2] | up_rack_s[3];\n      up_wack <= up_wack_s[0] | up_wack_s[1] | up_wack_s[2] | up_wack_s[3];\n    end\n  end\n\n  // device interface instance\n\n  axi_ad9684_if #(\n    .FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@131:151", "  assign up_rstn = s_axi_aresetn;\n  assign adc_valid = 1'b1;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rdata <= 32'd0;\n      up_rack <= 1'd0;\n      up_wack <= 1'd0;\n    end else begin\n      up_rdata <= up_rdata_s[0] | up_rdata_s[1] | up_rdata_s[2];\n      up_rack <= up_rack_s[0] | up_rack_s[1] | up_rack_s[2];\n      up_wack <= up_wack_s[0] | up_wack_s[1] | up_wack_s[2];\n    end\n  end\n\n  // main (device interface)\n\n  axi_ad9467_if #(\n    .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@133:159", "  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_status_pn_err <= 'd0;\n      up_status_pn_oos <= 'd0;\n      up_status_or <= 'd0;\n      up_rdata <= 'd0;\n      up_rack <= 'd0;\n      up_wack <= 'd0;\n    end else begin\n      up_status_pn_err <= up_status_pn_err_s;\n      up_status_pn_oos <= up_status_pn_oos_s;\n      up_status_or <= up_status_or_s;\n      up_rdata <= up_rdata_s[0] | up_rdata_s[1] | up_rdata_s[2];\n      up_rack <= up_rack_s[0] | up_rack_s[1] | up_rack_s[2];\n      up_wack <= up_wack_s[0] | up_wack_s[1] | up_wack_s[2];\n    end\n  end\n\n  // channel\n\n  axi_ad9265_channel #(\n    .CHANNEL_ID(0),\n"]], "Diff Content": {"Delete": [[162, "      up_rack <=   up_rack_s[0] | up_rack_s[1]  | up_rack_s[2]  | up_rack_s[3];\n"], [163, "      up_wack <=   up_wack_s[0] | up_wack_s[1]  | up_wack_s[2]  | up_wack_s[3]; \n"]], "Add": [[163, "      up_rack  <=  up_rack_s[0] | up_rack_s[1]  | up_rack_s[2]  | up_rack_s[3];\n"], [163, "      up_wack  <=  up_wack_s[0] | up_wack_s[1]  | up_wack_s[2]  | up_wack_s[3];\n"]]}}