
i2c test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00000206  0000027a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000206  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000280  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000002b0  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000078  00000000  00000000  000002f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000a05  00000000  00000000  00000368  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000007bf  00000000  00000000  00000d6d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000046b  00000000  00000000  0000152c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000fc  00000000  00000000  00001998  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000440  00000000  00000000  00001a94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003bb  00000000  00000000  00001ed4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000058  00000000  00000000  0000228f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   8:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  10:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  14:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  18:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  1c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  20:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  24:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  28:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  2c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  30:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  34:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  38:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  3c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  40:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  44:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  48:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  50:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  54:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  58:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  5c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  60:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  64:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e6 e0       	ldi	r30, 0x06	; 6
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a6 30       	cpi	r26, 0x06	; 6
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>
  8a:	0e 94 f5 00 	call	0x1ea	; 0x1ea <main>
  8e:	0c 94 01 01 	jmp	0x202	; 0x202 <_exit>

00000092 <__bad_interrupt>:
  92:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000096 <tw_start>:
	uint8_t data = TWDR;
#if DEBUG_LOG
	printf(BG "Read data byte: 0x%02X\n" RESET, data);
#endif
	return data;
}
  96:	84 ea       	ldi	r24, 0xA4	; 164
  98:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
  9c:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
  a0:	88 23       	and	r24, r24
  a2:	e4 f7       	brge	.-8      	; 0x9c <tw_start+0x6>
  a4:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
  a8:	88 7f       	andi	r24, 0xF8	; 248
  aa:	88 30       	cpi	r24, 0x08	; 8
  ac:	51 f0       	breq	.+20     	; 0xc2 <tw_start+0x2c>
  ae:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
  b2:	88 7f       	andi	r24, 0xF8	; 248
  b4:	80 31       	cpi	r24, 0x10	; 16
  b6:	41 f0       	breq	.+16     	; 0xc8 <tw_start+0x32>
  b8:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
  bc:	88 7f       	andi	r24, 0xF8	; 248
  be:	90 e0       	ldi	r25, 0x00	; 0
  c0:	08 95       	ret
  c2:	80 e0       	ldi	r24, 0x00	; 0
  c4:	90 e0       	ldi	r25, 0x00	; 0
  c6:	08 95       	ret
  c8:	80 e0       	ldi	r24, 0x00	; 0
  ca:	90 e0       	ldi	r25, 0x00	; 0
  cc:	08 95       	ret

000000ce <tw_stop>:
  ce:	84 e9       	ldi	r24, 0x94	; 148
  d0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
  d4:	08 95       	ret

000000d6 <tw_write_sla>:
  d6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
  da:	84 e8       	ldi	r24, 0x84	; 132
  dc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
  e0:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
  e4:	88 23       	and	r24, r24
  e6:	e4 f7       	brge	.-8      	; 0xe0 <tw_write_sla+0xa>
  e8:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
  ec:	88 7f       	andi	r24, 0xF8	; 248
  ee:	88 31       	cpi	r24, 0x18	; 24
  f0:	51 f0       	breq	.+20     	; 0x106 <tw_write_sla+0x30>
  f2:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
  f6:	88 7f       	andi	r24, 0xF8	; 248
  f8:	80 34       	cpi	r24, 0x40	; 64
  fa:	41 f0       	breq	.+16     	; 0x10c <tw_write_sla+0x36>
  fc:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 100:	88 7f       	andi	r24, 0xF8	; 248
 102:	90 e0       	ldi	r25, 0x00	; 0
 104:	08 95       	ret
 106:	80 e0       	ldi	r24, 0x00	; 0
 108:	90 e0       	ldi	r25, 0x00	; 0
 10a:	08 95       	ret
 10c:	80 e0       	ldi	r24, 0x00	; 0
 10e:	90 e0       	ldi	r25, 0x00	; 0
 110:	08 95       	ret

00000112 <tw_write>:
 112:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
 116:	84 e8       	ldi	r24, 0x84	; 132
 118:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 11c:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 120:	88 23       	and	r24, r24
 122:	e4 f7       	brge	.-8      	; 0x11c <tw_write+0xa>
 124:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 128:	88 7f       	andi	r24, 0xF8	; 248
 12a:	88 32       	cpi	r24, 0x28	; 40
 12c:	29 f0       	breq	.+10     	; 0x138 <tw_write+0x26>
 12e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 132:	88 7f       	andi	r24, 0xF8	; 248
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	08 95       	ret
 138:	80 e0       	ldi	r24, 0x00	; 0
 13a:	90 e0       	ldi	r25, 0x00	; 0
 13c:	08 95       	ret

0000013e <tw_init>:


void tw_init(twi_freq_mode_t twi_freq_mode, bool pullup_en)
{
	DDRC  |= (1 << TW_SDA_PIN) | (1 << TW_SCL_PIN);
 13e:	97 b1       	in	r25, 0x07	; 7
 140:	90 63       	ori	r25, 0x30	; 48
 142:	97 b9       	out	0x07, r25	; 7
	if (pullup_en)
 144:	66 23       	and	r22, r22
 146:	21 f0       	breq	.+8      	; 0x150 <tw_init+0x12>
	{
#if DEBUG_LOG
		puts(BG "Enable pull-up resistor." RESET);
#endif
		PORTC |= (1 << TW_SDA_PIN) | (1 << TW_SCL_PIN);
 148:	98 b1       	in	r25, 0x08	; 8
 14a:	90 63       	ori	r25, 0x30	; 48
 14c:	98 b9       	out	0x08, r25	; 8
 14e:	03 c0       	rjmp	.+6      	; 0x156 <tw_init+0x18>
	}
	else
	{
		PORTC &= ~((1 << TW_SDA_PIN) | (1 << TW_SCL_PIN));
 150:	98 b1       	in	r25, 0x08	; 8
 152:	9f 7c       	andi	r25, 0xCF	; 207
 154:	98 b9       	out	0x08, r25	; 8
	}
	DDRC  &= ~((1 << TW_SDA_PIN) | (1 << TW_SCL_PIN));
 156:	97 b1       	in	r25, 0x07	; 7
 158:	9f 7c       	andi	r25, 0xCF	; 207
 15a:	97 b9       	out	0x07, r25	; 7
	
	switch (twi_freq_mode)
 15c:	81 30       	cpi	r24, 0x01	; 1
 15e:	41 f0       	breq	.+16     	; 0x170 <tw_init+0x32>
 160:	18 f0       	brcs	.+6      	; 0x168 <tw_init+0x2a>
 162:	82 30       	cpi	r24, 0x02	; 2
 164:	49 f0       	breq	.+18     	; 0x178 <tw_init+0x3a>
 166:	08 95       	ret
	{
		case TW_FREQ_100K:
		/* Set bit rate register 72 and prescaler to 1 resulting in
		SCL_freq = 16MHz/(16 + 2*72*1) = 100KHz	*/
		TWBR = 72;
 168:	88 e4       	ldi	r24, 0x48	; 72
 16a:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
		break;
 16e:	08 95       	ret
		
		case TW_FREQ_250K:
		/* Set bit rate register 24 and prescaler to 1 resulting in
		SCL_freq = 16MHz/(16 + 2*24*1) = 250KHz	*/
		TWBR = 24;
 170:	88 e1       	ldi	r24, 0x18	; 24
 172:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
		break;
 176:	08 95       	ret
		
		case TW_FREQ_400K:
		/* Set bit rate register 12 and prescaler to 1 resulting in
		SCL_freq = 16MHz/(16 + 2*12*1) = 400KHz	*/
		TWBR = 12;
 178:	8c e0       	ldi	r24, 0x0C	; 12
 17a:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
 17e:	08 95       	ret

00000180 <tw_master_transmit>:
	}
}


ret_code_t tw_master_transmit(uint8_t slave_addr, uint8_t* p_data, uint8_t len, bool repeat_start)
{
 180:	ef 92       	push	r14
 182:	ff 92       	push	r15
 184:	0f 93       	push	r16
 186:	1f 93       	push	r17
 188:	cf 93       	push	r28
 18a:	df 93       	push	r29
 18c:	c8 2f       	mov	r28, r24
 18e:	7b 01       	movw	r14, r22
 190:	14 2f       	mov	r17, r20
 192:	02 2f       	mov	r16, r18
	ret_code_t error_code;
	
	/* Send START condition */
	error_code = tw_start();
 194:	0e 94 4b 00 	call	0x96	; 0x96 <tw_start>
	if (error_code != SUCCESS)
 198:	00 97       	sbiw	r24, 0x00	; 0
 19a:	01 f5       	brne	.+64     	; 0x1dc <tw_master_transmit+0x5c>
	{
		return error_code;
	}
	
	/* Send slave address with WRITE flag */
	error_code = tw_write_sla(TW_SLA_W(slave_addr));
 19c:	8c 2f       	mov	r24, r28
 19e:	88 0f       	add	r24, r24
 1a0:	0e 94 6b 00 	call	0xd6	; 0xd6 <tw_write_sla>
	if (error_code != SUCCESS)
 1a4:	00 97       	sbiw	r24, 0x00	; 0
 1a6:	d1 f4       	brne	.+52     	; 0x1dc <tw_master_transmit+0x5c>
 1a8:	c0 e0       	ldi	r28, 0x00	; 0
 1aa:	d0 e0       	ldi	r29, 0x00	; 0
 1ac:	09 c0       	rjmp	.+18     	; 0x1c0 <tw_master_transmit+0x40>
	}
	
	/* Send data byte in single or burst mode */
	for (int i = 0; i < len; ++i)
	{
		error_code = tw_write(p_data[i]);
 1ae:	f7 01       	movw	r30, r14
 1b0:	ec 0f       	add	r30, r28
 1b2:	fd 1f       	adc	r31, r29
 1b4:	80 81       	ld	r24, Z
 1b6:	0e 94 89 00 	call	0x112	; 0x112 <tw_write>
		if (error_code != SUCCESS)
 1ba:	00 97       	sbiw	r24, 0x00	; 0
 1bc:	79 f4       	brne	.+30     	; 0x1dc <tw_master_transmit+0x5c>
	{
		return error_code;
	}
	
	/* Send data byte in single or burst mode */
	for (int i = 0; i < len; ++i)
 1be:	21 96       	adiw	r28, 0x01	; 1
 1c0:	81 2f       	mov	r24, r17
 1c2:	90 e0       	ldi	r25, 0x00	; 0
 1c4:	c8 17       	cp	r28, r24
 1c6:	d9 07       	cpc	r29, r25
 1c8:	94 f3       	brlt	.-28     	; 0x1ae <tw_master_transmit+0x2e>
		{
			return error_code;
		}
	}
	
	if (!repeat_start)
 1ca:	01 11       	cpse	r16, r1
 1cc:	05 c0       	rjmp	.+10     	; 0x1d8 <tw_master_transmit+0x58>
	{
		/* Send STOP condition */
		tw_stop();
 1ce:	0e 94 67 00 	call	0xce	; 0xce <tw_stop>
	}
	
	return SUCCESS;
 1d2:	80 e0       	ldi	r24, 0x00	; 0
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	02 c0       	rjmp	.+4      	; 0x1dc <tw_master_transmit+0x5c>
 1d8:	80 e0       	ldi	r24, 0x00	; 0
 1da:	90 e0       	ldi	r25, 0x00	; 0
}
 1dc:	df 91       	pop	r29
 1de:	cf 91       	pop	r28
 1e0:	1f 91       	pop	r17
 1e2:	0f 91       	pop	r16
 1e4:	ff 90       	pop	r15
 1e6:	ef 90       	pop	r14
 1e8:	08 95       	ret

000001ea <main>:
#include "I2C.h"


int main(void)
{
tw_init(TW_FREQ_100K,false);
 1ea:	60 e0       	ldi	r22, 0x00	; 0
 1ec:	80 e0       	ldi	r24, 0x00	; 0
 1ee:	0e 94 9f 00 	call	0x13e	; 0x13e <tw_init>

    /* Replace with your application code */
    while (1) 
    {
		tw_master_transmit(0x69,"hello",5,true);
 1f2:	21 e0       	ldi	r18, 0x01	; 1
 1f4:	45 e0       	ldi	r20, 0x05	; 5
 1f6:	60 e0       	ldi	r22, 0x00	; 0
 1f8:	71 e0       	ldi	r23, 0x01	; 1
 1fa:	89 e6       	ldi	r24, 0x69	; 105
 1fc:	0e 94 c0 00 	call	0x180	; 0x180 <tw_master_transmit>
 200:	f8 cf       	rjmp	.-16     	; 0x1f2 <main+0x8>

00000202 <_exit>:
 202:	f8 94       	cli

00000204 <__stop_program>:
 204:	ff cf       	rjmp	.-2      	; 0x204 <__stop_program>
