# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:02 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error: (vlog-13069) ./forwardingUnit.sv(12): near "begin": syntax error, unexpected begin.
# ** Error: ./forwardingUnit.sv(70): (vlog-13205) Syntax error found in the scope following 'ForwardMuxControlA'. Is there a missing '::'?
# End time: 19:45:02 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:10 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error: (vlog-13069) ./forwardingUnit.sv(263): near "end": syntax error, unexpected end.
# ** Error (suppressible): ./forwardingUnit.sv(266): (vlog-2388) 'ForwardMuxControlB' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(266): (vlog-2388) 'ForwardMuxControlA' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(267): (vlog-2388) 'REGDECOPCode' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(267): (vlog-2388) 'EXOPCode' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(267): (vlog-2388) 'MEMOPCode' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(268): (vlog-2388) 'EXRegWrite' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(268): (vlog-2388) 'MEMRegWrite' already declared in this scope (forwardingUnit).
# ** Error: (vlog-13069) ./forwardingUnit.sv(274): near "REGDECOPCode": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) ./forwardingUnit.sv(309): near "end": syntax error, unexpected end, expecting class.
# End time: 19:46:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error: ./forwardingUnit.sv(7): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(7): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(8): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(8): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(18): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(18): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(23): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(23): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(28): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(28): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(31): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(31): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(36): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(36): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(41): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(41): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(46): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(46): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(49): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(49): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(54): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(54): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(57): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(57): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(62): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(62): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(65): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(65): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(69): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(69): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(70): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(70): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(80): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(80): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(85): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(85): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(90): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(90): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(93): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(93): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(98): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(98): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(103): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(103): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(108): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(108): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(111): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(111): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(116): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(116): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(119): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(119): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(124): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(124): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(127): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(127): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(131): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(131): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(132): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(132): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(142): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(142): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(145): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(145): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(152): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(152): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(155): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(155): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(162): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(162): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(165): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(165): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(170): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(170): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(173): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(173): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(180): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(180): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(183): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(183): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(190): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(190): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(193): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(193): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(200): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(200): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(203): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(203): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(208): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(208): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(211): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(211): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(218): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(218): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(221): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(221): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(226): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(226): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(229): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(229): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(236): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(236): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(239): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(239): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(244): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(244): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(247): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(247): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(252): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(252): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(253): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(253): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# ** Error: ./forwardingUnit.sv(258): Illegal part-select expression for variable "ForwardMuxControlA"
# ** Warning: ./forwardingUnit.sv(258): (vlog-2697) MSB of part-select into 'ForwardMuxControlA' is out of bounds.
# ** Error: ./forwardingUnit.sv(259): Illegal part-select expression for variable "ForwardMuxControlB"
# ** Warning: ./forwardingUnit.sv(259): (vlog-2697) MSB of part-select into 'ForwardMuxControlB' is out of bounds.
# -- Compiling module forwardingUnit_testbench
# ** Error: (vlog-13069) ./forwardingUnit.sv(274): near "REGDECOPCode": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) ./forwardingUnit.sv(309): near "end": syntax error, unexpected end, expecting class.
# End time: 19:46:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 60, Warnings: 58
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:50 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(18): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(23): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(28): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(31): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(36): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(41): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(46): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(49): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(54): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(57): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(62): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(65): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(69): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(70): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(80): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(85): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(90): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(93): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(98): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(103): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(108): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(111): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(116): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(119): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(124): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(127): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(131): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(132): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(142): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(145): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(152): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(155): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(162): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(165): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(170): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(173): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(180): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(183): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(190): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(193): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(200): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(203): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(208): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(211): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(218): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(221): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(226): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(229): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(236): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(239): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(244): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(247): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(252): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(253): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(258): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(259): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# -- Compiling module forwardingUnit_testbench
# ** Error: (vlog-13069) ./forwardingUnit.sv(274): near "REGDECOPCode": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) ./forwardingUnit.sv(309): near "end": syntax error, unexpected end, expecting class.
# End time: 19:46:50 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 58, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:16 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(18): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(23): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(28): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(31): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(36): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(41): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(46): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(49): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(54): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(57): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(62): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(65): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(69): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(70): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(80): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(85): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(90): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(93): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(98): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(103): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(108): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(111): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(116): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(119): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(124): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(127): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(131): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(132): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(142): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(145): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(152): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(155): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(162): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(165): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(170): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(173): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(180): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(183): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(190): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(193): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(200): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(203): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(208): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(211): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(218): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(221): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(226): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(229): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(236): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(239): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(244): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(247): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(252): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(253): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(258): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(7).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(259): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# -- Compiling module forwardingUnit_testbench
# End time: 19:50:16 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 56, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:28 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(20): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(25): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(30): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(33): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(38): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(43): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(48): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(51): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(56): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(59): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(64): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(67): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(71): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(72): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(82): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(87): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(92): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(95): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(100): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(105): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(110): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(113): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(118): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(121): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(126): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(129): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(133): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(134): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(144): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(147): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(154): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(157): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(164): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(167): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(172): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(175): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(182): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(185): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(192): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(195): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(202): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(205): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(210): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(213): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(220): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(223): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(228): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(231): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(238): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(241): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(246): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(249): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(254): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(255): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(260): Variable 'ForwardMuxControlA[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(8).
# ** Error (suppressible): (vlog-7033) ./forwardingUnit.sv(261): Variable 'ForwardMuxControlB[1:0]' driven in a combinational block, may not be driven by any other process. See ./forwardingUnit.sv(9).
# -- Compiling module forwardingUnit_testbench
# End time: 20:18:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 56, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:41 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:19:41 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:19:41 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Error: (vsim-8378) ./forwardingUnit.sv(270): Port size (2) does not match connection size (1) for implicit .name connection port 'ForwardMuxControlA'. The port definition is at: ./forwardingUnit.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /forwardingUnit_testbench/dut File: ./forwardingUnit.sv
# ** Error: (vsim-8378) ./forwardingUnit.sv(270): Port size (2) does not match connection size (1) for implicit .name connection port 'ForwardMuxControlB'. The port definition is at: ./forwardingUnit.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /forwardingUnit_testbench/dut File: ./forwardingUnit.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:31 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:20:31 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:19:41 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Error: Cannot open macro file: forwardingUnit.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: forwardingUnit.do
#     while executing
# "do forwardingUnit.do"
add wave -position end  sim:/forwardingUnit_testbench/ForwardMuxControlB
add wave -position end  sim:/forwardingUnit_testbench/ForwardMuxControlA
add wave -position end  sim:/forwardingUnit_testbench/REGDECOPCode
add wave -position end  sim:/forwardingUnit_testbench/EXOPCode
add wave -position end  sim:/forwardingUnit_testbench/MEMOPCode
add wave -position end  sim:/forwardingUnit_testbench/EXRegWrite
add wave -position end  sim:/forwardingUnit_testbench/MEMRegWrite
add wave -position end  sim:/forwardingUnit_testbench/reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftq0q8et".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq0q8et
run -all
# no forwarding                  200
# no forwarding                  400
# forwarding from EX at                  600
# forwarding from MEM at                  800
# forwarding from MEM                 1000
# no forwarding at                 1200
# no forwarding at                 1400
# forwarding from EX                 1600
run -all
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:04 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:25:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:25:05 on Nov 19,2017, Elapsed time: 0:05:24
# Errors: 5, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:25:05 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Error: Cannot open macro file: forwardingUnit.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: forwardingUnit.do
#     while executing
# "do forwardingUnit.do"
add wave -position end  sim:/forwardingUnit_testbench/ForwardMuxControlB
add wave -position end  sim:/forwardingUnit_testbench/ForwardMuxControlA
add wave -position end  sim:/forwardingUnit_testbench/REGDECOPCode
add wave -position end  sim:/forwardingUnit_testbench/EXOPCode
add wave -position end  sim:/forwardingUnit_testbench/MEMOPCode
add wave -position end  sim:/forwardingUnit_testbench/EXRegWrite
add wave -position end  sim:/forwardingUnit_testbench/MEMRegWrite
add wave -position end  sim:/forwardingUnit_testbench/reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfta5ct9v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta5ct9v
run -all
# no forwarding                  200
# no forwarding                  400
# forwarding from EX at                  600
# forwarding from MEM at                  800
# forwarding from MEM                 1000
# no forwarding at                 1200
# no forwarding at                 1400
# forwarding from EX                 1600
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/forwardingUnit.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/forwardingUnit.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:07 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error: (vlog-13069) ./forwardingUnit.sv(7): near "assign": syntax error, unexpected assign, expecting ';' or ','.
# -- Compiling module forwardingUnit_testbench
# End time: 20:29:07 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error (suppressible): (vlog-2998) ./forwardingUnit.sv(15): Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): (vlog-2998) ./forwardingUnit.sv(77): Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): (vlog-2998) ./forwardingUnit.sv(139): Case item comparison:  Cannot mix packed and unpacked types in this operation.
# -- Compiling module forwardingUnit_testbench
# End time: 20:29:20 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:41 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:29:41 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:29:41 on Nov 19,2017, Elapsed time: 0:04:36
# Errors: 10, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:29:41 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftic4jd7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftic4jd7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                  200
# no forwarding                  400
# forwarding from EX at                  600
# forwarding from MEM at                  800
# forwarding from MEM                 1000
# no forwarding at                 1200
# no forwarding at                 1400
# forwarding from EX                 1600
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:03 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:31:03 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:31:04 on Nov 19,2017, Elapsed time: 0:01:23
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:31:04 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-PLI-3003) ./forwardingUnit.sv(14): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /forwardingUnit_testbench/dut File: ./forwardingUnit.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftghiych".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftghiych
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error (suppressible): (vsim-12023) ./forwardingUnit.sv(14): Cannot execute undefined system task/function '$diplay'
# no forwarding                  200
# ** Error (suppressible): (vsim-12023) ./forwardingUnit.sv(14): Cannot execute undefined system task/function '$diplay'
# no forwarding                  400
# ** Error (suppressible): (vsim-12023) ./forwardingUnit.sv(14): Cannot execute undefined system task/function '$diplay'
# forwarding from EX at                  600
# ** Error (suppressible): (vsim-12023) ./forwardingUnit.sv(14): Cannot execute undefined system task/function '$diplay'
# forwarding from MEM at                  800
# ** Error (suppressible): (vsim-12023) ./forwardingUnit.sv(14): Cannot execute undefined system task/function '$diplay'
# forwarding from MEM                 1000
# ** Error (suppressible): (vsim-12023) ./forwardingUnit.sv(14): Cannot execute undefined system task/function '$diplay'
# no forwarding at                 1200
# ** Error (suppressible): (vsim-12023) ./forwardingUnit.sv(14): Cannot execute undefined system task/function '$diplay'
# no forwarding at                 1400
# ** Error (suppressible): (vsim-12023) ./forwardingUnit.sv(14): Cannot execute undefined system task/function '$diplay'
# forwarding from EX                 1600
# ** Error (suppressible): (vsim-12023) ./forwardingUnit.sv(14): Cannot execute undefined system task/function '$diplay'
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:35 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:31:35 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:31:36 on Nov 19,2017, Elapsed time: 0:00:32
# Errors: 9, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:31:36 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft1n9h3c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1n9h3c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                  200
# no forwarding                  400
# forwarding from EX at                  600
# forwarding from MEM at                  800
# forwarding from MEM                 1000
# no forwarding at                 1200
# no forwarding at                 1400
# forwarding from EX                 1600
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:33 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:33:33 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:33:34 on Nov 19,2017, Elapsed time: 0:01:58
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:33:34 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftbt7kai".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbt7kai
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                  200
# no forwarding                  400
# forwarding from EX at                  600
# forwarding from MEM at                  800
# forwarding from MEM                 1000
# no forwarding at                 1200
# no forwarding at                 1400
# forwarding from EX                 1600
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:10 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:34:11 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:34:11 on Nov 19,2017, Elapsed time: 0:00:37
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:34:11 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftqwkig8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqwkig8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                  200
# no forwarding                  400
# forwarding from EX at                  600
# forwarding from MEM at                  800
# forwarding from MEM                 1000
# no forwarding at                 1200
# no forwarding at                 1400
# forwarding from EX                 1600
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:43 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:34:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:34:44 on Nov 19,2017, Elapsed time: 0:00:33
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:34:44 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftfjis46".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfjis46
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                  200
# no forwarding                  400
# forwarding from EX at                  600
# forwarding from MEM at                  800
# forwarding from MEM                 1000
# no forwarding at                 1200
# no forwarding at                 1400
# forwarding from EX                 1600
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:04 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:35:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:35:04 on Nov 19,2017, Elapsed time: 0:00:20
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:35:04 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft1ss675".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1ss675
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                  200
# no forwarding                  400
# forwarding from EX at                  600
# forwarding from MEM at                  800
# forwarding from MEM                 1000
# no forwarding at                 1200
# no forwarding at                 1400
# forwarding from EX                 1600
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:24 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:35:24 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:35:25 on Nov 19,2017, Elapsed time: 0:00:21
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:35:25 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftkkf3g7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkkf3g7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                  200
# no forwarding                10200
# forwarding from EX at                10400
# forwarding from MEM at                10600
# forwarding from MEM                10800
# no forwarding at                11000
# no forwarding at                11200
# forwarding from EX                11400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:10 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:36:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:36:11 on Nov 19,2017, Elapsed time: 0:00:46
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:36:11 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftns3r0s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftns3r0s
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                  200
# no forwarding                10200
# forwarding from EX at                10400
# forwarding from MEM at                10600
# forwarding from MEM                10800
# no forwarding at                11000
# no forwarding at                11200
# forwarding from EX                11400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:28 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:36:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:36:29 on Nov 19,2017, Elapsed time: 0:00:18
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:36:29 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftmwtdh1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmwtdh1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                  200
# no forwarding                  400
# forwarding from EX at                  600
# forwarding from MEM at                  800
# forwarding from MEM                 1000
# no forwarding at                 1200
# no forwarding at                 1400
# forwarding from EX                 1600
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:17 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 20:37:17 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:37:18 on Nov 19,2017, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 20:37:18 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft241nii".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft241nii
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                  200
# no forwarding                  400
# forwarding from EX at                  600
# forwarding from MEM at                  800
# forwarding from MEM                 1000
# no forwarding at                 1200
# no forwarding at                 1400
# forwarding from EX                 1600
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:55 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error: (vlog-13069) ./forwardingUnit.sv(16): near ")": syntax error, unexpected ')'.
# ** Warning: ./forwardingUnit.sv(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: (vlog-13069) ./forwardingUnit.sv(25): near "else": syntax error, unexpected else.
# ** Error (suppressible): ./forwardingUnit.sv(87): (vlog-2388) 'ForwardMuxControlB' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(87): (vlog-2388) 'ForwardMuxControlA' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(88): (vlog-2388) 'REGDECOPCode' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(89): (vlog-2388) 'MEMOPWriteReg' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(89): (vlog-2388) 'EXOPWriteReg' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(89): (vlog-2388) 'RdOrRm' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(89): (vlog-2388) 'Rn' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(90): (vlog-2388) 'EXRegWrite' already declared in this scope (forwardingUnit).
# ** Error (suppressible): ./forwardingUnit.sv(90): (vlog-2388) 'MEMRegWrite' already declared in this scope (forwardingUnit).
# ** Error: ./forwardingUnit.sv(95): (vlog-2730) Undefined variable: 'reset'.
# ** Error: ./forwardingUnit.sv(100): (vlog-2730) Undefined variable: 'EXOPCode'.
# ** Error: ./forwardingUnit.sv(101): (vlog-2730) Undefined variable: 'MEMOPCode'.
# End time: 22:27:55 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 14, Warnings: 1
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:52 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error: ./forwardingUnit.sv(56): (vlog-2730) Undefined variable: 'RdorRm'.
# -- Compiling module forwardingUnit_testbench
# ** Error: ./forwardingUnit.sv(95): (vlog-2730) Undefined variable: 'reset'.
# ** Error: ./forwardingUnit.sv(100): (vlog-2730) Undefined variable: 'EXOPCode'.
# ** Error: ./forwardingUnit.sv(101): (vlog-2730) Undefined variable: 'MEMOPCode'.
# End time: 22:28:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# ** Error: ./forwardingUnit.sv(97): (vlog-2730) Undefined variable: 'EXWriteReg'.
# ** Error: ./forwardingUnit.sv(110): (vlog-2730) Undefined variable: 'MEMWriteReg'.
# ** Error: ./forwardingUnit.sv(121): (vlog-2730) Undefined variable: 'ExWriteReg'.
# End time: 22:31:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:07 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# ** Error: ./forwardingUnit.sv(98): (vlog-2730) Undefined variable: 'MEMOPRegWrite'.
# ** Error: ./forwardingUnit.sv(121): (vlog-2730) Undefined variable: 'ExOPWriteReg'.
# End time: 22:33:07 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:30 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# ** Error: ./forwardingUnit.sv(124): (vlog-2730) Undefined variable: 'ExOPWriteReg'.
# End time: 22:33:30 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# ** Error: ./forwardingUnit.sv(87): In, out, or inout does not appear in port list: ForwardMuxControlB.
# ** Error: ./forwardingUnit.sv(87): In, out, or inout does not appear in port list: ForwardMuxControlA.
# ** Error: ./forwardingUnit.sv(88): In, out, or inout does not appear in port list: REGDECOPCode.
# ** Error: ./forwardingUnit.sv(89): In, out, or inout does not appear in port list: MEMOPWriteReg.
# ** Error: ./forwardingUnit.sv(89): In, out, or inout does not appear in port list: EXOPWriteReg.
# ** Error: ./forwardingUnit.sv(89): In, out, or inout does not appear in port list: RdOrRm.
# ** Error: ./forwardingUnit.sv(89): In, out, or inout does not appear in port list: Rn.
# ** Error: ./forwardingUnit.sv(90): In, out, or inout does not appear in port list: EXRegWrite.
# ** Error: ./forwardingUnit.sv(90): In, out, or inout does not appear in port list: MEMRegWrite.
# End time: 22:34:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:25 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:34:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:34:26 on Nov 19,2017, Elapsed time: 1:57:08
# Errors: 42, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:34:26 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftqs3dfw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqs3dfw
# ** Error: (vish-4014) No objects found matching '/forwardingUnit_testbench/EXOPCode'.
# Executing ONERROR command at macro ./forwardingUnit.do line 6
# ** Error: (vish-4014) No objects found matching '/forwardingUnit_testbench/MEMOPCode'.
# Executing ONERROR command at macro ./forwardingUnit.do line 7
# ** Error: (vish-4014) No objects found matching '/forwardingUnit_testbench/reset'.
# Executing ONERROR command at macro ./forwardingUnit.do line 10
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
add wave -position end  sim:/forwardingUnit_testbench/ForwardMuxControlB
add wave -position end  sim:/forwardingUnit_testbench/ForwardMuxControlA
add wave -position end  sim:/forwardingUnit_testbench/REGDECOPCode
add wave -position end  sim:/forwardingUnit_testbench/MEMOPWriteReg
add wave -position end  sim:/forwardingUnit_testbench/EXOPWriteReg
add wave -position end  sim:/forwardingUnit_testbench/RdOrRm
add wave -position end  sim:/forwardingUnit_testbench/Rn
add wave -position end  sim:/forwardingUnit_testbench/EXRegWrite
add wave -position end  sim:/forwardingUnit_testbench/MEMRegWrite
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/forwardingUnit.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:08 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:38:08 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:38:09 on Nov 19,2017, Elapsed time: 0:03:43
# Errors: 9, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:38:09 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft0mhbrw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0mhbrw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:52 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:40:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:40:52 on Nov 19,2017, Elapsed time: 0:02:43
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:40:52 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft9kamie".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9kamie
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:57 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:41:57 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:41:58 on Nov 19,2017, Elapsed time: 0:01:06
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:41:58 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftf8h9qz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf8h9qz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:34 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:42:34 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:42:34 on Nov 19,2017, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:42:34 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft7acmvh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7acmvh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:42:49 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:42:50 on Nov 19,2017, Elapsed time: 0:00:16
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:42:50 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft3d3nxw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3d3nxw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:18 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:43:18 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:43:19 on Nov 19,2017, Elapsed time: 0:00:29
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:43:19 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftegt91q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftegt91q
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:35 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:43:35 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:43:36 on Nov 19,2017, Elapsed time: 0:00:17
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:43:36 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftj04xqf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj04xqf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:20 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:44:20 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:44:21 on Nov 19,2017, Elapsed time: 0:00:45
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:44:21 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftst67m8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftst67m8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:19 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:45:20 on Nov 19,2017, Elapsed time: 0:00:59
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:45:20 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft1fy5h7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1fy5h7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:46 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 22:48:47 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:48:47 on Nov 19,2017, Elapsed time: 0:03:27
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work forwardingUnit_testbench 
# Start time: 22:48:47 on Nov 19,2017
# Loading sv_std.std
# Loading work.forwardingUnit_testbench
# Loading work.forwardingUnit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfthfdrqm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthfdrqm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# no forwarding                    0
# no forwarding                  200
# forwarding from EX at                  400
# forwarding from MEM at                  600
# forwarding from MEM                  800
# no forwarding at                 1000
# no forwarding at                 1200
# forwarding from EX                 1400
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:03 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 23:57:03 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:03 on Nov 19,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# ** Error: (vlog-13069) ./PipelinedProcessor.sv(25): near "IFETCH": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# ** Error: (vlog-13069) ./PipelinedProcessor.sv(29): near "OPCodeIn": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# ** Error: (vlog-13069) ./PipelinedProcessor.sv(39): near ";": syntax error, unexpected ';', expecting ')'.
# ** Error: (vlog-13069) ./PipelinedProcessor.sv(48): near "zero": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# -- Compiling module PipelinedProcessor_testbench
# End time: 23:57:03 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./PipelinedProcessor.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:40 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 23:58:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:40 on Nov 19,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# ** Error: (vlog-13069) ./PipelinedProcessor.sv(48): near ";": syntax error, unexpected ';', expecting ')'.
# -- Compiling module PipelinedProcessor_testbench
# End time: 23:58:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./PipelinedProcessor.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Nov 19,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 23:58:53 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Nov 19,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 23:58:53 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Nov 19,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 23:58:53 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Nov 19,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 23:58:53 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:53 on Nov 19,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 23:58:54 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:54 on Nov 19,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 23:58:54 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:54 on Nov 19,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 23:58:54 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:58:55 on Nov 19,2017, Elapsed time: 1:10:08
# Errors: 11, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 23:58:55 on Nov 19,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3008) ./PipelinedProcessor.sv(68): [CNNODP] - Component name (OPCode) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Error: (vsim-3043) ./PipelinedProcessor.sv(68): Unresolved reference to 'OPCode' in dut.OPCode.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: (vsim-3015) ./PipelinedProcessor.sv(35): [PCDPC] - Port size (4) does not match connection size (1) for port 'xfer_size'. The port definition is at: ./EX.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/execution File: ./EX.sv
# ** Warning: (vsim-3015) ./PipelinedProcessor.sv(41): [PCDPC] - Port size (4) does not match connection size (1) for port 'xfer_sizeIn'. The port definition is at: ./MEM.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory File: ./MEM.sv
# ** Warning: (vsim-3839) ./MEM.sv(57): Variable '/PipelinedProcessor_testbench/dut/memory/Dw', driven via a port connection, is multiply driven. See ./MEM.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory/DwReg File: ./register.sv
# ** Warning: (vsim-3015) ./MEM.sv(57): [PCDPC] - Port size (64) does not match connection size (1) for port 'dataIn'. The port definition is at: ./register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/memory/DwReg File: ./register.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:22 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:04:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:22 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:04:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:22 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:04:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:22 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:04:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:22 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:04:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:22 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:04:23 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:23 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:04:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 23:58:55 on Nov 19,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: PipelinedProcessor.do
# Error in macro ./runlab.do line 23
# Cannot open macro file: PipelinedProcessor.do
#     while executing
# "do PipelinedProcessor.do"
add wave -position end  sim:/PipelinedProcessor_testbench/dut/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfti70ai4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti70ai4
add wave -position end  sim:/PipelinedProcessor_testbench/dut/reset
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[31]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[30]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[29]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[28]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[27]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[26]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[25]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[24]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[23]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[22]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[21]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[20]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[19]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[18]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[17]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[16]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[15]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[14]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[13]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[12]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[11]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[10]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[9]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[8]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[7]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[6]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[5]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[4]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[3]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[2]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[1]
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/registerWires[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
run -all
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Error: Assertion error.
#    Time: 2250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 2750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/IFETCHOPCode
add wave -position end  sim:/PipelinedProcessor_testbench/dut/EXOPCode
add wave -position end  sim:/PipelinedProcessor_testbench/dut/MEMOPCode
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:04 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:07:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:04 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:07:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:04 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:07:05 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:05 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:07:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:05 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:07:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:05 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:07:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:05 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:07:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:07:06 on Nov 20,2017, Elapsed time: 0:08:11
# Errors: 9, Warnings: 9
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:07:06 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfts1ye62".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts1ye62
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Error: Assertion error.
#    Time: 2250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 2750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end sim:/PipelinedProcessor_testbench/dut/fetcher/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
run -all
# ** Error: Assertion error.
#    Time: 3250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 3750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 4250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 4750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 5250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 5750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 6250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 6750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 7250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 7750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 8250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 8750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 9250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 9750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 10250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 10750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 11250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 11750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 12250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 12750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 13250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 13750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 14250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 14750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 15250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 15750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 16250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 16750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 17250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 17750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 18250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 18750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 19250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 19750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 20250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 20750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 21250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 21750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 22250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 22750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 23250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 23750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 24250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 24750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 25250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 25750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 26250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 26750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 27250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 27750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 28250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 28750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 29250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 29750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 30250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 30750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 31250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 31750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 32250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 32750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 33250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 33750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 34250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 34750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 35250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 35750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 36250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 36750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 37250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 37750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 38250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 38750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 39250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 39750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 40250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 40750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 41250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 41750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:09:08 on Nov 20,2017, Elapsed time: 0:02:02
# Errors: 83, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:09:08 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft8qewhj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8qewhj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Error: Assertion error.
#    Time: 2250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 2750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:29 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:11:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:29 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:11:30 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:30 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:11:30 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:30 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:11:30 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:30 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:11:30 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:30 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:11:30 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:30 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:11:30 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:11:30 on Nov 20,2017, Elapsed time: 0:02:22
# Errors: 5, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:11:30 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftnqb93w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnqb93w
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Error: Assertion error.
#    Time: 2250 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2750 ns  Scope: PipelinedProcessor_testbench.dut.fetcher.IMem File: ./instructmem.sv Line: 38
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 2750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:08 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:12:09 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:09 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:12:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:09 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:12:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:09 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:12:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:09 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:12:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:09 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:12:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:09 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:12:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:12:10 on Nov 20,2017, Elapsed time: 0:00:40
# Errors: 5, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:12:10 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfteri0ni".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteri0ni
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/Rd
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/zero
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:15:36 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:15:36 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:15:36 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:15:36 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:15:36 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:15:36 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:36 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:15:36 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:15:37 on Nov 20,2017, Elapsed time: 0:03:27
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:15:37 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftm6eyfq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm6eyfq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/MemWrite
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/WriteRegister
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/RegWrite
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/registers/WriteData
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:04 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:17:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:04 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:17:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:04 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:17:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:04 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:17:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:04 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:17:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:04 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:17:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:04 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:17:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:17:05 on Nov 20,2017, Elapsed time: 0:01:28
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:17:05 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftcwitag".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcwitag
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/Dw
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/RegWrite
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:05 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:18:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:05 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:18:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:05 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:18:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:05 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:18:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:05 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:18:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:05 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:18:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:05 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:18:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:18:06 on Nov 20,2017, Elapsed time: 0:01:01
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:18:06 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftk19ye9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk19ye9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/RegWrite
add wave -position end  sim:/PipelinedProcessor_testbench/dut/execution/RegWrite
add wave -position end  sim:/PipelinedProcessor_testbench/dut/controller/RegWrite
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:23 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:19:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:23 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:19:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:23 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:19:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:23 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:19:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:23 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:19:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:24 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:19:24 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:24 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:19:24 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:19:24 on Nov 20,2017, Elapsed time: 0:01:18
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:19:24 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft42sbi5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft42sbi5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:09 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:20:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:09 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:20:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:09 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:20:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:09 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:20:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:09 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:20:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:09 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:20:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:09 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:20:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:20:10 on Nov 20,2017, Elapsed time: 0:00:46
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:20:10 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftmfs9k7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmfs9k7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:13 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:22:14 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:22:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:22:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:22:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:22:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:22:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:14 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:22:14 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:22:14 on Nov 20,2017, Elapsed time: 0:02:04
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:22:15 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftyj2w7y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyj2w7y
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/execution/ALUOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:12 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:23:12 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:12 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:23:13 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:13 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:23:13 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:13 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:23:13 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:13 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:23:13 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:13 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:23:13 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:13 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:23:13 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:23:14 on Nov 20,2017, Elapsed time: 0:00:59
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:23:14 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft89a0ct".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft89a0ct
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/ALUOut
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/Mem2RegIn
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/MOVOROut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:15 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:27:15 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:15 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:27:15 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:15 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:27:15 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:15 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:27:15 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:15 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:27:15 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:15 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:27:15 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:15 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:27:15 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:27:16 on Nov 20,2017, Elapsed time: 0:04:02
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:27:16 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftqb8ynh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqb8ynh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 44  sim:/PipelinedProcessor_testbench/dut/registers/Mem2Reg
add wave -position 45  sim:/PipelinedProcessor_testbench/dut/execution/Mem2Reg
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:37 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:28:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:37 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:28:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:37 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:28:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:37 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:28:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:37 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:28:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:37 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:28:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:37 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:28:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:28:38 on Nov 20,2017, Elapsed time: 0:01:22
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:28:38 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftnf78kh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnf78kh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 44  sim:/PipelinedProcessor_testbench/dut/registers/Mem2Reg
add wave -position 45  sim:/PipelinedProcessor_testbench/dut/execution/Mem2Reg
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:09 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:29:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:09 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:29:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:09 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:29:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:09 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:29:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:09 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:29:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:09 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:29:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:09 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:29:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:29:10 on Nov 20,2017, Elapsed time: 0:00:32
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:29:10 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfti6cyd5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti6cyd5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 46  sim:/PipelinedProcessor_testbench/dut/controller/MemtoReg
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:31:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:31:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:31:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:31:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:31:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:31:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:31:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:31:54 on Nov 20,2017, Elapsed time: 0:02:44
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:31:54 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfthkfsed".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthkfsed
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:46 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:33:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:46 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:33:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:46 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:33:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:46 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:33:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:46 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:33:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:46 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:33:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:46 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:33:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:33:47 on Nov 20,2017, Elapsed time: 0:01:53
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:33:47 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftgt14nd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgt14nd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/ALUOut
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/ForwardMuxAOut
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:58 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:38:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:58 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:38:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:58 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:38:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:58 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:38:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:58 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:38:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:58 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:38:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:58 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:38:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:38:59 on Nov 20,2017, Elapsed time: 0:05:12
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:38:59 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft4yt07c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4yt07c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/ForwardMuxB
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/ForwardMuxA
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:28 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:40:29 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:40:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:40:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:40:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:40:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:40:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:29 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:40:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:40:29 on Nov 20,2017, Elapsed time: 0:01:30
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:40:29 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft53s5m3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft53s5m3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/Da
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:42 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:42:43 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:43 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:42:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:43 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:42:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:43 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:42:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:43 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:42:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:43 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:42:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:43 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:42:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:42:43 on Nov 20,2017, Elapsed time: 0:02:14
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:42:44 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftzm1nej".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzm1nej
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end sim:/PipelinedProcessor_testbench/dut/forwarding/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:11 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:44:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:11 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:44:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:11 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:44:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:11 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:44:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:11 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:44:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:11 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:44:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:11 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:44:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:44:12 on Nov 20,2017, Elapsed time: 0:01:28
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:44:12 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft6bft4j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6bft4j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:28 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:45:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:28 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:45:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:28 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:45:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:28 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:45:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:28 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:45:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:28 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:45:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:29 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:45:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:45:29 on Nov 20,2017, Elapsed time: 0:01:17
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:45:29 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft4yb5ks".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4yb5ks
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:20 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:48:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:20 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:48:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:20 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:48:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:20 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:48:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:20 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:48:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:20 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:48:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:20 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:48:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:48:21 on Nov 20,2017, Elapsed time: 0:02:52
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:48:21 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft3cxabt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3cxabt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 43  sim:/PipelinedProcessor_testbench/dut/memory/MOVMuxOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:37 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:52:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:37 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:52:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:37 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:52:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:37 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:52:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:37 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:52:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:37 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:52:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:37 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:52:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:52:37 on Nov 20,2017, Elapsed time: 0:04:16
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:52:37 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftxvhhhr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxvhhhr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:42 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:54:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:42 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:54:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:42 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:54:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:42 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:54:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:42 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:54:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:42 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:54:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:42 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:54:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:54:43 on Nov 20,2017, Elapsed time: 0:02:06
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:54:43 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft30hmez".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft30hmez
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:18 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:55:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:18 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:55:19 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:19 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:55:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:19 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:55:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:19 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:55:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:19 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:55:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:19 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:55:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:55:19 on Nov 20,2017, Elapsed time: 0:00:36
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:55:19 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft8w7474".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8w7474
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 4750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:44 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 00:56:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:44 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 00:56:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:44 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 00:56:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:44 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 00:56:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:44 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 00:56:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:44 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 00:56:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:44 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 00:56:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:56:45 on Nov 20,2017, Elapsed time: 0:01:26
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 00:56:45 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft6zfkbk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6zfkbk
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 5750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/controller/RegWrite
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:35 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:00:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:35 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:00:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:35 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:00:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:35 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:00:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:35 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:00:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:35 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:00:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:35 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:00:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:00:35 on Nov 20,2017, Elapsed time: 0:03:50
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:00:35 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftt7fwm5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt7fwm5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 5750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/MemForward
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:07 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:08:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:07 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:08:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:07 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:08:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:07 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:08:08 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:08:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:08:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:08 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:08:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:08:08 on Nov 20,2017, Elapsed time: 0:07:33
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:08:08 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftsgmw78".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsgmw78
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 5750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:07 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:09:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:09:07 on Nov 20,2017, Elapsed time: 0:00:59
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:09:07 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfts54hif".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts54hif
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 5750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:52 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:09:52 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:52 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:09:52 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:52 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:09:52 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:52 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:09:52 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:52 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:09:52 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:52 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:09:52 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:52 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:09:52 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:09:52 on Nov 20,2017, Elapsed time: 0:00:45
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:09:52 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./PipelinedProcessor.sv(46): Variable '/PipelinedProcessor_testbench/dut/CntrlRegWrite', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/controller File: ./CPUControl.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft0mcmae".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0mcmae
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 5750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:35 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:19:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:35 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:19:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:35 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:19:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:35 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:19:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:35 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# ** Error: ./REGDEC.sv(7): Identifier must be declared with a port mode: RegWriteFromMem.
# -- Compiling module REGDEC_testbench
# End time: 01:19:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./REGDEC.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:05 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:20:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:05 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:20:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:05 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:20:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:05 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:20:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:05 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:20:06 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:06 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:20:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:06 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:20:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:20:06 on Nov 20,2017, Elapsed time: 0:10:14
# Errors: 5, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:20:06 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftxztzx3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxztzx3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 5750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:27 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:21:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:27 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:21:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:27 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:21:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:27 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:21:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:27 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:21:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:27 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:21:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:27 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:21:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:21:28 on Nov 20,2017, Elapsed time: 0:01:22
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:21:28 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft4n0y3n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4n0y3n
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 5750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:44 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:22:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:44 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:22:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:44 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:22:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:44 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:22:45 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:45 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:22:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:45 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:22:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:45 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:22:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:22:45 on Nov 20,2017, Elapsed time: 0:01:17
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:22:45 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftb8zddf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb8zddf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 5750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:23 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:23:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:23 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:23:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:23 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:23:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:23 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:23:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:23 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:23:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:23 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:23:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:23 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:23:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:23 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:23:24 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 01:23:24 on Nov 20,2017, Elapsed time: 0:00:39
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:23:24 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfthhj7i2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthhj7i2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 7750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:58 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:30:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:58 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:30:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:58 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:30:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:58 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:30:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:58 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:30:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:58 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:30:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:58 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:30:59 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:59 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:30:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:59 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 01:30:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:30:59 on Nov 20,2017, Elapsed time: 0:07:35
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:30:59 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft1q9yib".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1q9yib
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 7750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/execution/carryOutFromFlag
add wave -position end  sim:/PipelinedProcessor_testbench/dut/execution/zeroFromFlag
add wave -position end  sim:/PipelinedProcessor_testbench/dut/execution/overFlowFromFlag
add wave -position end  sim:/PipelinedProcessor_testbench/dut/execution/negativeFromFlag
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:20 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:32:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:20 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:32:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:20 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:32:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:20 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:32:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:20 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:32:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:20 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:32:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:20 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:32:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:20 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:32:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:20 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 01:32:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:32:21 on Nov 20,2017, Elapsed time: 0:01:22
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:32:21 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftz9c4m7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz9c4m7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 7750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:06 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:33:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:06 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:33:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:06 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:33:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:06 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:33:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:06 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:33:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:06 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:33:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:06 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:33:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:06 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:33:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:06 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 01:33:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:33:06 on Nov 20,2017, Elapsed time: 0:00:45
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:33:06 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftd84wyx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd84wyx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 14250 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:04 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:34:05 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:05 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:34:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:05 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:34:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:05 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:34:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:05 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:34:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:05 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:34:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:05 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:34:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:05 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:34:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:05 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 01:34:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:34:05 on Nov 20,2017, Elapsed time: 0:00:59
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:34:05 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft6m1dj9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6m1dj9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/aligned_address[0]
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/aligned_address[8]
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/aligned_address[16]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:25 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:36:25 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:25 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:36:25 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:25 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:36:25 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:25 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:36:25 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:25 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:36:25 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:25 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:36:25 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:25 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:36:25 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:25 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:36:25 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:25 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 01:36:25 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:36:26 on Nov 20,2017, Elapsed time: 0:02:21
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:36:26 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftkxcvs1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkxcvs1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[16]
add wave -position 3  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[15]
add wave -position 4  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[14]
add wave -position 5  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[13]
add wave -position 6  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[12]
add wave -position 7  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[11]
add wave -position 8  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[10]
add wave -position 9  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[9]
add wave -position 10  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[8]
add wave -position 11  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[7]
add wave -position 12  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[6]
add wave -position 13  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[5]
add wave -position 14  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[4]
add wave -position 15  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[3]
add wave -position 16  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[2]
add wave -position 17  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[1]
add wave -position 18  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:01 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:38:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:01 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:38:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:01 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:38:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:01 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:38:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:01 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:38:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:01 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:38:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:01 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:38:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:01 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:38:02 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:02 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 01:38:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:38:02 on Nov 20,2017, Elapsed time: 0:01:36
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:38:02 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftvikfww".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvikfww
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 57  sim:/PipelinedProcessor_testbench/dut/registers/Reg2Loc
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:56 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:44:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:56 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:44:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:56 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:44:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:56 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:44:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:56 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:44:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:56 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:44:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:56 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:44:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:56 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:44:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:56 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 01:44:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:44:57 on Nov 20,2017, Elapsed time: 0:06:55
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:44:57 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft7s5cbt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7s5cbt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end sim:/PipelinedProcessor_testbench/dut/memory/memory/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:39 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 01:58:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:39 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 01:58:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:39 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 01:58:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:39 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 01:58:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:39 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 01:58:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:39 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 01:58:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:39 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 01:58:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:39 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:58:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:39 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 01:58:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:58:40 on Nov 20,2017, Elapsed time: 0:13:43
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 01:58:40 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfti73txq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti73txq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/LDURBMuxOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:02:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:02:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:02:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:02:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:02:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:02:00 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:00 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:02:01 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:01 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:02:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:01 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:02:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:02:01 on Nov 20,2017, Elapsed time: 0:03:21
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:02:01 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft9qanbt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9qanbt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/MemOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:04 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:03:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:04 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:03:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:04 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:03:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:04 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:03:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:04 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:03:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:04 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:03:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:04 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:03:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:04 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:03:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:04 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:03:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:03:05 on Nov 20,2017, Elapsed time: 0:01:04
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:03:05 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft8xjczi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8xjczi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/LDURBIn
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:41 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:03:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:41 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:03:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:41 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:03:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:41 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:03:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:41 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:03:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:41 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:03:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:41 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:03:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:41 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:03:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:41 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:03:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:03:42 on Nov 20,2017, Elapsed time: 0:00:37
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:03:42 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftm2hzj9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm2hzj9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:19 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:04:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:19 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:04:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:19 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:04:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:19 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:04:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:19 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:04:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:19 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:04:20 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:20 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:04:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:20 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:04:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:20 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:04:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:04:20 on Nov 20,2017, Elapsed time: 0:00:38
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:04:20 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft3z2ie0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3z2ie0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:43 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:04:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:43 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:04:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:43 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:04:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:43 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:04:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:43 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:04:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:43 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:04:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:43 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:04:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:43 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:04:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:04:43 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:04:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:04:44 on Nov 20,2017, Elapsed time: 0:00:24
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:04:44 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftjvffh1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjvffh1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 9250 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:26 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:05:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:26 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:05:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:26 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:05:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:26 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:05:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:26 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:05:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:26 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:05:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:26 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:05:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:26 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:05:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:27 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:05:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:05:27 on Nov 20,2017, Elapsed time: 0:00:43
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:05:27 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft18n2ds".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft18n2ds
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 11750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:53 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:09:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:53 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:09:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:53 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:09:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:53 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:09:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:53 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:09:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:53 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:09:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:53 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:09:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:54 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:09:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:54 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:09:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:09:54 on Nov 20,2017, Elapsed time: 0:04:27
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:09:54 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftxtdr5h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxtdr5h
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/memory/MOVResult
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:54 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:11:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:54 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:11:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:54 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:11:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:54 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:11:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:54 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:11:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:54 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:11:55 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:55 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:11:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:55 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:11:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:55 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:11:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:11:55 on Nov 20,2017, Elapsed time: 0:02:01
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:11:55 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfts4s3h1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts4s3h1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end sim:/PipelinedProcessor_testbench/dut/memory/MOVCommand/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:00 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:16:01 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:01 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:16:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:01 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:16:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:01 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:16:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:01 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:16:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:01 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:16:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:01 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:16:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:01 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:16:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:01 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:16:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:16:01 on Nov 20,2017, Elapsed time: 0:04:06
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:16:01 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft39yhs0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft39yhs0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 101  sim:/PipelinedProcessor_testbench/dut/memory/ALUOut
add wave -position 101  sim:/PipelinedProcessor_testbench/dut/memory/DbIn
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:56 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:19:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:56 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:19:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:56 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:19:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:56 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:19:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:56 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:19:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:56 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:19:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:56 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:19:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:56 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:19:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:56 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:19:56 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:19:57 on Nov 20,2017, Elapsed time: 0:03:56
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:19:57 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftbk8mcg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbk8mcg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 107  sim:/PipelinedProcessor_testbench/dut/DbFromEX
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:21:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:21:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:21:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:21:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:21:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:21:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:21:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:21:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:05 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:21:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:21:06 on Nov 20,2017, Elapsed time: 0:01:09
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:21:06 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftq6xr99".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq6xr99
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:26 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:25:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:26 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:25:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:26 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:25:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:26 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:25:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:26 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:25:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:26 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:25:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:26 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:25:27 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:27 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:25:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:27 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:25:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:25:27 on Nov 20,2017, Elapsed time: 0:04:21
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:25:27 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3015) ./PipelinedProcessor.sv(28): [PCDPC] - Port size (64) does not match connection size (1) for port 'Db'. The port definition is at: ./REGDEC.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers File: ./REGDEC.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftz5hwmv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz5hwmv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:33 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:27:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:33 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:27:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:33 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:27:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:33 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:27:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:33 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:27:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:33 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:27:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:33 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:27:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:33 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:27:34 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:27:34 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:27:34 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:27:34 on Nov 20,2017, Elapsed time: 0:02:07
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:27:34 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftv1ax63".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv1ax63
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/execution/DbIn
add wave -position end  sim:/PipelinedProcessor_testbench/dut/execution/ALUOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
add wave -position end  sim:/PipelinedProcessor_testbench/dut/execution/Db
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:57 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:28:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:57 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:28:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:57 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:28:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:57 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:28:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:57 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:28:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:57 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:28:58 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:58 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:28:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:58 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:28:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:58 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:28:58 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:28:58 on Nov 20,2017, Elapsed time: 0:01:24
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:28:58 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft9h4547".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9h4547
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/registers/Db
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:45 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:29:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:45 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:29:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:45 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:29:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:46 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:29:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:46 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:29:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:46 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:29:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:46 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:29:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:46 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:29:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:46 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:29:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:29:47 on Nov 20,2017, Elapsed time: 0:00:49
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:29:47 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftz1q714".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz1q714
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:18 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:31:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:18 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:31:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:18 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:31:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:18 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:31:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:18 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:31:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:18 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:31:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:18 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:31:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:18 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:31:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:18 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:31:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:31:18 on Nov 20,2017, Elapsed time: 0:01:31
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:31:19 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftasa0ej".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftasa0ej
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end  sim:/PipelinedProcessor_testbench/dut/DbFromRegFile
add wave -position 112  sim:/PipelinedProcessor_testbench/dut/DbFromEX
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:20 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:34:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:20 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:34:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:20 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:34:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:20 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:34:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:20 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:34:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:20 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:34:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:20 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:34:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:20 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:34:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:20 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:34:20 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:34:21 on Nov 20,2017, Elapsed time: 0:03:02
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:34:21 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft54fvtk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft54fvtk
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position 70  sim:/PipelinedProcessor_testbench/dut/OutofForwardMuxB
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:36:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:36:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:36:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:36:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:36:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:36:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:36:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:36:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:26 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:36:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:36:27 on Nov 20,2017, Elapsed time: 0:02:06
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:36:27 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftd7044x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd7044x
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:38:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:38:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:38:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:38:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:38:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:38:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:38:08 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:08 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:38:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:08 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:38:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:38:08 on Nov 20,2017, Elapsed time: 0:01:41
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:38:08 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[0]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[0]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[1]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[1]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[2]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[2]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[3]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[3]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[4]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[4]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[5]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[5]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[6]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[6]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[7]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[7]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[8]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[8]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[9]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[9]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[10]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[10]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[11]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[11]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[12]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[12]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[13]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[13]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[14]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[14]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[15]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[15]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[16]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[16]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[17]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[17]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[18]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[18]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[19]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[19]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[20]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[20]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[21]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[21]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[22]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[22]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[23]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[23]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[24]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[24]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[25]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[25]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[26]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[26]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[27]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[27]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[28]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[28]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[29]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[29]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[30]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[30]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[31]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[31]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[32]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[32]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[33]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[33]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[34]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[34]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[35]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[35]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[36]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[36]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[37]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[37]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[38]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[38]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[39]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[39]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[40]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[40]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[41]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[41]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[42]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[42]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[43]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[43]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[44]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[44]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[45]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[45]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[46]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[46]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[47]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[47]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[48]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[48]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[49]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[49]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[50]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[50]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[51]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[51]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[52]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[52]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[53]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[53]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[54]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[54]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[55]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[55]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[56]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[56]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[57]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[57]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[58]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[58]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[59]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[59]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[60]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[60]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[61]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[61]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[62]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[62]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-3839) ./REGDEC.sv(47): Variable '/PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut[63]', driven via a port connection, is multiply driven. See ./PipelinedProcessor.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench/dut/registers/eachMux[63]/BForwardMuxs File: ./mux4to1.sv
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft84htv0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft84htv0
# ** Error: (vish-4014) No objects found matching '/PipelinedProcessor_testbench/dut/OutofForwardMuxB'.
# Executing ONERROR command at macro ./PipelinedProcessor.do line 73
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:19 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:39:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:19 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:39:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:19 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:39:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:19 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:39:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:19 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:39:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:19 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:39:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:19 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:39:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:19 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:39:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:39:19 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:39:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:39:20 on Nov 20,2017, Elapsed time: 0:01:12
# Errors: 4, Warnings: 68
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:39:20 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftzzy1n4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzzy1n4
# ** Error: (vish-4014) No objects found matching '/PipelinedProcessor_testbench/dut/OutofForwardMuxB'.
# Executing ONERROR command at macro ./PipelinedProcessor.do line 73
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 23500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:35 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:43:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:35 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:43:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:35 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:43:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:35 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:43:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:35 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:43:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:35 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:43:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:35 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:43:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:35 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:43:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:35 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:43:35 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:43:36 on Nov 20,2017, Elapsed time: 0:04:16
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:43:36 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftr7w7wn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr7w7wn
# ** Error: (vish-4014) No objects found matching '/PipelinedProcessor_testbench/dut/OutofForwardMuxB'.
# Executing ONERROR command at macro ./PipelinedProcessor.do line 73
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 31500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:07 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:45:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:07 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:45:08 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:08 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:45:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:08 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:45:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:08 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:45:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:08 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:45:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:08 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:45:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:08 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:45:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:08 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:45:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:45:09 on Nov 20,2017, Elapsed time: 0:01:33
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:45:09 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft5jz5zy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5jz5zy
# ** Error: (vish-4014) No objects found matching '/PipelinedProcessor_testbench/dut/OutofForwardMuxB'.
# Executing ONERROR command at macro ./PipelinedProcessor.do line 73
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 31500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:26 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:46:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:26 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:46:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:26 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:46:26 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:26 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:46:27 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:27 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:46:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:27 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:46:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:27 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:46:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:27 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:46:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:27 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:46:27 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:46:28 on Nov 20,2017, Elapsed time: 0:01:19
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:46:28 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft6gbage".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6gbage
# ** Error: (vish-4014) No objects found matching '/PipelinedProcessor_testbench/dut/OutofForwardMuxB'.
# Executing ONERROR command at macro ./PipelinedProcessor.do line 73
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 18500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:11 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:47:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:11 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:47:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:11 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:47:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:11 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:47:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:11 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:47:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:11 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:47:11 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:11 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:47:12 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:12 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:47:12 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:12 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:47:12 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:47:12 on Nov 20,2017, Elapsed time: 0:00:44
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:47:12 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft8g1fd4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8g1fd4
# ** Error: (vish-4014) No objects found matching '/PipelinedProcessor_testbench/dut/OutofForwardMuxB'.
# Executing ONERROR command at macro ./PipelinedProcessor.do line 73
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 17500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:08 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:49:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:08 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:49:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:08 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:49:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:08 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:49:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:08 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:49:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:08 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:49:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:08 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:49:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:08 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:49:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:08 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:49:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:49:09 on Nov 20,2017, Elapsed time: 0:01:57
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:49:09 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft7eemz9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7eemz9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:37 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 02:55:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:37 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 02:55:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:37 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 02:55:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:37 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 02:55:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:37 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 02:55:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:37 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 02:55:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:37 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 02:55:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:37 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 02:55:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:37 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 02:55:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:55:38 on Nov 20,2017, Elapsed time: 0:06:29
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 02:55:38 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft88dsq3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft88dsq3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
add wave -position end sim:/PipelinedProcessor_testbench/dut/registers/registers/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab4/PipelinedProcessor.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:19 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 03:00:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:19 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 03:00:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:19 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 03:00:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:19 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 03:00:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:19 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 03:00:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:19 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 03:00:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:19 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 03:00:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:19 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:00:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:19 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 03:00:20 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 03:00:20 on Nov 20,2017, Elapsed time: 0:04:42
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 03:00:20 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftd3r83y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd3r83y
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:50 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 03:04:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:50 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 03:04:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:50 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 03:04:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:50 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 03:04:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:50 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 03:04:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:50 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 03:04:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:50 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 03:04:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:50 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:04:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:50 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 03:04:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:04:51 on Nov 20,2017, Elapsed time: 0:04:31
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 03:04:51 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft2vkktr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2vkktr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 8750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:04 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 03:06:05 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:05 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 03:06:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:05 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 03:06:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:05 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 03:06:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:05 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 03:06:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:05 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 03:06:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:05 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 03:06:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:05 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:06:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:05 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 03:06:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:06:06 on Nov 20,2017, Elapsed time: 0:01:15
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 03:06:06 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftetwr6t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftetwr6t
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 15750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 03:08:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 03:08:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 03:08:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 03:08:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 03:08:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 03:08:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 03:08:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:08:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:18 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 03:08:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:08:19 on Nov 20,2017, Elapsed time: 0:02:13
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 03:08:19 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft8gteq6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8gteq6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 26750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:40 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 03:17:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:40 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 03:17:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:40 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 03:17:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:40 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 03:17:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:40 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 03:17:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:40 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 03:17:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:40 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 03:17:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:40 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:17:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:40 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 03:17:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:17:41 on Nov 20,2017, Elapsed time: 0:09:22
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 03:17:41 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(73): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftkfb7e9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkfb7e9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(73): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(76)
#    Time: 26750 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 76
