#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Mar 15 12:22:12 2018
# Process ID: 10496
# Current directory: C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/impl_1
# Command line: vivado.exe -log dim_leds.vdi -applog -messageDb vivado.pb -mode batch -source dim_leds.tcl -notrace
# Log file: C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/impl_1/dim_leds.vdi
# Journal file: C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source dim_leds.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/pwm_1_synth_1/pwm_1.dcp' for cell 'MOD1'
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/sources_1/ip/pwm_1/src/Basys3_Master-1.xdc] for cell 'MOD1/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/sources_1/ip/pwm_1/src/Basys3_Master-1.xdc] for cell 'MOD1/inst'
Parsing XDC File [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:9]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports clk]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/pwm_1_synth_1/pwm_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 450.758 ; gain = 244.344
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 455.410 ; gain = 4.652
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 93215ca9

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19e3d203b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 937.438 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 11 cells.
Phase 2 Constant Propagation | Checksum: e000e435

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 937.438 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 44 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 160cdd893

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 937.438 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 937.438 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 160cdd893

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 937.438 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 160cdd893

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 937.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 39 Warnings, 35 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 937.438 ; gain = 486.680
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/impl_1/dim_leds_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 937.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 937.438 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 937.438 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 52a5d8e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a995a3a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: e6d5a411

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055
Phase 1.2 Build Placer Netlist Model | Checksum: e6d5a411

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: e6d5a411

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055
Phase 1.3 Constrain Clocks/Macros | Checksum: e6d5a411

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055
Phase 1 Placer Initialization | Checksum: e6d5a411

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11f2fc628

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11f2fc628

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10b2c6f0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c4e178f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055
Phase 3.4 Small Shape Detail Placement | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055
Phase 3 Detail Placement | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 172265660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1a1aabbb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a1aabbb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055
Ending Placer Task | Checksum: f41d30a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.492 ; gain = 16.055
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 39 Warnings, 35 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 953.492 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 953.492 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 953.492 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 953.492 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6da9008a ConstDB: 0 ShapeSum: 86743017 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c55ff039

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1038.586 ; gain = 85.094

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: c55ff039

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1043.328 ; gain = 89.836
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1179202b8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1046.438 ; gain = 92.945

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 146e330ba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1046.438 ; gain = 92.945

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 183b19591

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1046.438 ; gain = 92.945
Phase 4 Rip-up And Reroute | Checksum: 183b19591

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1046.438 ; gain = 92.945

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 183b19591

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1046.438 ; gain = 92.945

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 183b19591

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1046.438 ; gain = 92.945

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00869011 %
  Global Horizontal Routing Utilization  = 0.0048152 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.20721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 11.7117%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 183b19591

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1046.438 ; gain = 92.945

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 183b19591

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1046.633 ; gain = 93.141

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 154afd82f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1046.633 ; gain = 93.141
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1046.633 ; gain = 93.141

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 39 Warnings, 35 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1046.633 ; gain = 93.141
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1046.633 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/impl_1/dim_leds_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 12:23:25 2018...
