Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Fri May 01 14:36:43 2015
| Host             : M210-24 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file lab1top_power_routed.rpt -pb lab1top_power_summary_routed.pb
| Design           : lab1top
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.119  |
| Dynamic (W)              | 0.047  |
| Device Static (W)        | 0.072  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 84.4   |
| Junction Temperature (C) | 25.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        3 |       --- |             --- |
| Slice Logic              |     0.006 |     7311 |       --- |             --- |
|   LUT as Logic           |     0.004 |     1496 |     20800 |            7.19 |
|   LUT as Distributed RAM |     0.001 |       40 |      9600 |            0.41 |
|   Register               |    <0.001 |     4687 |     41600 |           11.26 |
|   F7/F8 Muxes            |    <0.001 |      802 |     32600 |            2.46 |
|   CARRY4                 |    <0.001 |       16 |      8150 |            0.19 |
|   LUT as Shift Register  |    <0.001 |       26 |      9600 |            0.27 |
|   Others                 |     0.000 |      124 |       --- |             --- |
| Signals                  |     0.007 |     5437 |       --- |             --- |
| Block RAM                |     0.009 |        1 |        50 |            2.00 |
| DSPs                     |     0.008 |        6 |        90 |            6.66 |
| I/O                      |    <0.001 |       14 |       106 |           13.20 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.119 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.056 |       0.046 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |             4.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                         | Power (W) |
+------------------------------------------------------------------------------------------------------------------------------+-----------+
| lab1top                                                                                                                      |     0.047 |
|   Display                                                                                                                    |    <0.001 |
|   ModemReceiver                                                                                                              |     0.025 |
|     IQ_Deserializer                                                                                                          |    <0.001 |
|     MatchedFilter_I                                                                                                          |     0.012 |
|       BlkMem                                                                                                                 |     0.004 |
|         U0                                                                                                                   |     0.004 |
|           inst_blk_mem_gen                                                                                                   |     0.004 |
|             gnativebmg.native_blk_mem_gen                                                                                    |     0.004 |
|               valid.cstr                                                                                                     |     0.004 |
|                 ramloop[0].ram.r                                                                                             |     0.004 |
|                   prim_init.ram                                                                                              |     0.004 |
|     MatchedFilter_Q                                                                                                          |     0.012 |
|       BlkMem                                                                                                                 |     0.004 |
|         U0                                                                                                                   |     0.004 |
|           inst_blk_mem_gen                                                                                                   |     0.004 |
|             gnativebmg.native_blk_mem_gen                                                                                    |     0.004 |
|               valid.cstr                                                                                                     |     0.004 |
|                 ramloop[0].ram.r                                                                                             |     0.004 |
|                   prim_init.ram                                                                                              |     0.004 |
|     Transmitter                                                                                                              |    <0.001 |
|   ModemTransmitter                                                                                                           |     0.021 |
|     CharBuffer                                                                                                               |    <0.001 |
|       theBuffer_reg_0_31_0_5                                                                                                 |    <0.001 |
|       theBuffer_reg_0_31_6_7                                                                                                 |    <0.001 |
|     IQ_Serializer                                                                                                            |    <0.001 |
|     PulseShaper_I                                                                                                            |     0.010 |
|       FIR                                                                                                                    |     0.010 |
|         U0                                                                                                                   |     0.010 |
|           i_synth                                                                                                            |     0.010 |
|             g_polyphase_interpolation.i_polyphase_interpolation                                                              |     0.010 |
|               g_opbuff.i_buffer                                                                                              |     0.001 |
|                 gen_dram.ram_reg_0_31_0_0                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_10_10                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_11_11                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_12_12                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_13_13                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_14_14                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_15_15                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_1_1                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_2_2                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_3_3                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_4_4                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_5_5                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_6_6                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_7_7                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_8_8                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_9_9                                                                                    |    <0.001 |
|               g_opbuff.i_latch_op_src_sel                                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[10].g_addsub.i_delay                                                  |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data                                        |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[9].g_addsup.i_delay                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_latch_op_sym_pair.i_latch_op                                                        |    <0.001 |
|               g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_phase_max                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum                                     |     0.003 |
|                 i_add_accum                                                                                                  |     0.003 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].g_add_bypass.i_pre_add_bypass             |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].g_addsub.i_pre_add_addsub                 |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].g_coef.i_coef_addr                        |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].i_madd                                    |     0.003 |
|                 i_addsub_mult_add                                                                                            |     0.003 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                       |     0.001 |
|                 g_individual.i_mem_a                                                                                         |     0.001 |
|               g_semi_parallel_and_smac.i_accumulate                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_accumulate_last                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_data_in                                                                             |    <0.001 |
|               g_semi_parallel_and_smac.i_first_phase_dly                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_load                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.i_phase_2lst_dly                                                                      |    <0.001 |
|               g_semi_parallel_and_smac.i_phase_max_dly                                                                       |    <0.001 |
|     PulseShaper_Q                                                                                                            |     0.010 |
|       FIR                                                                                                                    |     0.010 |
|         U0                                                                                                                   |     0.010 |
|           i_synth                                                                                                            |     0.010 |
|             g_polyphase_interpolation.i_polyphase_interpolation                                                              |     0.010 |
|               g_opbuff.i_buffer                                                                                              |     0.001 |
|                 gen_dram.ram_reg_0_31_0_0                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_10_10                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_11_11                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_12_12                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_13_13                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_14_14                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_15_15                                                                                  |    <0.001 |
|                 gen_dram.ram_reg_0_31_1_1                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_2_2                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_3_3                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_4_4                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_5_5                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_6_6                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_7_7                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_8_8                                                                                    |    <0.001 |
|                 gen_dram.ram_reg_0_31_9_9                                                                                    |    <0.001 |
|               g_opbuff.i_latch_op_src_sel                                                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[10].g_addsub.i_delay                                                  |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data                                        |    <0.001 |
|               g_semi_parallel_and_smac.g_cntrl_signals[9].g_addsup.i_delay                                                   |    <0.001 |
|               g_semi_parallel_and_smac.g_latch_op_sym_pair.i_latch_op                                                        |    <0.001 |
|               g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_phase_max                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result                                                    |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym      |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                        |    <0.001 |
|                 g_buff.i_buff                                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum                                     |     0.003 |
|                 i_add_accum                                                                                                  |     0.003 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].g_add_bypass.i_pre_add_bypass             |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].g_addsub.i_pre_add_addsub                 |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].g_coef.i_coef_addr                        |     0.000 |
|               g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].i_madd                                    |     0.003 |
|                 i_addsub_mult_add                                                                                            |     0.003 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                       |    <0.001 |
|                 g_individual.g_mem_b.i_mem_b                                                                                 |    <0.001 |
|                 g_individual.i_mem_a                                                                                         |    <0.001 |
|               g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                       |     0.001 |
|                 g_individual.i_mem_a                                                                                         |     0.001 |
|               g_semi_parallel_and_smac.i_accumulate                                                                          |    <0.001 |
|               g_semi_parallel_and_smac.i_accumulate_last                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_data_in                                                                             |    <0.001 |
|               g_semi_parallel_and_smac.i_first_phase_dly                                                                     |    <0.001 |
|               g_semi_parallel_and_smac.i_load                                                                                |    <0.001 |
|               g_semi_parallel_and_smac.i_phase_2lst_dly                                                                      |    <0.001 |
|               g_semi_parallel_and_smac.i_phase_max_dly                                                                       |    <0.001 |
|     Receiver                                                                                                                 |    <0.001 |
|   SymbolClk                                                                                                                  |    <0.001 |
+------------------------------------------------------------------------------------------------------------------------------+-----------+


