verilog work "divisorfrecuencia.v"
verilog work "FSM_7_Seg.v"
verilog work "FSM_7_Seg_Test_Bench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
