

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 14:59:33 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D1
    * Solution:       comb_0 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |             |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                            |     -|  0.00|      125|  1.250e+03|         -|      126|     -|        no|  4 (~0%)|  488 (19%)|  10434 (1%)|  27419 (10%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_37_1  |     -|  0.29|        9|     90.000|         -|        9|     -|        no|        -|    52 (2%)|   998 (~0%)|    3272 (1%)|    -|
    |  o VITIS_LOOP_37_1               |     -|  7.30|        7|     70.000|         2|        1|     7|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_62_5  |     -|  0.17|       18|    180.000|         -|       18|     -|        no|        -|    92 (3%)|  1327 (~0%)|    5793 (2%)|    -|
    |  o VITIS_LOOP_62_5               |     -|  7.30|       16|    160.000|         3|        1|    15|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_88_9  |     -|  0.41|        8|     80.000|         -|        8|     -|        no|        -|    48 (1%)|   855 (~0%)|    2852 (1%)|    -|
    |  o VITIS_LOOP_88_9               |     -|  7.30|        6|     60.000|         2|        1|     6|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d1.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d1.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d1.cpp:149:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d1.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d1.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d1.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d1.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d1.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d1.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d1.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d1.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d1.cpp:151:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d1.cpp:149:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d1.cpp:151:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d1.cpp:149:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                           | 488 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U288      | 4   |        | mul_ln120    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U288      | 4   |        | mul_ln114    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U289      | 4   |        | mul_ln115    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U290      | 4   |        | mul_ln116    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291      | 4   |        | mul_ln117    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U289      | 4   |        | mul_ln121    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U292      | 4   |        | mul_ln114_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U293      | 4   |        | mul_ln115_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U294      | 4   |        | mul_ln116_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U295      | 4   |        | mul_ln117_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U290      | 4   |        | mul_ln121_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296      | 4   |        | mul_ln114_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U297      | 4   |        | mul_ln115_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298      | 4   |        | mul_ln116_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299      | 4   |        | mul_ln117_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291      | 4   |        | mul_ln120_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300      | 4   |        | mul_ln114_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U301      | 4   |        | mul_ln115_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302      | 4   |        | mul_ln116_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U292      | 4   |        | mul_ln120_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303      | 4   |        | mul_ln114_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304      | 4   |        | mul_ln115_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305      | 4   |        | mul_ln116_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U293      | 4   |        | mul_ln120_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306      | 4   |        | mul_ln114_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307      | 4   |        | mul_ln115_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308      | 4   |        | mul_ln116_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U294      | 4   |        | mul_ln120_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309      | 4   |        | mul_ln114_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310      | 4   |        | mul_ln115_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U295      | 4   |        | mul_ln120_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311      | 4   |        | mul_ln114_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312      | 4   |        | mul_ln115_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296      | 4   |        | mul_ln120_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313      | 4   |        | mul_ln114_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U297      | 4   |        | mul_ln120_7  | mul | auto   | 0       |
|   add_ln120_fu_1295_p2           | -   |        | add_ln120    | add | fabric | 0       |
|   add_ln120_1_fu_1301_p2         | -   |        | add_ln120_1  | add | fabric | 0       |
|   add_ln120_2_fu_1315_p2         | -   |        | add_ln120_2  | add | fabric | 0       |
|   add_ln120_3_fu_1321_p2         | -   |        | add_ln120_3  | add | fabric | 0       |
|   add_ln120_4_fu_1327_p2         | -   |        | add_ln120_4  | add | fabric | 0       |
|   add_ln120_5_fu_1341_p2         | -   |        | add_ln120_5  | add | fabric | 0       |
|   add_ln120_7_fu_1347_p2         | -   |        | add_ln120_7  | add | fabric | 0       |
|   add_ln120_8_fu_1353_p2         | -   |        | add_ln120_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U314      | 4   |        | mul_ln115_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315      | 4   |        | mul_ln116_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U316      | 4   |        | mul_ln117_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U317      | 4   |        | mul_ln118    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298      | 4   |        | mul_ln121_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U318      | 4   |        | mul_ln116_7  | mul | auto   | 0       |
|   add_ln116_fu_1683_p2           | -   |        | add_ln116    | add | fabric | 0       |
|   add_ln116_1_fu_1689_p2         | -   |        | add_ln116_1  | add | fabric | 0       |
|   add_ln116_2_fu_1703_p2         | -   |        | add_ln116_2  | add | fabric | 0       |
|   add_ln116_3_fu_1709_p2         | -   |        | add_ln116_3  | add | fabric | 0       |
|   add_ln116_4_fu_1715_p2         | -   |        | add_ln116_4  | add | fabric | 0       |
|   add_ln116_5_fu_1729_p2         | -   |        | add_ln116_5  | add | fabric | 0       |
|   add_ln116_8_fu_1735_p2         | -   |        | add_ln116_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U319      | 4   |        | mul_ln117_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U320      | 4   |        | mul_ln118_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299      | 4   |        | mul_ln121_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U321      | 4   |        | mul_ln117_5  | mul | auto   | 0       |
|   add_ln117_5_fu_1783_p2         | -   |        | add_ln117_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U322      | 4   |        | mul_ln118_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300      | 4   |        | mul_ln121_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U323      | 4   |        | mul_ln118_3  | mul | auto   | 0       |
|   add_ln118_fu_1795_p2           | -   |        | add_ln118    | add | fabric | 0       |
|   add_ln118_1_fu_1801_p2         | -   |        | add_ln118_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U301      | 4   |        | mul_ln119    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302      | 4   |        | mul_ln121_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303      | 4   |        | mul_ln119_1  | mul | auto   | 0       |
|   add_ln119_fu_1389_p2           | -   |        | add_ln119    | add | fabric | 0       |
|   arr_77_fu_1835_p2              | -   |        | arr_77       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U304      | 4   |        | mul_ln121_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305      | 4   |        | mul_ln121_7  | mul | auto   | 0       |
|   add_ln121_fu_1407_p2           | -   |        | add_ln121    | add | fabric | 0       |
|   add_ln121_1_fu_1413_p2         | -   |        | add_ln121_1  | add | fabric | 0       |
|   add_ln121_2_fu_1427_p2         | -   |        | add_ln121_2  | add | fabric | 0       |
|   add_ln121_3_fu_1433_p2         | -   |        | add_ln121_3  | add | fabric | 0       |
|   add_ln121_4_fu_1439_p2         | -   |        | add_ln121_4  | add | fabric | 0       |
|   add_ln121_5_fu_1453_p2         | -   |        | add_ln121_5  | add | fabric | 0       |
|   add_ln121_7_fu_1459_p2         | -   |        | add_ln121_7  | add | fabric | 0       |
|   add_ln121_8_fu_1465_p2         | -   |        | add_ln121_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U324      | 4   |        | mul_ln122    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U325      | 4   |        | mul_ln122_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U326      | 4   |        | mul_ln122_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U327      | 4   |        | mul_ln122_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U328      | 4   |        | mul_ln122_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U329      | 4   |        | mul_ln122_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U330      | 4   |        | mul_ln122_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U331      | 4   |        | mul_ln123    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U332      | 4   |        | mul_ln123_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U333      | 4   |        | mul_ln123_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U334      | 4   |        | mul_ln123_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U335      | 4   |        | mul_ln123_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U336      | 4   |        | mul_ln123_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U337      | 4   |        | mul_ln124    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U338      | 4   |        | mul_ln124_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U339      | 4   |        | mul_ln124_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U340      | 4   |        | mul_ln124_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U341      | 4   |        | mul_ln124_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U342      | 4   |        | mul_ln125    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U343      | 4   |        | mul_ln125_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U344      | 4   |        | mul_ln125_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U345      | 4   |        | mul_ln125_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306      | 4   |        | mul_ln126    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307      | 4   |        | mul_ln126_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308      | 4   |        | mul_ln126_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309      | 4   |        | mul_ln127    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310      | 4   |        | mul_ln127_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311      | 4   |        | mul_ln128    | mul | auto   | 0       |
|   arr_80_fu_1872_p2              | -   |        | arr_80       | add | fabric | 0       |
|   add_ln130_fu_1891_p2           | -   |        | add_ln130    | add | fabric | 0       |
|   add_ln130_1_fu_1897_p2         | -   |        | add_ln130_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U312      | 4   |        | mul_ln130    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313      | 4   |        | mul_ln130_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314      | 4   |        | mul_ln130_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315      | 4   |        | mul_ln130_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U316      | 4   |        | mul_ln130_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U317      | 4   |        | mul_ln130_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U318      | 4   |        | mul_ln130_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U319      | 4   |        | mul_ln130_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U320      | 4   |        | mul_ln130_8  | mul | auto   | 0       |
|   add_ln130_2_fu_1543_p2         | -   |        | add_ln130_2  | add | fabric | 0       |
|   add_ln130_3_fu_1553_p2         | -   |        | add_ln130_3  | add | fabric | 0       |
|   add_ln130_4_fu_1559_p2         | -   |        | add_ln130_4  | add | fabric | 0       |
|   add_ln130_5_fu_1569_p2         | -   |        | add_ln130_5  | add | fabric | 0       |
|   add_ln130_41_fu_1945_p2        | -   |        | add_ln130_41 | add | fabric | 0       |
|   add_ln130_6_fu_1949_p2         | -   |        | add_ln130_6  | add | fabric | 0       |
|   add_ln130_7_fu_1575_p2         | -   |        | add_ln130_7  | add | fabric | 0       |
|   add_ln130_8_fu_1585_p2         | -   |        | add_ln130_8  | add | fabric | 0       |
|   add_ln130_12_fu_1982_p2        | -   |        | add_ln130_12 | add | fabric | 0       |
|   add_ln130_35_fu_1996_p2        | -   |        | add_ln130_35 | add | fabric | 0       |
|   add_ln130_11_fu_2002_p2        | -   |        | add_ln130_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U346      | 4   |        | mul_ln130_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U347      | 4   |        | mul_ln130_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U348      | 4   |        | mul_ln130_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U349      | 4   |        | mul_ln130_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U350      | 4   |        | mul_ln130_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U351      | 4   |        | mul_ln130_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U352      | 4   |        | mul_ln130_15 | mul | auto   | 0       |
|   add_ln130_13_fu_2092_p2        | -   |        | add_ln130_13 | add | fabric | 0       |
|   add_ln130_14_fu_2102_p2        | -   |        | add_ln130_14 | add | fabric | 0       |
|   add_ln130_15_fu_2112_p2        | -   |        | add_ln130_15 | add | fabric | 0       |
|   add_ln130_16_fu_2118_p2        | -   |        | add_ln130_16 | add | fabric | 0       |
|   add_ln130_17_fu_2128_p2        | -   |        | add_ln130_17 | add | fabric | 0       |
|   add_ln130_18_fu_2138_p2        | -   |        | add_ln130_18 | add | fabric | 0       |
|   add_ln130_20_fu_2148_p2        | -   |        | add_ln130_20 | add | fabric | 0       |
|   add_ln130_19_fu_2870_p2        | -   |        | add_ln130_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U353      | 4   |        | mul_ln130_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U354      | 4   |        | mul_ln130_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U355      | 4   |        | mul_ln130_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U356      | 4   |        | mul_ln130_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U357      | 4   |        | mul_ln130_20 | mul | auto   | 0       |
|   add_ln130_21_fu_2194_p2        | -   |        | add_ln130_21 | add | fabric | 0       |
|   add_ln130_22_fu_2204_p2        | -   |        | add_ln130_22 | add | fabric | 0       |
|   add_ln130_23_fu_2214_p2        | -   |        | add_ln130_23 | add | fabric | 0       |
|   add_ln130_24_fu_2909_p2        | -   |        | add_ln130_24 | add | fabric | 0       |
|   add_ln130_42_fu_2919_p2        | -   |        | add_ln130_42 | add | fabric | 0       |
|   add_ln130_26_fu_2924_p2        | -   |        | add_ln130_26 | add | fabric | 0       |
|   add_ln130_40_fu_2938_p2        | -   |        | add_ln130_40 | add | fabric | 0       |
|   add_ln130_25_fu_2943_p2        | -   |        | add_ln130_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U358      | 4   |        | mul_ln130_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359      | 4   |        | mul_ln130_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U360      | 4   |        | mul_ln130_23 | mul | auto   | 0       |
|   add_ln130_27_fu_2240_p2        | -   |        | add_ln130_27 | add | fabric | 0       |
|   add_ln130_28_fu_2979_p2        | -   |        | add_ln130_28 | add | fabric | 0       |
|   add_ln130_30_fu_2989_p2        | -   |        | add_ln130_30 | add | fabric | 0       |
|   add_ln130_29_fu_3259_p2        | -   |        | add_ln130_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U361      | 4   |        | mul_ln130_24 | mul | auto   | 0       |
|   add_ln130_36_fu_3295_p2        | -   |        | add_ln130_36 | add | fabric | 0       |
|   add_ln130_31_fu_3305_p2        | -   |        | add_ln130_31 | add | fabric | 0       |
|   add_ln115_fu_2250_p2           | -   |        | add_ln115    | add | fabric | 0       |
|   add_ln115_1_fu_2256_p2         | -   |        | add_ln115_1  | add | fabric | 0       |
|   add_ln115_2_fu_2270_p2         | -   |        | add_ln115_2  | add | fabric | 0       |
|   add_ln115_3_fu_2276_p2         | -   |        | add_ln115_3  | add | fabric | 0       |
|   add_ln115_6_fu_2302_p2         | -   |        | add_ln115_6  | add | fabric | 0       |
|   add_ln115_8_fu_2308_p2         | -   |        | add_ln115_8  | add | fabric | 0       |
|   add_ln115_9_fu_2314_p2         | -   |        | add_ln115_9  | add | fabric | 0       |
|   add_ln130_37_fu_3347_p2        | -   |        | add_ln130_37 | add | fabric | 0       |
|   add_ln114_fu_2320_p2           | -   |        | add_ln114    | add | fabric | 0       |
|   add_ln114_1_fu_2326_p2         | -   |        | add_ln114_1  | add | fabric | 0       |
|   add_ln114_2_fu_2340_p2         | -   |        | add_ln114_2  | add | fabric | 0       |
|   add_ln114_3_fu_2346_p2         | -   |        | add_ln114_3  | add | fabric | 0       |
|   add_ln114_6_fu_2372_p2         | -   |        | add_ln114_6  | add | fabric | 0       |
|   add_ln114_8_fu_2378_p2         | -   |        | add_ln114_8  | add | fabric | 0       |
|   add_ln114_9_fu_2384_p2         | -   |        | add_ln114_9  | add | fabric | 0       |
|   add_ln130_38_fu_3395_p2        | -   |        | add_ln130_38 | add | fabric | 0       |
|   add_ln130_34_fu_3482_p2        | -   |        | add_ln130_34 | add | fabric | 0       |
|   out1_w_fu_3510_p2              | -   |        | out1_w       | add | fabric | 0       |
|   add_ln131_fu_3519_p2           | -   |        | add_ln131    | add | fabric | 0       |
|   add_ln127_fu_1591_p2           | -   |        | add_ln127    | add | fabric | 0       |
|   out1_w_1_fu_3540_p2            | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln125_fu_2510_p2           | -   |        | add_ln125    | add | fabric | 0       |
|   add_ln125_1_fu_2516_p2         | -   |        | add_ln125_1  | add | fabric | 0       |
|   add_ln133_1_fu_2556_p2         | -   |        | add_ln133_1  | add | fabric | 0       |
|   add_ln133_2_fu_2568_p2         | -   |        | add_ln133_2  | add | fabric | 0       |
|   add_ln124_fu_2590_p2           | -   |        | add_ln124    | add | fabric | 0       |
|   add_ln134_1_fu_3010_p2         | -   |        | add_ln134_1  | add | fabric | 0       |
|   add_ln134_2_fu_3022_p2         | -   |        | add_ln134_2  | add | fabric | 0       |
|   add_ln135_1_fu_3069_p2         | -   |        | add_ln135_1  | add | fabric | 0       |
|   add_ln135_2_fu_3081_p2         | -   |        | add_ln135_2  | add | fabric | 0       |
|   add_ln122_2_fu_2670_p2         | -   |        | add_ln122_2  | add | fabric | 0       |
|   add_ln122_3_fu_2676_p2         | -   |        | add_ln122_3  | add | fabric | 0       |
|   add_ln122_4_fu_2690_p2         | -   |        | add_ln122_4  | add | fabric | 0       |
|   add_ln122_6_fu_2700_p2         | -   |        | add_ln122_6  | add | fabric | 0       |
|   add_ln136_1_fu_3129_p2         | -   |        | add_ln136_1  | add | fabric | 0       |
|   add_ln136_2_fu_3141_p2         | -   |        | add_ln136_2  | add | fabric | 0       |
|   out1_w_7_fu_3177_p2            | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln138_fu_3185_p2           | -   |        | add_ln138    | add | fabric | 0       |
|   add_ln138_7_fu_1629_p2         | -   |        | add_ln138_7  | add | fabric | 0       |
|   add_ln138_12_fu_3550_p2        | -   |        | add_ln138_12 | add | fabric | 0       |
|   out1_w_8_fu_3560_p2            | -   |        | out1_w_8     | add | fabric | 0       |
|   add_ln139_fu_3573_p2           | -   |        | add_ln139    | add | fabric | 0       |
|   add_ln139_1_fu_2754_p2         | -   |        | add_ln139_1  | add | fabric | 0       |
|   out1_w_9_fu_3594_p2            | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln140_fu_2807_p2           | -   |        | add_ln140    | add | fabric | 0       |
|   add_ln140_1_fu_2813_p2         | -   |        | add_ln140_1  | add | fabric | 0       |
|   add_ln141_fu_2819_p2           | -   |        | add_ln141    | add | fabric | 0       |
|   add_ln142_1_fu_3421_p2         | -   |        | add_ln142_1  | add | fabric | 0       |
|   add_ln143_fu_3432_p2           | -   |        | add_ln143    | add | fabric | 0       |
|   add_ln144_fu_3444_p2           | -   |        | add_ln144    | add | fabric | 0       |
|   out1_w_15_fu_3601_p2           | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2            | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2            | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_37_1 | 52  |        |              |     |        |         |
|    empty_fu_534_p2               | -   |        | empty        | add | fabric | 0       |
|    empty_37_fu_540_p2            | -   |        | empty_37     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37      | 4   |        | mul_ln50     | mul | auto   | 0       |
|    arr_fu_614_p2                 | -   |        | arr          | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38      | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|    arr_62_fu_659_p2              | -   |        | arr_62       | add | fabric | 0       |
|    sub_ln36_9_fu_669_p2          | -   |        | sub_ln36_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U40      | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|    arr_63_fu_989_p2              | -   |        | arr_63       | add | fabric | 0       |
|    sub_ln36_10_fu_685_p2         | -   |        | sub_ln36_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U41      | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|    arr_64_fu_1046_p2             | -   |        | arr_64       | add | fabric | 0       |
|    sub_ln36_fu_705_p2            | -   |        | sub_ln36     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42      | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|    arr_65_fu_1102_p2             | -   |        | arr_65       | add | fabric | 0       |
|    sub_ln36_1_fu_1111_p2         | -   |        | sub_ln36_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U43      | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|    arr_66_fu_1166_p2             | -   |        | arr_66       | add | fabric | 0       |
|    tmp_7_fu_1181_p17             | -   |        | sub_ln36_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U44      | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|    arr_67_fu_1217_p2             | -   |        | arr_67       | add | fabric | 0       |
|    arr_68_fu_753_p2              | -   |        | arr_68       | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39      | 4   |        | mul_ln52     | mul | auto   | 0       |
|    arr_69_fu_798_p2              | -   |        | arr_69       | add | fabric | 0       |
|    sub_ln36_11_fu_808_p2         | -   |        | sub_ln36_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U45      | 4   |        | mul_ln52_1   | mul | auto   | 0       |
|    arr_70_fu_1279_p2             | -   |        | arr_70       | add | fabric | 0       |
|    sub_ln36_12_fu_824_p2         | -   |        | sub_ln36_12  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U46      | 4   |        | mul_ln52_2   | mul | auto   | 0       |
|    arr_71_fu_1336_p2             | -   |        | arr_71       | add | fabric | 0       |
|    sub_ln36_3_fu_844_p2          | -   |        | sub_ln36_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U47      | 4   |        | mul_ln52_3   | mul | auto   | 0       |
|    arr_72_fu_1392_p2             | -   |        | arr_72       | add | fabric | 0       |
|    sub_ln36_4_fu_1401_p2         | -   |        | sub_ln36_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U48      | 4   |        | mul_ln52_4   | mul | auto   | 0       |
|    arr_73_fu_1456_p2             | -   |        | arr_73       | add | fabric | 0       |
|    tmp_10_fu_1471_p17            | -   |        | sub_ln36_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U49      | 4   |        | mul_ln52_5   | mul | auto   | 0       |
|    arr_74_fu_1507_p2             | -   |        | arr_74       | add | fabric | 0       |
|    add_ln37_fu_872_p2            | -   |        | add_ln37     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_62_5 | 92  |        |              |     |        |         |
|    add_ln68_fu_887_p2            | -   |        | add_ln68     | add | fabric | 0       |
|    k1_1_fu_1395_p2               | -   |        | k1_1         | add | fabric | 0       |
|    k_1_36_fu_1427_p2             | -   |        | k_1_36       | add | fabric | 0       |
|    tmp_fu_1459_p2                | -   |        | tmp          | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U115     | 4   |        | tmp15        | mul | auto   | 0       |
|    add_ln70_fu_1470_p2           | -   |        | add_ln70     | add | fabric | 0       |
|    empty_fu_951_p2               | -   |        | empty        | add | fabric | 0       |
|    add_ln80_fu_991_p2            | -   |        | add_ln80     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U93      | 4   |        | mul_ln80     | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U94      | 4   |        | mul_ln80_1   | mul | auto   | 0       |
|    sub_ln80_3_fu_1092_p2         | -   |        | sub_ln80_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U95      | 4   |        | mul_ln80_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U96      | 4   |        | mul_ln80_3   | mul | auto   | 0       |
|    k3_fu_1151_p2                 | -   |        | k3           | sub | fabric | 0       |
|    sub_ln80_4_fu_1157_p2         | -   |        | sub_ln80_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U97      | 4   |        | mul_ln80_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U98      | 4   |        | mul_ln80_5   | mul | auto   | 0       |
|    k3_1_fu_1173_p2               | -   |        | k3_1         | sub | fabric | 0       |
|    sub_ln80_fu_1183_p2           | -   |        | sub_ln80     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U99      | 4   |        | mul_ln80_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U100     | 4   |        | mul_ln80_7   | mul | auto   | 0       |
|    sub_ln36_fu_1199_p2           | -   |        | sub_ln36     | sub | fabric | 0       |
|    sub_ln80_1_fu_1716_p2         | -   |        | sub_ln80_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U101     | 4   |        | mul_ln80_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U102     | 4   |        | mul_ln80_9   | mul | auto   | 0       |
|    sub_ln36_1_fu_1215_p2         | -   |        | sub_ln36_1   | sub | fabric | 0       |
|    tmp_23_fu_1885_p17            | -   |        | sub_ln80_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U103     | 4   |        | mul_ln80_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U104     | 4   |        | mul_ln80_11  | mul | auto   | 0       |
|    sub_ln36_2_fu_1231_p2         | -   |        | sub_ln36_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U105     | 4   |        | mul_ln80_12  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U106     | 4   |        | mul_ln80_13  | mul | auto   | 0       |
|    sub_ln36_3_fu_1247_p2         | -   |        | sub_ln36_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U107     | 4   |        | mul_ln80_14  | mul | auto   | 0       |
|    arr_40_fu_2024_p2             | -   |        | arr_40       | add | fabric | 0       |
|    sub_ln36_4_fu_1263_p2         | -   |        | sub_ln36_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U108     | 4   |        | mul_ln80_15  | mul | auto   | 0       |
|    arr_41_fu_2076_p2             | -   |        | arr_41       | add | fabric | 0       |
|    sub_ln36_5_fu_2085_p2         | -   |        | sub_ln36_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U109     | 4   |        | mul_ln80_16  | mul | auto   | 0       |
|    arr_42_fu_2136_p2             | -   |        | arr_42       | add | fabric | 0       |
|    sub_ln36_9_fu_2145_p2         | -   |        | sub_ln36_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U110     | 4   |        | mul_ln80_17  | mul | auto   | 0       |
|    arr_43_fu_2196_p2             | -   |        | arr_43       | add | fabric | 0       |
|    sub_ln36_10_fu_2205_p2        | -   |        | sub_ln36_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U111     | 4   |        | mul_ln80_18  | mul | auto   | 0       |
|    arr_44_fu_2335_p2             | -   |        | arr_44       | add | fabric | 0       |
|    sub_ln36_6_fu_2214_p2         | -   |        | sub_ln36_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U112     | 4   |        | mul_ln80_19  | mul | auto   | 0       |
|    arr_45_fu_2383_p2             | -   |        | arr_45       | add | fabric | 0       |
|    sub_ln36_7_fu_2392_p2         | -   |        | sub_ln36_7   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U113     | 4   |        | mul_ln80_20  | mul | auto   | 0       |
|    arr_46_fu_2439_p2             | -   |        | arr_46       | add | fabric | 0       |
|    tmp_32_fu_2454_p17            | -   |        | sub_ln36_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U114     | 4   |        | mul_ln80_21  | mul | auto   | 0       |
|    arr_47_fu_2482_p2             | -   |        | arr_47       | add | fabric | 0       |
|    add_ln62_fu_1325_p2           | -   |        | add_ln62     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_88_9 | 48  |        |              |     |        |         |
|    empty_fu_529_p2               | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U203     | 4   |        | mul_ln103    | mul | auto   | 0       |
|    add_ln103_fu_604_p2           | -   |        | add_ln103    | add | fabric | 0       |
|    tmp_2_fu_616_p7               | -   |        | sub_ln103    | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U204     | 4   |        | mul_ln103_1  | mul | auto   | 0       |
|    add_ln103_1_fu_942_p2         | -   |        | add_ln103_1  | add | fabric | 0       |
|    tmp_3_fu_639_p17              | -   |        | sub_ln103_1  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U205     | 4   |        | mul_ln103_2  | mul | auto   | 0       |
|    add_ln103_2_fu_960_p2         | -   |        | add_ln103_2  | add | fabric | 0       |
|    tmp_4_fu_682_p17              | -   |        | sub_ln103_2  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U206     | 4   |        | mul_ln103_3  | mul | auto   | 0       |
|    add_ln103_3_fu_978_p2         | -   |        | add_ln103_3  | add | fabric | 0       |
|    tmp_5_fu_725_p17              | -   |        | sub_ln103_3  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U207     | 4   |        | mul_ln103_4  | mul | auto   | 0       |
|    add_ln103_4_fu_996_p2         | -   |        | add_ln103_4  | add | fabric | 0       |
|    tmp_6_fu_768_p17              | -   |        | sub_ln103_4  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U208     | 4   |        | mul_ln103_5  | mul | auto   | 0       |
|    add_ln103_5_fu_1014_p2        | -   |        | add_ln103_5  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U209     | 4   |        | mul_ln106    | mul | auto   | 0       |
|    add_ln106_fu_1049_p2          | -   |        | add_ln106    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U210     | 4   |        | mul_ln106_1  | mul | auto   | 0       |
|    add_ln106_1_fu_1078_p2        | -   |        | add_ln106_1  | add | fabric | 0       |
|    sub_ln98_3_fu_859_p2          | -   |        | sub_ln98_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U211     | 4   |        | mul_ln106_2  | mul | auto   | 0       |
|    add_ln106_2_fu_1140_p2        | -   |        | add_ln106_2  | add | fabric | 0       |
|    sub_ln98_fu_875_p2            | -   |        | sub_ln98     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U212     | 4   |        | mul_ln106_3  | mul | auto   | 0       |
|    add_ln106_3_fu_1201_p2        | -   |        | add_ln106_3  | add | fabric | 0       |
|    sub_ln98_1_fu_1210_p2         | -   |        | sub_ln98_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U213     | 4   |        | mul_ln106_4  | mul | auto   | 0       |
|    add_ln106_4_fu_1267_p2        | -   |        | add_ln106_4  | add | fabric | 0       |
|    tmp_11_fu_1282_p17            | -   |        | sub_ln98_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U214     | 4   |        | mul_ln106_5  | mul | auto   | 0       |
|    add_ln106_5_fu_1319_p2        | -   |        | add_ln106_5  | add | fabric | 0       |
|    add_ln88_fu_903_p2            | -   |        | add_ln88     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |              |     |        |         |
|    add_ln149_fu_280_p2           | -   |        | add_ln149    | add | fabric | 0       |
+----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d1.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d1.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d1.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d1.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d1.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d1.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d1.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d1.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d1.cpp:39 in test         |
| unroll          |                                                  | d1.cpp:42 in test         |
| pipeline        | II = 1                                           | d1.cpp:46 in test         |
| unroll          |                                                  | d1.cpp:49 in test         |
| pipeline        | II = 1                                           | d1.cpp:64 in test         |
| unroll          |                                                  | d1.cpp:67 in test         |
| pipeline        | II = 1                                           | d1.cpp:74 in test         |
| unroll          |                                                  | d1.cpp:77 in test         |
| pipeline        | II = 1                                           | d1.cpp:90 in test         |
| unroll          |                                                  | d1.cpp:93 in test         |
| pipeline        | II = 1                                           | d1.cpp:97 in test         |
| unroll          |                                                  | d1.cpp:100 in test        |
+-----------------+--------------------------------------------------+---------------------------+


