set ::env(PROJECT_NAME) esoc
set ::env(DESIGN_TOP) esoc
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/esoc/trunk/Sources/logixa
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/esoc/trunk/Sources/logixa/esoc.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

