
*** Running vivado
    with args -log ila_led.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_led.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ila_led.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 620.906 ; gain = 0.000
INFO: [Synth 8-638] synthesizing module 'ila_led' [e:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.srcs/sources_1/ip/ila_led/synth/ila_led.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'ila_led' (46#1) [e:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.srcs/sources_1/ip/ila_led/synth/ila_led.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 727.191 ; gain = 106.285
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 727.191 ; gain = 106.285
INFO: [Device 21-403] Loading part xczu2eg-sfva625-1-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1148.387 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:46 ; elapsed = 00:02:52 . Memory (MB): peak = 1148.387 ; gain = 527.480
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:46 ; elapsed = 00:02:52 . Memory (MB): peak = 1148.387 ; gain = 527.480
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:52 . Memory (MB): peak = 1148.387 ; gain = 527.480
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:02:54 . Memory (MB): peak = 1148.387 ; gain = 527.480
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:03:05 . Memory (MB): peak = 1148.387 ; gain = 527.480
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:03:55 . Memory (MB): peak = 1765.051 ; gain = 1144.145
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:03:58 . Memory (MB): peak = 1824.289 ; gain = 1203.383
Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:03:59 . Memory (MB): peak = 1824.289 ; gain = 1203.383
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:03:59 . Memory (MB): peak = 1824.289 ; gain = 1203.383
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:03:59 . Memory (MB): peak = 1824.289 ; gain = 1203.383
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:37 ; elapsed = 00:04:00 . Memory (MB): peak = 1824.289 ; gain = 1203.383
Finished Renaming Generated Ports : Time (s): cpu = 00:02:37 ; elapsed = 00:04:00 . Memory (MB): peak = 1824.289 ; gain = 1203.383
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:04:00 . Memory (MB): peak = 1824.289 ; gain = 1203.383
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:04:00 . Memory (MB): peak = 1824.289 ; gain = 1203.383

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    13|
|2     |CFGLUT5  |    37|
|3     |LUT1     |    26|
|4     |LUT2     |    50|
|5     |LUT3     |    59|
|6     |LUT4     |    73|
|7     |LUT5     |    79|
|8     |LUT6     |   257|
|9     |MUXF7    |     3|
|10    |RAMB18E2 |     1|
|11    |SRL16E   |     5|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |   889|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:37 ; elapsed = 00:04:00 . Memory (MB): peak = 1824.289 ; gain = 1203.383
synth_design: Time (s): cpu = 00:02:39 ; elapsed = 00:04:04 . Memory (MB): peak = 1827.066 ; gain = 1206.160
