

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_131_1'
================================================================
* Date:           Wed Aug 14 23:15:39 2024

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.160 us|  0.160 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_1  |       38|       38|        15|          1|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    16|        -|        -|    -|
|Expression           |        -|     -|        0|      182|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      235|      150|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1263|    -|
|Register             |        -|     -|    15538|      544|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|    15773|     2139|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|        2|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+-----+-----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+---------------------+---------+----+-----+-----+-----+
    |urem_9ns_7ns_6_13_1_U5631  |urem_9ns_7ns_6_13_1  |        0|   0|  235|  150|    0|
    +---------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                      |                     |        0|   0|  235|  150|    0|
    +---------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------+-------------------------+-----------+
    |            Instance           |          Module         | Expression|
    +-------------------------------+-------------------------+-----------+
    |mul_mul_9ns_10ns_19_4_1_U5632  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5633  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5634  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5635  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5636  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5637  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5638  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5639  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5640  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5641  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5642  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5643  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5644  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5645  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5646  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U5647  |mul_mul_9ns_10ns_19_4_1  |    i0 * i1|
    +-------------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln131_1_fu_1545_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln131_fu_1762_p2       |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1226          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1845          |       and|   0|  0|   2|           1|           1|
    |ap_condition_473           |       and|   0|  0|   2|           1|           1|
    |icmp_ln131_fu_1539_p2      |      icmp|   0|  0|   9|           5|           4|
    |or_ln135_fu_1567_p2        |        or|   0|  0|   9|           9|           1|
    |or_ln136_fu_1580_p2        |        or|   0|  0|   9|           9|           2|
    |or_ln137_fu_1593_p2        |        or|   0|  0|   9|           9|           2|
    |or_ln138_fu_1606_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln139_fu_1619_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln140_fu_1632_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln141_fu_1645_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln142_fu_1658_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln143_fu_1671_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln144_fu_1684_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln145_fu_1697_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln146_fu_1710_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln147_fu_1723_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln148_fu_1736_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln149_fu_1749_p2        |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 182|         159|          65|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter14_phi_ln134_reg_1042  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln135_reg_1057  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln136_reg_1072  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln137_reg_1087  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln138_reg_1102  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln139_reg_1117  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln140_reg_1132  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln141_reg_1147  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln142_reg_1162  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln143_reg_1177  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln144_reg_1192  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln145_reg_1207  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln146_reg_1222  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln147_reg_1237  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln148_reg_1252  |  31|          6|   64|        384|
    |ap_phi_reg_pp0_iter14_phi_ln149_reg_1267  |  31|          6|   64|        384|
    |ap_sig_allocacmp_i0_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_50               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_51               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_52               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_53               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_54               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_55               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_56               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_57               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_58               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_59               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_60               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_61               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_62               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_63               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_64               |   9|          2|    9|         18|
    |ap_sig_allocacmp_i0_load_65               |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar9_load             |   9|          2|    5|         10|
    |i0_fu_180                                 |   9|          2|    9|         18|
    |indvar9_fu_184                            |   9|          2|    5|         10|
    |kernel_x1_blk_n_W                         |   9|          2|    1|          2|
    |x1_0_address0                             |  14|          3|    4|         12|
    |x1_10_address0                            |  14|          3|    4|         12|
    |x1_11_address0                            |  14|          3|    4|         12|
    |x1_12_address0                            |  14|          3|    4|         12|
    |x1_13_address0                            |  14|          3|    4|         12|
    |x1_14_address0                            |  14|          3|    4|         12|
    |x1_15_address0                            |  14|          3|    4|         12|
    |x1_16_address0                            |  14|          3|    4|         12|
    |x1_17_address0                            |  14|          3|    4|         12|
    |x1_18_address0                            |  14|          3|    4|         12|
    |x1_19_address0                            |  14|          3|    4|         12|
    |x1_1_address0                             |  14|          3|    4|         12|
    |x1_20_address0                            |  14|          3|    4|         12|
    |x1_21_address0                            |  14|          3|    4|         12|
    |x1_22_address0                            |  14|          3|    4|         12|
    |x1_23_address0                            |  14|          3|    4|         12|
    |x1_24_address0                            |  14|          3|    4|         12|
    |x1_25_address0                            |  14|          3|    4|         12|
    |x1_26_address0                            |  14|          3|    4|         12|
    |x1_27_address0                            |  14|          3|    4|         12|
    |x1_28_address0                            |  14|          3|    4|         12|
    |x1_29_address0                            |  14|          3|    4|         12|
    |x1_2_address0                             |  14|          3|    4|         12|
    |x1_30_address0                            |  14|          3|    4|         12|
    |x1_31_address0                            |  14|          3|    4|         12|
    |x1_32_address0                            |  14|          3|    4|         12|
    |x1_33_address0                            |  14|          3|    4|         12|
    |x1_34_address0                            |  14|          3|    4|         12|
    |x1_35_address0                            |  14|          3|    4|         12|
    |x1_36_address0                            |  14|          3|    4|         12|
    |x1_37_address0                            |  14|          3|    4|         12|
    |x1_38_address0                            |  14|          3|    4|         12|
    |x1_39_address0                            |  14|          3|    4|         12|
    |x1_3_address0                             |  14|          3|    4|         12|
    |x1_4_address0                             |  14|          3|    4|         12|
    |x1_5_address0                             |  14|          3|    4|         12|
    |x1_6_address0                             |  14|          3|    4|         12|
    |x1_7_address0                             |  14|          3|    4|         12|
    |x1_8_address0                             |  14|          3|    4|         12|
    |x1_9_address0                             |  14|          3|    4|         12|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |1263|        262| 1359|       6974|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |    1|   0|    1|          0|
    |ap_done_reg                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg          |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_phi_ln134_reg_1042  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln135_reg_1057  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln136_reg_1072  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln137_reg_1087  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln138_reg_1102  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln139_reg_1117  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln140_reg_1132  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln141_reg_1147  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln142_reg_1162  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln143_reg_1177  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln144_reg_1192  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln145_reg_1207  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln146_reg_1222  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln147_reg_1237  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln148_reg_1252  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_phi_ln149_reg_1267  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln134_reg_1042  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln135_reg_1057  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln136_reg_1072  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln137_reg_1087  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln138_reg_1102  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln139_reg_1117  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln140_reg_1132  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln141_reg_1147  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln142_reg_1162  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln143_reg_1177  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln144_reg_1192  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln145_reg_1207  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln146_reg_1222  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln147_reg_1237  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln148_reg_1252  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln149_reg_1267  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln134_reg_1042  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln135_reg_1057  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln136_reg_1072  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln137_reg_1087  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln138_reg_1102  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln139_reg_1117  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln140_reg_1132  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln141_reg_1147  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln142_reg_1162  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln143_reg_1177  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln144_reg_1192  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln145_reg_1207  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln146_reg_1222  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln147_reg_1237  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln148_reg_1252  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln149_reg_1267  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln134_reg_1042  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln135_reg_1057  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln136_reg_1072  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln137_reg_1087  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln138_reg_1102  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln139_reg_1117  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln140_reg_1132  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln141_reg_1147  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln142_reg_1162  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln143_reg_1177  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln144_reg_1192  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln145_reg_1207  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln146_reg_1222  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln147_reg_1237  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln148_reg_1252  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln149_reg_1267  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln134_reg_1042  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln135_reg_1057  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln136_reg_1072  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln137_reg_1087  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln138_reg_1102  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln139_reg_1117  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln140_reg_1132  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln141_reg_1147  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln142_reg_1162  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln143_reg_1177  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln144_reg_1192  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln145_reg_1207  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln146_reg_1222  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln147_reg_1237  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln148_reg_1252  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln149_reg_1267  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln134_reg_1042   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln135_reg_1057   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln136_reg_1072   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln137_reg_1087   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln138_reg_1102   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln139_reg_1117   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln140_reg_1132   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln141_reg_1147   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln142_reg_1162   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln143_reg_1177   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln144_reg_1192   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln145_reg_1207   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln146_reg_1222   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln147_reg_1237   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln148_reg_1252   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln149_reg_1267   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln134_reg_1042   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln135_reg_1057   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln136_reg_1072   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln137_reg_1087   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln138_reg_1102   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln139_reg_1117   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln140_reg_1132   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln141_reg_1147   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln142_reg_1162   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln143_reg_1177   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln144_reg_1192   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln145_reg_1207   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln146_reg_1222   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln147_reg_1237   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln148_reg_1252   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln149_reg_1267   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln134_reg_1042   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln135_reg_1057   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln136_reg_1072   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln137_reg_1087   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln138_reg_1102   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln139_reg_1117   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln140_reg_1132   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln141_reg_1147   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln142_reg_1162   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln143_reg_1177   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln144_reg_1192   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln145_reg_1207   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln146_reg_1222   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln147_reg_1237   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln148_reg_1252   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln149_reg_1267   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln134_reg_1042   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln135_reg_1057   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln136_reg_1072   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln137_reg_1087   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln138_reg_1102   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln139_reg_1117   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln140_reg_1132   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln141_reg_1147   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln142_reg_1162   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln143_reg_1177   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln144_reg_1192   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln145_reg_1207   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln146_reg_1222   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln147_reg_1237   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln148_reg_1252   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln149_reg_1267   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln134_reg_1042   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln135_reg_1057   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln136_reg_1072   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln137_reg_1087   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln138_reg_1102   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln139_reg_1117   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln140_reg_1132   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln141_reg_1147   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln142_reg_1162   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln143_reg_1177   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln144_reg_1192   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln145_reg_1207   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln146_reg_1222   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln147_reg_1237   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln148_reg_1252   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln149_reg_1267   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln134_reg_1042   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln135_reg_1057   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln136_reg_1072   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln137_reg_1087   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln138_reg_1102   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln139_reg_1117   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln140_reg_1132   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln141_reg_1147   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln142_reg_1162   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln143_reg_1177   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln144_reg_1192   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln145_reg_1207   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln146_reg_1222   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln147_reg_1237   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln148_reg_1252   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln149_reg_1267   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln134_reg_1042   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln135_reg_1057   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln136_reg_1072   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln137_reg_1087   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln138_reg_1102   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln139_reg_1117   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln140_reg_1132   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln141_reg_1147   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln142_reg_1162   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln143_reg_1177   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln144_reg_1192   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln145_reg_1207   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln146_reg_1222   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln147_reg_1237   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln148_reg_1252   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln149_reg_1267   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln134_reg_1042   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln135_reg_1057   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln136_reg_1072   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln137_reg_1087   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln138_reg_1102   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln139_reg_1117   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln140_reg_1132   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln141_reg_1147   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln142_reg_1162   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln143_reg_1177   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln144_reg_1192   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln145_reg_1207   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln146_reg_1222   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln147_reg_1237   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln148_reg_1252   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln149_reg_1267   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln134_reg_1042   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln135_reg_1057   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln136_reg_1072   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln137_reg_1087   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln138_reg_1102   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln139_reg_1117   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln140_reg_1132   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln141_reg_1147   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln142_reg_1162   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln143_reg_1177   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln144_reg_1192   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln145_reg_1207   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln146_reg_1222   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln147_reg_1237   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln148_reg_1252   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln149_reg_1267   |   64|   0|   64|          0|
    |i0_fu_180                                 |    9|   0|    9|          0|
    |icmp_ln131_reg_2307                       |    1|   0|    1|          0|
    |indvar9_fu_184                            |    5|   0|    5|          0|
    |tmp_1242_reg_2401                         |    4|   0|    4|          0|
    |tmp_1243_reg_2406                         |    4|   0|    4|          0|
    |tmp_1244_reg_2411                         |    4|   0|    4|          0|
    |tmp_1245_reg_2416                         |    4|   0|    4|          0|
    |tmp_1246_reg_2421                         |    4|   0|    4|          0|
    |tmp_1247_reg_2426                         |    4|   0|    4|          0|
    |tmp_1248_reg_2431                         |    4|   0|    4|          0|
    |tmp_1249_reg_2436                         |    4|   0|    4|          0|
    |tmp_1250_reg_2441                         |    4|   0|    4|          0|
    |tmp_1251_reg_2446                         |    4|   0|    4|          0|
    |tmp_1252_reg_2451                         |    4|   0|    4|          0|
    |tmp_1253_reg_2456                         |    4|   0|    4|          0|
    |tmp_1254_reg_2461                         |    4|   0|    4|          0|
    |tmp_1255_reg_2466                         |    4|   0|    4|          0|
    |tmp_1256_reg_2471                         |    4|   0|    4|          0|
    |tmp_reg_2396                              |    4|   0|    4|          0|
    |trunc_ln134_reg_2476                      |    6|   0|    6|          0|
    |icmp_ln131_reg_2307                       |   64|  32|    1|          0|
    |tmp_1242_reg_2401                         |   64|  32|    4|          0|
    |tmp_1243_reg_2406                         |   64|  32|    4|          0|
    |tmp_1244_reg_2411                         |   64|  32|    4|          0|
    |tmp_1245_reg_2416                         |   64|  32|    4|          0|
    |tmp_1246_reg_2421                         |   64|  32|    4|          0|
    |tmp_1247_reg_2426                         |   64|  32|    4|          0|
    |tmp_1248_reg_2431                         |   64|  32|    4|          0|
    |tmp_1249_reg_2436                         |   64|  32|    4|          0|
    |tmp_1250_reg_2441                         |   64|  32|    4|          0|
    |tmp_1251_reg_2446                         |   64|  32|    4|          0|
    |tmp_1252_reg_2451                         |   64|  32|    4|          0|
    |tmp_1253_reg_2456                         |   64|  32|    4|          0|
    |tmp_1254_reg_2461                         |   64|  32|    4|          0|
    |tmp_1255_reg_2466                         |   64|  32|    4|          0|
    |tmp_1256_reg_2471                         |   64|  32|    4|          0|
    |tmp_reg_2396                              |   64|  32|    4|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |15538| 544|14515|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+--------------------------------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+--------------------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk                    |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_rst                    |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_start                  |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_done                   |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_idle                   |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_ready                  |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_131_1|  return value|
|m_axi_kernel_x1_AWVALID   |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWREADY   |   in|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWADDR    |  out|    64|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWID      |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWLEN     |  out|    32|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWSIZE    |  out|     3|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWBURST   |  out|     2|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWLOCK    |  out|     2|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWCACHE   |  out|     4|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWPROT    |  out|     3|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWQOS     |  out|     4|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWREGION  |  out|     4|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_AWUSER    |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_WVALID    |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_WREADY    |   in|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_WDATA     |  out|  1024|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_WSTRB     |  out|   128|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_WLAST     |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_WID       |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_WUSER     |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARVALID   |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARREADY   |   in|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARADDR    |  out|    64|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARID      |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARLEN     |  out|    32|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARSIZE    |  out|     3|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARBURST   |  out|     2|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARLOCK    |  out|     2|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARCACHE   |  out|     4|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARPROT    |  out|     3|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARQOS     |  out|     4|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARREGION  |  out|     4|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_ARUSER    |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_RVALID    |   in|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_RREADY    |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_RDATA     |   in|  1024|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_RLAST     |   in|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_RID       |   in|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_RUSER     |   in|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_RRESP     |   in|     2|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_BVALID    |   in|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_BREADY    |  out|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_BRESP     |   in|     2|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_BID       |   in|     1|       m_axi|                             kernel_x1|       pointer|
|m_axi_kernel_x1_BUSER     |   in|     1|       m_axi|                             kernel_x1|       pointer|
|sext_ln62                 |   in|    57|     ap_none|                             sext_ln62|        scalar|
|x1_15_address0            |  out|     4|   ap_memory|                                 x1_15|         array|
|x1_15_ce0                 |  out|     1|   ap_memory|                                 x1_15|         array|
|x1_15_q0                  |   in|    64|   ap_memory|                                 x1_15|         array|
|x1_23_address0            |  out|     4|   ap_memory|                                 x1_23|         array|
|x1_23_ce0                 |  out|     1|   ap_memory|                                 x1_23|         array|
|x1_23_q0                  |   in|    64|   ap_memory|                                 x1_23|         array|
|x1_31_address0            |  out|     4|   ap_memory|                                 x1_31|         array|
|x1_31_ce0                 |  out|     1|   ap_memory|                                 x1_31|         array|
|x1_31_q0                  |   in|    64|   ap_memory|                                 x1_31|         array|
|x1_39_address0            |  out|     4|   ap_memory|                                 x1_39|         array|
|x1_39_ce0                 |  out|     1|   ap_memory|                                 x1_39|         array|
|x1_39_q0                  |   in|    64|   ap_memory|                                 x1_39|         array|
|x1_7_address0             |  out|     4|   ap_memory|                                  x1_7|         array|
|x1_7_ce0                  |  out|     1|   ap_memory|                                  x1_7|         array|
|x1_7_q0                   |   in|    64|   ap_memory|                                  x1_7|         array|
|x1_14_address0            |  out|     4|   ap_memory|                                 x1_14|         array|
|x1_14_ce0                 |  out|     1|   ap_memory|                                 x1_14|         array|
|x1_14_q0                  |   in|    64|   ap_memory|                                 x1_14|         array|
|x1_22_address0            |  out|     4|   ap_memory|                                 x1_22|         array|
|x1_22_ce0                 |  out|     1|   ap_memory|                                 x1_22|         array|
|x1_22_q0                  |   in|    64|   ap_memory|                                 x1_22|         array|
|x1_30_address0            |  out|     4|   ap_memory|                                 x1_30|         array|
|x1_30_ce0                 |  out|     1|   ap_memory|                                 x1_30|         array|
|x1_30_q0                  |   in|    64|   ap_memory|                                 x1_30|         array|
|x1_38_address0            |  out|     4|   ap_memory|                                 x1_38|         array|
|x1_38_ce0                 |  out|     1|   ap_memory|                                 x1_38|         array|
|x1_38_q0                  |   in|    64|   ap_memory|                                 x1_38|         array|
|x1_6_address0             |  out|     4|   ap_memory|                                  x1_6|         array|
|x1_6_ce0                  |  out|     1|   ap_memory|                                  x1_6|         array|
|x1_6_q0                   |   in|    64|   ap_memory|                                  x1_6|         array|
|x1_13_address0            |  out|     4|   ap_memory|                                 x1_13|         array|
|x1_13_ce0                 |  out|     1|   ap_memory|                                 x1_13|         array|
|x1_13_q0                  |   in|    64|   ap_memory|                                 x1_13|         array|
|x1_21_address0            |  out|     4|   ap_memory|                                 x1_21|         array|
|x1_21_ce0                 |  out|     1|   ap_memory|                                 x1_21|         array|
|x1_21_q0                  |   in|    64|   ap_memory|                                 x1_21|         array|
|x1_29_address0            |  out|     4|   ap_memory|                                 x1_29|         array|
|x1_29_ce0                 |  out|     1|   ap_memory|                                 x1_29|         array|
|x1_29_q0                  |   in|    64|   ap_memory|                                 x1_29|         array|
|x1_37_address0            |  out|     4|   ap_memory|                                 x1_37|         array|
|x1_37_ce0                 |  out|     1|   ap_memory|                                 x1_37|         array|
|x1_37_q0                  |   in|    64|   ap_memory|                                 x1_37|         array|
|x1_5_address0             |  out|     4|   ap_memory|                                  x1_5|         array|
|x1_5_ce0                  |  out|     1|   ap_memory|                                  x1_5|         array|
|x1_5_q0                   |   in|    64|   ap_memory|                                  x1_5|         array|
|x1_12_address0            |  out|     4|   ap_memory|                                 x1_12|         array|
|x1_12_ce0                 |  out|     1|   ap_memory|                                 x1_12|         array|
|x1_12_q0                  |   in|    64|   ap_memory|                                 x1_12|         array|
|x1_20_address0            |  out|     4|   ap_memory|                                 x1_20|         array|
|x1_20_ce0                 |  out|     1|   ap_memory|                                 x1_20|         array|
|x1_20_q0                  |   in|    64|   ap_memory|                                 x1_20|         array|
|x1_28_address0            |  out|     4|   ap_memory|                                 x1_28|         array|
|x1_28_ce0                 |  out|     1|   ap_memory|                                 x1_28|         array|
|x1_28_q0                  |   in|    64|   ap_memory|                                 x1_28|         array|
|x1_36_address0            |  out|     4|   ap_memory|                                 x1_36|         array|
|x1_36_ce0                 |  out|     1|   ap_memory|                                 x1_36|         array|
|x1_36_q0                  |   in|    64|   ap_memory|                                 x1_36|         array|
|x1_4_address0             |  out|     4|   ap_memory|                                  x1_4|         array|
|x1_4_ce0                  |  out|     1|   ap_memory|                                  x1_4|         array|
|x1_4_q0                   |   in|    64|   ap_memory|                                  x1_4|         array|
|x1_11_address0            |  out|     4|   ap_memory|                                 x1_11|         array|
|x1_11_ce0                 |  out|     1|   ap_memory|                                 x1_11|         array|
|x1_11_q0                  |   in|    64|   ap_memory|                                 x1_11|         array|
|x1_19_address0            |  out|     4|   ap_memory|                                 x1_19|         array|
|x1_19_ce0                 |  out|     1|   ap_memory|                                 x1_19|         array|
|x1_19_q0                  |   in|    64|   ap_memory|                                 x1_19|         array|
|x1_27_address0            |  out|     4|   ap_memory|                                 x1_27|         array|
|x1_27_ce0                 |  out|     1|   ap_memory|                                 x1_27|         array|
|x1_27_q0                  |   in|    64|   ap_memory|                                 x1_27|         array|
|x1_35_address0            |  out|     4|   ap_memory|                                 x1_35|         array|
|x1_35_ce0                 |  out|     1|   ap_memory|                                 x1_35|         array|
|x1_35_q0                  |   in|    64|   ap_memory|                                 x1_35|         array|
|x1_3_address0             |  out|     4|   ap_memory|                                  x1_3|         array|
|x1_3_ce0                  |  out|     1|   ap_memory|                                  x1_3|         array|
|x1_3_q0                   |   in|    64|   ap_memory|                                  x1_3|         array|
|x1_10_address0            |  out|     4|   ap_memory|                                 x1_10|         array|
|x1_10_ce0                 |  out|     1|   ap_memory|                                 x1_10|         array|
|x1_10_q0                  |   in|    64|   ap_memory|                                 x1_10|         array|
|x1_18_address0            |  out|     4|   ap_memory|                                 x1_18|         array|
|x1_18_ce0                 |  out|     1|   ap_memory|                                 x1_18|         array|
|x1_18_q0                  |   in|    64|   ap_memory|                                 x1_18|         array|
|x1_26_address0            |  out|     4|   ap_memory|                                 x1_26|         array|
|x1_26_ce0                 |  out|     1|   ap_memory|                                 x1_26|         array|
|x1_26_q0                  |   in|    64|   ap_memory|                                 x1_26|         array|
|x1_34_address0            |  out|     4|   ap_memory|                                 x1_34|         array|
|x1_34_ce0                 |  out|     1|   ap_memory|                                 x1_34|         array|
|x1_34_q0                  |   in|    64|   ap_memory|                                 x1_34|         array|
|x1_2_address0             |  out|     4|   ap_memory|                                  x1_2|         array|
|x1_2_ce0                  |  out|     1|   ap_memory|                                  x1_2|         array|
|x1_2_q0                   |   in|    64|   ap_memory|                                  x1_2|         array|
|x1_9_address0             |  out|     4|   ap_memory|                                  x1_9|         array|
|x1_9_ce0                  |  out|     1|   ap_memory|                                  x1_9|         array|
|x1_9_q0                   |   in|    64|   ap_memory|                                  x1_9|         array|
|x1_17_address0            |  out|     4|   ap_memory|                                 x1_17|         array|
|x1_17_ce0                 |  out|     1|   ap_memory|                                 x1_17|         array|
|x1_17_q0                  |   in|    64|   ap_memory|                                 x1_17|         array|
|x1_25_address0            |  out|     4|   ap_memory|                                 x1_25|         array|
|x1_25_ce0                 |  out|     1|   ap_memory|                                 x1_25|         array|
|x1_25_q0                  |   in|    64|   ap_memory|                                 x1_25|         array|
|x1_33_address0            |  out|     4|   ap_memory|                                 x1_33|         array|
|x1_33_ce0                 |  out|     1|   ap_memory|                                 x1_33|         array|
|x1_33_q0                  |   in|    64|   ap_memory|                                 x1_33|         array|
|x1_1_address0             |  out|     4|   ap_memory|                                  x1_1|         array|
|x1_1_ce0                  |  out|     1|   ap_memory|                                  x1_1|         array|
|x1_1_q0                   |   in|    64|   ap_memory|                                  x1_1|         array|
|x1_8_address0             |  out|     4|   ap_memory|                                  x1_8|         array|
|x1_8_ce0                  |  out|     1|   ap_memory|                                  x1_8|         array|
|x1_8_q0                   |   in|    64|   ap_memory|                                  x1_8|         array|
|x1_16_address0            |  out|     4|   ap_memory|                                 x1_16|         array|
|x1_16_ce0                 |  out|     1|   ap_memory|                                 x1_16|         array|
|x1_16_q0                  |   in|    64|   ap_memory|                                 x1_16|         array|
|x1_24_address0            |  out|     4|   ap_memory|                                 x1_24|         array|
|x1_24_ce0                 |  out|     1|   ap_memory|                                 x1_24|         array|
|x1_24_q0                  |   in|    64|   ap_memory|                                 x1_24|         array|
|x1_32_address0            |  out|     4|   ap_memory|                                 x1_32|         array|
|x1_32_ce0                 |  out|     1|   ap_memory|                                 x1_32|         array|
|x1_32_q0                  |   in|    64|   ap_memory|                                 x1_32|         array|
|x1_0_address0             |  out|     4|   ap_memory|                                  x1_0|         array|
|x1_0_ce0                  |  out|     1|   ap_memory|                                  x1_0|         array|
|x1_0_q0                   |   in|    64|   ap_memory|                                  x1_0|         array|
+--------------------------+-----+------+------------+--------------------------------------+--------------+

