{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608019763188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608019763189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 09:09:23 2020 " "Processing started: Tue Dec 15 09:09:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608019763189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608019763189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BI -c BI " "Command: quartus_map --read_settings_files=on --write_settings_files=off BI -c BI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608019763189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608019763733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608019763733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_bi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_bi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_bi-rtl " "Found design unit 1: datapath_bi-rtl" {  } { { "datapath_bi.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/datapath_bi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608019775297 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_bi " "Found entity 1: datapath_bi" {  } { { "datapath_bi.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/datapath_bi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608019775297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608019775297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_bi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_bi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_bi-BEHAVIOUR " "Found design unit 1: fsm_bi-BEHAVIOUR" {  } { { "fsm_bi.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/fsm_bi.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608019775301 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_bi " "Found entity 1: fsm_bi" {  } { { "fsm_bi.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/fsm_bi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608019775301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608019775301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BI-rtl " "Found design unit 1: BI-rtl" {  } { { "BI.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/BI.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608019775303 ""} { "Info" "ISGN_ENTITY_NAME" "1 BI " "Found entity 1: BI" {  } { { "BI.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/BI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608019775303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608019775303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1_8_bits-behaviour " "Found design unit 1: mux_2_to_1_8_bits-behaviour" {  } { { "mux_2_to_1_8_bits.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/mux_2_to_1_8_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608019775309 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_8_bits " "Found entity 1: mux_2_to_1_8_bits" {  } { { "mux_2_to_1_8_bits.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/mux_2_to_1_8_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608019775309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608019775309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_reg_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_reg_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_8_bits-behaviour " "Found design unit 1: pipeline_reg_8_bits-behaviour" {  } { { "pipeline_reg_8_bits.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/pipeline_reg_8_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608019775315 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_8_bits " "Found entity 1: pipeline_reg_8_bits" {  } { { "pipeline_reg_8_bits.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/pipeline_reg_8_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608019775315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608019775315 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "rst_n_regs BI.vhd(78) " "VHDL Interface Declaration error in BI.vhd(78): interface object \"rst_n_regs\" of mode out cannot be read. Change object mode to buffer." {  } { { "BI.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/BI.vhd" 78 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1608019775318 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "rst_n in rst_n_regs out BI.vhd(78) " "VHDL error at BI.vhd(78): actual port \"rst_n_regs\" of mode \"out\" cannot be associated with formal port \"rst_n\" of mode \"in\"" {  } { { "BI.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/BI.vhd" 78 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608019775319 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "rst_n_regs BI.vhd(78) " "VHDL error at BI.vhd(78): can't read value of interface object \"rst_n_regs\" of mode OUT" {  } { { "BI.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/BI.vhd" 78 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Analysis & Synthesis" 0 -1 1608019775319 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608019775500 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 15 09:09:35 2020 " "Processing ended: Tue Dec 15 09:09:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608019775500 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608019775500 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608019775500 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608019775500 ""}
