// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.994786,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1104,HLS_SYN_LUT=3499,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        instr_memory_address0,
        instr_memory_ce0,
        instr_memory_q0,
        data_memory_address0,
        data_memory_ce0,
        data_memory_we0,
        data_memory_d0,
        data_memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 58'd1;
parameter    ap_ST_fsm_state2 = 58'd2;
parameter    ap_ST_fsm_state3 = 58'd4;
parameter    ap_ST_fsm_state4 = 58'd8;
parameter    ap_ST_fsm_state5 = 58'd16;
parameter    ap_ST_fsm_state6 = 58'd32;
parameter    ap_ST_fsm_state7 = 58'd64;
parameter    ap_ST_fsm_state8 = 58'd128;
parameter    ap_ST_fsm_state9 = 58'd256;
parameter    ap_ST_fsm_state10 = 58'd512;
parameter    ap_ST_fsm_state11 = 58'd1024;
parameter    ap_ST_fsm_state12 = 58'd2048;
parameter    ap_ST_fsm_state13 = 58'd4096;
parameter    ap_ST_fsm_state14 = 58'd8192;
parameter    ap_ST_fsm_state15 = 58'd16384;
parameter    ap_ST_fsm_state16 = 58'd32768;
parameter    ap_ST_fsm_state17 = 58'd65536;
parameter    ap_ST_fsm_state18 = 58'd131072;
parameter    ap_ST_fsm_state19 = 58'd262144;
parameter    ap_ST_fsm_state20 = 58'd524288;
parameter    ap_ST_fsm_state21 = 58'd1048576;
parameter    ap_ST_fsm_state22 = 58'd2097152;
parameter    ap_ST_fsm_state23 = 58'd4194304;
parameter    ap_ST_fsm_state24 = 58'd8388608;
parameter    ap_ST_fsm_state25 = 58'd16777216;
parameter    ap_ST_fsm_state26 = 58'd33554432;
parameter    ap_ST_fsm_state27 = 58'd67108864;
parameter    ap_ST_fsm_state28 = 58'd134217728;
parameter    ap_ST_fsm_state29 = 58'd268435456;
parameter    ap_ST_fsm_state30 = 58'd536870912;
parameter    ap_ST_fsm_state31 = 58'd1073741824;
parameter    ap_ST_fsm_state32 = 58'd2147483648;
parameter    ap_ST_fsm_state33 = 58'd4294967296;
parameter    ap_ST_fsm_state34 = 58'd8589934592;
parameter    ap_ST_fsm_state35 = 58'd17179869184;
parameter    ap_ST_fsm_state36 = 58'd34359738368;
parameter    ap_ST_fsm_state37 = 58'd68719476736;
parameter    ap_ST_fsm_state38 = 58'd137438953472;
parameter    ap_ST_fsm_state39 = 58'd274877906944;
parameter    ap_ST_fsm_state40 = 58'd549755813888;
parameter    ap_ST_fsm_state41 = 58'd1099511627776;
parameter    ap_ST_fsm_state42 = 58'd2199023255552;
parameter    ap_ST_fsm_state43 = 58'd4398046511104;
parameter    ap_ST_fsm_state44 = 58'd8796093022208;
parameter    ap_ST_fsm_state45 = 58'd17592186044416;
parameter    ap_ST_fsm_state46 = 58'd35184372088832;
parameter    ap_ST_fsm_state47 = 58'd70368744177664;
parameter    ap_ST_fsm_state48 = 58'd140737488355328;
parameter    ap_ST_fsm_state49 = 58'd281474976710656;
parameter    ap_ST_fsm_state50 = 58'd562949953421312;
parameter    ap_ST_fsm_state51 = 58'd1125899906842624;
parameter    ap_ST_fsm_state52 = 58'd2251799813685248;
parameter    ap_ST_fsm_state53 = 58'd4503599627370496;
parameter    ap_ST_fsm_state54 = 58'd9007199254740992;
parameter    ap_ST_fsm_state55 = 58'd18014398509481984;
parameter    ap_ST_fsm_state56 = 58'd36028797018963968;
parameter    ap_ST_fsm_state57 = 58'd72057594037927936;
parameter    ap_ST_fsm_state58 = 58'd144115188075855872;

input   ap_clk;
input   ap_rst;
output  [15:0] instr_memory_address0;
output   instr_memory_ce0;
input  [31:0] instr_memory_q0;
output  [15:0] data_memory_address0;
output   data_memory_ce0;
output   data_memory_we0;
output  [31:0] data_memory_d0;
input  [31:0] data_memory_q0;
output  [0:0] error;

reg instr_memory_ce0;
reg[15:0] data_memory_address0;
reg data_memory_ce0;
reg data_memory_we0;
reg[31:0] data_memory_d0;

reg   [31:0] p_pc;
reg   [0:0] p_error;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [31:0] reg_1165;
(* fsm_encoding = "none" *) reg   [57:0] ap_CS_fsm;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state33;
reg   [2:0] funct3_reg_2395;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state38;
reg   [31:0] p_pc_load_reg_2378;
wire    ap_CS_fsm_state1;
wire   [6:0] o_pcode_fu_1189_p1;
reg   [6:0] o_pcode_reg_2391;
wire    ap_CS_fsm_state2;
wire   [2:0] funct3_fu_1193_p4;
wire  signed [11:0] funct12_fu_1213_p4;
reg  signed [11:0] funct12_reg_2402;
wire  signed [31:0] sext_ln38_fu_1223_p1;
reg  signed [31:0] sext_ln38_reg_2408;
wire  signed [28:0] sext_ln38_1_fu_1227_p1;
reg  signed [28:0] sext_ln38_1_reg_2419;
wire   [4:0] rs1_fu_1231_p4;
reg   [4:0] rs1_reg_2424;
wire   [4:0] rs2_fu_1241_p4;
reg   [4:0] rs2_reg_2429;
wire   [4:0] rd_fu_1251_p4;
reg   [4:0] rd_reg_2439;
wire  signed [31:0] sext_ln42_fu_1311_p1;
reg  signed [31:0] sext_ln42_reg_2471;
wire  signed [31:0] sext_ln45_fu_1357_p1;
reg  signed [31:0] sext_ln45_reg_2476;
wire  signed [31:0] imm_S_fu_1361_p5;
reg  signed [31:0] imm_S_reg_2481;
reg   [1:0] imm_S_cast_reg_2488;
wire   [28:0] trunc_ln46_fu_1383_p1;
reg   [28:0] trunc_ln46_reg_2493;
wire   [31:0] imm_U_fu_1397_p3;
reg   [31:0] imm_U_reg_2498;
reg   [0:0] p_error_load_reg_2504;
wire   [0:0] icmp_ln211_fu_1409_p2;
wire   [6:0] funct7_fu_1203_p4;
reg   [1:0] trunc_ln114_1_reg_2667;
wire   [0:0] icmp_ln337_fu_1640_p2;
reg   [0:0] icmp_ln337_reg_2732;
wire    ap_CS_fsm_state3;
wire   [0:0] or_ln337_fu_1645_p2;
wire    ap_CS_fsm_state6;
wire   [31:0] or_ln312_fu_1649_p2;
reg   [31:0] or_ln312_reg_2743;
wire    ap_CS_fsm_state7;
wire   [4:0] trunc_ln302_fu_1659_p1;
reg   [4:0] trunc_ln302_reg_2748;
wire   [31:0] ashr_ln302_fu_1666_p2;
reg   [31:0] ashr_ln302_reg_2753;
wire    ap_CS_fsm_state10;
wire   [4:0] trunc_ln299_fu_1676_p1;
reg   [4:0] trunc_ln299_reg_2758;
wire   [31:0] lshr_ln299_fu_1683_p2;
reg   [31:0] lshr_ln299_reg_2763;
wire    ap_CS_fsm_state13;
wire   [31:0] xor_ln290_fu_1693_p2;
reg   [31:0] xor_ln290_reg_2768;
wire    ap_CS_fsm_state15;
wire   [0:0] grp_fu_1137_p2;
reg   [0:0] icmp_ln278_reg_2773;
wire    ap_CS_fsm_state17;
wire   [0:0] grp_fu_1143_p2;
reg   [0:0] icmp_ln266_reg_2778;
wire    ap_CS_fsm_state19;
wire   [4:0] trunc_ln258_fu_1719_p1;
reg   [4:0] trunc_ln258_reg_2783;
wire   [31:0] shl_ln258_fu_1726_p2;
reg   [31:0] shl_ln258_reg_2788;
wire    ap_CS_fsm_state22;
wire   [31:0] sub_ln248_fu_1736_p2;
reg   [31:0] sub_ln248_reg_2793;
wire    ap_CS_fsm_state24;
wire   [31:0] add_ln244_fu_1746_p2;
reg   [31:0] add_ln244_reg_2798;
wire    ap_CS_fsm_state26;
wire   [31:0] and_ln320_fu_1756_p2;
reg   [31:0] and_ln320_reg_2803;
wire    ap_CS_fsm_state28;
wire   [31:0] shl_ln212_fu_1769_p2;
reg   [31:0] shl_ln212_reg_2808;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln195_fu_1779_p2;
reg   [0:0] icmp_ln195_reg_2813;
wire   [0:0] icmp_ln188_fu_1784_p2;
reg   [0:0] icmp_ln188_reg_2818;
wire   [31:0] ashr_ln224_fu_1848_p2;
reg   [31:0] ashr_ln224_reg_2823;
wire    ap_CS_fsm_state36;
wire   [31:0] lshr_ln221_fu_1861_p2;
reg   [31:0] lshr_ln221_reg_2828;
wire    ap_CS_fsm_state39;
wire   [1:0] add_ln153_1_fu_1886_p2;
reg   [1:0] add_ln153_1_reg_2833;
wire    ap_CS_fsm_state41;
wire   [1:0] trunc_ln153_2_fu_1902_p1;
reg   [1:0] trunc_ln153_2_reg_2838;
reg   [0:0] tmp_9_reg_2843;
reg   [15:0] lshr_ln2_reg_2848;
reg   [0:0] tmp_10_reg_2853;
wire   [0:0] xor_ln154_fu_1950_p2;
reg   [0:0] xor_ln154_reg_2858;
wire    ap_CS_fsm_state42;
wire   [0:0] or_ln154_fu_1955_p2;
reg   [0:0] or_ln154_reg_2865;
wire   [63:0] zext_ln159_fu_1960_p1;
reg   [63:0] zext_ln159_reg_2872;
wire  signed [31:0] sext_ln160_fu_2004_p1;
reg  signed [31:0] sext_ln160_reg_2879;
wire   [15:0] data_memory_addr_2_gep_fu_739_p3;
reg   [15:0] data_memory_addr_2_reg_2902;
wire    ap_CS_fsm_state44;
wire   [15:0] trunc_ln169_fu_2020_p1;
reg   [15:0] trunc_ln169_reg_2907;
wire   [15:0] data_memory_addr_1_gep_fu_747_p3;
reg   [15:0] data_memory_addr_1_reg_2912;
wire   [7:0] trunc_ln164_fu_2024_p1;
reg   [7:0] trunc_ln164_reg_2917;
wire   [31:0] or_ln169_fu_2061_p2;
reg   [31:0] or_ln169_reg_2922;
wire    ap_CS_fsm_state45;
wire   [31:0] or_ln164_fu_2100_p2;
reg   [31:0] or_ln164_reg_2927;
reg   [0:0] tmp_7_reg_2932;
wire    ap_CS_fsm_state47;
wire   [1:0] add_ln115_fu_2184_p2;
reg   [1:0] add_ln115_reg_2937;
reg   [15:0] lshr_ln1_reg_2945;
wire    ap_CS_fsm_state48;
wire   [0:0] xor_ln115_fu_2203_p2;
reg   [0:0] xor_ln115_reg_2955;
wire    ap_CS_fsm_state49;
wire   [0:0] or_ln115_fu_2208_p2;
reg   [0:0] or_ln115_reg_2964;
reg   [31:0] temp_reg_2973;
wire   [15:0] result_3_fu_2233_p1;
reg   [15:0] result_3_reg_2981;
wire    ap_CS_fsm_state50;
wire   [7:0] result_2_fu_2253_p1;
reg   [7:0] result_2_reg_2986;
wire   [15:0] result_1_fu_2273_p1;
reg   [15:0] result_1_reg_2991;
wire    ap_CS_fsm_state51;
wire   [7:0] result_fu_2293_p1;
reg   [7:0] result_reg_2996;
reg   [0:0] icmp_ln102_reg_3001;
wire    ap_CS_fsm_state52;
reg   [0:0] icmp_ln96_reg_3005;
reg   [0:0] icmp_ln90_reg_3009;
reg   [0:0] icmp_ln84_reg_3013;
wire   [0:0] grp_fu_1155_p2;
reg   [0:0] icmp_ln78_reg_3017;
reg   [0:0] icmp_ln72_reg_3021;
wire    ap_CS_fsm_state55;
wire   [31:0] add_ln66_fu_2341_p2;
reg   [31:0] add_ln66_reg_3030;
wire    ap_CS_fsm_state56;
reg   [0:0] ap_phi_mux_p_error_flag_17_phi_fu_849_p100;
reg   [0:0] p_error_flag_17_reg_844;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
reg   [0:0] ap_phi_mux_p_error_loc_17_phi_fu_996_p100;
reg   [0:0] p_error_loc_17_reg_992;
reg   [0:0] ap_phi_mux_p_error_loc_18_phi_fu_1115_p18;
reg   [0:0] p_error_loc_18_reg_1112;
wire    ap_CS_fsm_state57;
wire   [63:0] zext_ln33_fu_1184_p1;
wire   [63:0] zext_ln312_fu_1415_p1;
wire   [63:0] zext_ln312_1_fu_1420_p1;
wire   [63:0] zext_ln302_fu_1425_p1;
wire   [63:0] zext_ln302_1_fu_1430_p1;
wire   [63:0] zext_ln299_1_fu_1440_p1;
wire   [63:0] zext_ln299_fu_1435_p1;
wire   [63:0] zext_ln290_fu_1445_p1;
wire   [63:0] zext_ln290_1_fu_1450_p1;
wire   [63:0] zext_ln278_fu_1455_p1;
wire   [63:0] zext_ln278_1_fu_1460_p1;
wire   [63:0] zext_ln266_fu_1465_p1;
wire   [63:0] zext_ln266_1_fu_1470_p1;
wire   [63:0] zext_ln258_1_fu_1480_p1;
wire   [63:0] zext_ln258_fu_1475_p1;
wire   [63:0] zext_ln248_fu_1485_p1;
wire   [63:0] zext_ln248_1_fu_1490_p1;
wire   [63:0] zext_ln244_fu_1495_p1;
wire   [63:0] zext_ln244_1_fu_1500_p1;
wire   [63:0] zext_ln320_fu_1505_p1;
wire   [63:0] zext_ln320_1_fu_1510_p1;
wire   [63:0] zext_ln212_fu_1515_p1;
wire   [63:0] zext_ln208_fu_1520_p1;
wire   [63:0] zext_ln205_fu_1525_p1;
wire   [63:0] zext_ln202_fu_1530_p1;
wire   [63:0] zext_ln195_fu_1535_p1;
wire   [63:0] zext_ln188_fu_1540_p1;
wire   [63:0] zext_ln185_fu_1545_p1;
wire   [63:0] zext_ln224_fu_1550_p1;
wire   [63:0] zext_ln221_fu_1555_p1;
wire   [63:0] zext_ln153_fu_1560_p1;
wire   [63:0] zext_ln114_fu_1565_p1;
wire   [63:0] zext_ln102_fu_1580_p1;
wire   [63:0] zext_ln102_1_fu_1585_p1;
wire   [63:0] zext_ln96_fu_1590_p1;
wire   [63:0] zext_ln96_1_fu_1595_p1;
wire   [63:0] zext_ln90_fu_1600_p1;
wire   [63:0] zext_ln90_1_fu_1605_p1;
wire   [63:0] zext_ln84_fu_1610_p1;
wire   [63:0] zext_ln84_1_fu_1615_p1;
wire   [63:0] zext_ln78_fu_1620_p1;
wire   [63:0] zext_ln78_1_fu_1625_p1;
wire   [63:0] zext_ln72_fu_1630_p1;
wire   [63:0] zext_ln72_1_fu_1635_p1;
wire   [63:0] zext_ln312_2_fu_1655_p1;
wire   [63:0] zext_ln302_2_fu_1672_p1;
wire   [63:0] zext_ln299_2_fu_1689_p1;
wire   [63:0] zext_ln290_2_fu_1699_p1;
wire   [63:0] zext_ln279_fu_1703_p1;
wire   [63:0] zext_ln267_fu_1711_p1;
wire   [63:0] zext_ln258_2_fu_1732_p1;
wire   [63:0] zext_ln248_2_fu_1742_p1;
wire   [63:0] zext_ln244_2_fu_1752_p1;
wire   [63:0] zext_ln320_2_fu_1762_p1;
wire   [63:0] zext_ln212_2_fu_1775_p1;
wire   [63:0] zext_ln208_1_fu_1795_p1;
wire   [63:0] zext_ln205_1_fu_1805_p1;
wire   [63:0] zext_ln202_1_fu_1815_p1;
wire   [63:0] zext_ln196_fu_1819_p1;
wire   [63:0] zext_ln189_fu_1827_p1;
wire   [63:0] zext_ln185_1_fu_1841_p1;
wire   [63:0] zext_ln224_2_fu_1854_p1;
wire   [63:0] zext_ln221_2_fu_1867_p1;
wire   [63:0] zext_ln173_fu_2008_p1;
wire   [63:0] zext_ln169_fu_2012_p1;
wire   [63:0] zext_ln164_fu_2016_p1;
wire   [63:0] zext_ln142_1_fu_2110_p1;
wire   [63:0] zext_ln137_1_fu_2118_p1;
wire   [63:0] zext_ln129_fu_2126_p1;
wire   [63:0] zext_ln124_fu_2134_p1;
wire   [63:0] zext_ln120_fu_2199_p1;
wire   [63:0] zext_ln133_fu_2213_p1;
wire   [63:0] zext_ln65_fu_2333_p1;
wire    ap_CS_fsm_state54;
wire   [63:0] zext_ln66_fu_2337_p1;
wire   [63:0] zext_ln60_fu_2351_p1;
wire   [63:0] zext_ln57_fu_2370_p1;
wire   [63:0] zext_ln54_fu_2374_p1;
wire   [31:0] add_ln61_fu_2355_p2;
wire   [31:0] grp_fu_1161_p2;
wire   [31:0] grp_fu_1149_p2;
wire   [31:0] zext_ln278_2_fu_1707_p1;
wire   [31:0] zext_ln266_2_fu_1715_p1;
wire   [31:0] and_ln208_fu_1789_p2;
wire   [31:0] or_ln205_fu_1799_p2;
wire   [31:0] xor_ln202_fu_1809_p2;
wire   [31:0] zext_ln195_1_fu_1823_p1;
wire   [31:0] zext_ln188_1_fu_1831_p1;
wire   [31:0] add_ln185_fu_1835_p2;
wire   [31:0] zext_ln142_fu_2106_p1;
wire   [31:0] zext_ln137_fu_2114_p1;
wire  signed [31:0] sext_ln129_fu_2122_p1;
wire  signed [31:0] sext_ln124_fu_2130_p1;
wire   [31:0] add_ln57_fu_2365_p2;
wire   [15:0] lshr_ln_fu_1174_p4;
wire   [0:0] tmp_3_fu_1289_p3;
wire   [0:0] tmp_2_fu_1281_p3;
wire   [5:0] tmp_1_fu_1271_p4;
wire   [3:0] tmp_fu_1261_p4;
wire   [12:0] imm_B_fu_1297_p6;
wire   [7:0] tmp_6_fu_1333_p4;
wire   [0:0] tmp_5_fu_1325_p3;
wire   [9:0] tmp_4_fu_1315_p4;
wire   [20:0] imm_J_fu_1343_p6;
wire   [19:0] tmp_8_fu_1387_p4;
wire   [31:0] zext_ln302_3_fu_1663_p1;
wire   [31:0] zext_ln299_3_fu_1680_p1;
wire   [31:0] zext_ln258_3_fu_1723_p1;
wire   [31:0] zext_ln212_1_fu_1766_p1;
wire   [31:0] zext_ln224_1_fu_1845_p1;
wire   [31:0] zext_ln221_1_fu_1858_p1;
wire   [1:0] trunc_ln153_fu_1871_p1;
wire   [33:0] zext_ln153_1_fu_1879_p1;
wire  signed [33:0] sext_ln153_fu_1883_p1;
wire   [31:0] add_ln153_2_fu_1891_p2;
wire   [28:0] trunc_ln153_1_fu_1875_p1;
wire   [17:0] trunc_ln153_4_fu_1909_p1;
wire   [17:0] trunc_ln153_3_fu_1906_p1;
wire   [28:0] pos_2_fu_1913_p2;
wire   [17:0] pos_3_fu_1918_p2;
wire   [33:0] add_ln153_fu_1896_p2;
wire   [1:0] sub_ln160_fu_1963_p2;
wire   [2:0] p_and_t_fu_1968_p3;
wire   [2:0] sub_ln160_1_fu_1976_p2;
wire   [2:0] tmp_s_fu_1982_p3;
wire   [2:0] select_ln160_fu_1989_p3;
wire   [5:0] offset_fu_1996_p3;
wire   [31:0] mask_1_fu_2028_p2;
wire   [31:0] xor_ln169_fu_2033_p2;
wire   [32:0] zext_ln169_1_fu_2045_p1;
wire   [32:0] zext_ln169_2_fu_2048_p1;
wire   [32:0] shl_ln169_fu_2051_p2;
wire   [31:0] trunc_ln169_1_fu_2057_p1;
wire   [31:0] and_ln169_fu_2039_p2;
wire   [31:0] mask_fu_2067_p2;
wire   [31:0] xor_ln164_fu_2072_p2;
wire   [32:0] zext_ln164_1_fu_2084_p1;
wire   [32:0] zext_ln164_2_fu_2087_p1;
wire   [32:0] shl_ln164_fu_2090_p2;
wire   [31:0] trunc_ln164_1_fu_2096_p1;
wire   [31:0] and_ln164_fu_2078_p2;
wire   [28:0] trunc_ln114_fu_2150_p1;
wire   [17:0] trunc_ln114_3_fu_2161_p1;
wire  signed [17:0] sext_ln114_fu_2158_p1;
wire   [28:0] pos_fu_2165_p2;
wire   [1:0] trunc_ln114_2_fu_2154_p1;
wire   [17:0] pos_1_fu_2170_p2;
wire   [4:0] shl_ln3_fu_2217_p3;
wire   [31:0] zext_ln141_fu_2224_p1;
wire   [31:0] lshr_ln141_fu_2228_p2;
wire   [4:0] shl_ln2_fu_2237_p3;
wire   [31:0] zext_ln136_fu_2244_p1;
wire   [31:0] lshr_ln136_fu_2248_p2;
wire   [4:0] shl_ln1_fu_2257_p3;
wire   [31:0] zext_ln128_fu_2264_p1;
wire   [31:0] lshr_ln128_fu_2268_p2;
wire   [4:0] shl_ln_fu_2277_p3;
wire   [31:0] zext_ln123_fu_2284_p1;
wire   [31:0] lshr_ln123_fu_2288_p2;
reg   [57:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 58'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state46) & ((((((((((icmp_ln96_reg_3005 == 1'd0) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd6)) | ((icmp_ln102_reg_3001 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd7))) | ((icmp_ln90_reg_3009 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd5))) | ((icmp_ln84_reg_3013 == 1'd0) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd4))) | ((o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd3))) | ((o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd2))) | (~(funct3_reg_2395 == 3'd5) & ~(funct3_reg_2395 == 3'd1) & ~(funct3_reg_2395 == 3'd4) & ~(funct3_reg_2395 == 3'd6) & ~(funct3_reg_2395 == 3'd7) & (icmp_ln72_reg_3021 == 1'd0) & (o_pcode_reg_2391 == 7'd99))) | ((icmp_ln78_reg_3017 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd1))) | (~(o_pcode_reg_2391 == 7'd103) & ~(o_pcode_reg_2391 == 7'd99) & ~(o_pcode_reg_2391 == 7'd111))))) begin
            p_pc <= grp_fu_1149_p2;
        end else if ((((icmp_ln72_reg_3021 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd0)) | ((icmp_ln78_reg_3017 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd1)) | ((icmp_ln84_reg_3013 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd4)) | ((icmp_ln90_reg_3009 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd5)) | ((icmp_ln96_reg_3005 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd6)) | ((icmp_ln102_reg_3001 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd7)))) begin
            p_pc <= grp_fu_1161_p2;
        end else if ((1'b1 == ap_CS_fsm_state57)) begin
            p_pc <= add_ln66_reg_3030;
        end else if (((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd111))) begin
            p_pc <= add_ln61_fu_2355_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (funct3_reg_2395 == 3'd2))) begin
        p_error_flag_17_reg_844 <= xor_ln115_fu_2203_p2;
    end else if ((((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd5)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd4)))) begin
        p_error_flag_17_reg_844 <= xor_ln115_reg_2955;
    end else if (((1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd0)))) begin
        p_error_flag_17_reg_844 <= xor_ln154_reg_2858;
    end else if (((~(funct3_reg_2395 == 3'd1) & ~(funct3_reg_2395 == 3'd2) & ~(funct3_reg_2395 == 3'd0) & (1'b1 == ap_CS_fsm_state42)) | (~(funct7_fu_1203_p4 == 7'd0) & ~(funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51)) | (~(funct7_fu_1203_p4 == 7'd0) & ~(funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd19)) | (~(funct7_fu_1203_p4 == 7'd0) & ~(funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd19)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd51)) | (~(o_pcode_fu_1189_p1 == 7'd115) & ~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd99) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(o_pcode_fu_1189_p1 == 7'd19) & ~(o_pcode_fu_1189_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state49) & ((funct3_reg_2395 == 3'd3) | ((funct3_reg_2395 == 3'd6) | (funct3_reg_2395 == 3'd7)))) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd99)) | ((funct3_fu_1193_p4 
    == 3'd3) & (o_pcode_fu_1189_p1 == 7'd99)))))) begin
        p_error_flag_17_reg_844 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd7)) | ((icmp_ln72_reg_3021 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd0)) | ((icmp_ln78_reg_3017 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd1)) | ((icmp_ln84_reg_3013 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd4)) | ((icmp_ln90_reg_3009 
    == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd5)) | ((icmp_ln96_reg_3005 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd6)) | ((icmp_ln102_reg_3001 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd7)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd55)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd23)))) begin
        p_error_flag_17_reg_844 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_error_flag_17_reg_844 <= icmp_ln337_reg_2732;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (funct3_reg_2395 == 3'd2))) begin
        p_error_loc_17_reg_992 <= or_ln115_fu_2208_p2;
    end else if ((((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd5)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd4)))) begin
        p_error_loc_17_reg_992 <= or_ln115_reg_2964;
    end else if (((1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd0)))) begin
        p_error_loc_17_reg_992 <= or_ln154_reg_2865;
    end else if (((~(funct3_reg_2395 == 3'd1) & ~(funct3_reg_2395 == 3'd2) & ~(funct3_reg_2395 == 3'd0) & (1'b1 == ap_CS_fsm_state42)) | (~(funct7_fu_1203_p4 == 7'd0) & ~(funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51)) | (~(funct7_fu_1203_p4 == 7'd0) & ~(funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd19)) | (~(funct7_fu_1203_p4 == 7'd0) & ~(funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd19)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd51)) | (~(o_pcode_fu_1189_p1 == 7'd115) & ~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd99) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(o_pcode_fu_1189_p1 == 7'd19) & ~(o_pcode_fu_1189_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state49) & ((funct3_reg_2395 == 3'd3) | ((funct3_reg_2395 == 3'd6) | (funct3_reg_2395 == 3'd7)))) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd99)) | ((funct3_fu_1193_p4 
    == 3'd3) & (o_pcode_fu_1189_p1 == 7'd99)))))) begin
        p_error_loc_17_reg_992 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd7)) | ((icmp_ln72_reg_3021 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd0)) | ((icmp_ln78_reg_3017 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd1)) | ((icmp_ln84_reg_3013 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd4)) | ((icmp_ln90_reg_3009 
    == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd5)) | ((icmp_ln96_reg_3005 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd6)) | ((icmp_ln102_reg_3001 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd7)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd55)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd23)))) begin
        p_error_loc_17_reg_992 <= p_error;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_error_loc_17_reg_992 <= or_ln337_fu_1645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & ((((((((((icmp_ln96_reg_3005 == 1'd0) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd6)) | ((icmp_ln102_reg_3001 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd7))) | ((icmp_ln90_reg_3009 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd5))) | ((icmp_ln84_reg_3013 == 1'd0) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd4))) | ((o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd3))) | ((o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd2))) | (~(funct3_reg_2395 == 3'd5) & ~(funct3_reg_2395 == 3'd1) & ~(funct3_reg_2395 == 3'd4) & ~(funct3_reg_2395 == 3'd6) & ~(funct3_reg_2395 == 3'd7) & (icmp_ln72_reg_3021 == 1'd0) & (o_pcode_reg_2391 == 7'd99))) | ((icmp_ln78_reg_3017 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd1))) | (~(o_pcode_reg_2391 == 7'd103) & ~(o_pcode_reg_2391 == 7'd99) & ~(o_pcode_reg_2391 == 7'd111))))) begin
        p_error_loc_18_reg_1112 <= ap_phi_mux_p_error_loc_17_phi_fu_996_p100;
    end else if (((1'b1 == ap_CS_fsm_state57) | ((icmp_ln72_reg_3021 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd0)) | ((icmp_ln78_reg_3017 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd1)) | ((icmp_ln84_reg_3013 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd4)) | ((icmp_ln90_reg_3009 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd5)) | ((icmp_ln96_reg_3005 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd6)) | ((icmp_ln102_reg_3001 == 1'd0) & (1'b1 == ap_CS_fsm_state53) & (funct3_reg_2395 == 3'd7)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd111)))) begin
        p_error_loc_18_reg_1112 <= p_error;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2395 == 3'd4)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2395 == 3'd6)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2395 == 3'd7)))) begin
        reg_1165 <= xreg_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_1165 <= xreg_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        add_ln115_reg_2937 <= add_ln115_fu_2184_p2;
        lshr_ln1_reg_2945 <= {{pos_1_fu_2170_p2[17:2]}};
        tmp_7_reg_2932 <= pos_fu_2165_p2[32'd28];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        add_ln153_1_reg_2833 <= add_ln153_1_fu_1886_p2;
        lshr_ln2_reg_2848 <= {{pos_3_fu_1918_p2[17:2]}};
        tmp_10_reg_2853 <= add_ln153_fu_1896_p2[32'd33];
        tmp_9_reg_2843 <= pos_2_fu_1913_p2[32'd28];
        trunc_ln153_2_reg_2838 <= trunc_ln153_2_fu_1902_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln244_reg_2798 <= add_ln244_fu_1746_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        add_ln66_reg_3030 <= add_ln66_fu_2341_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        and_ln320_reg_2803 <= and_ln320_fu_1756_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        ashr_ln224_reg_2823 <= ashr_ln224_fu_1848_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ashr_ln302_reg_2753 <= ashr_ln302_fu_1666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2395 == 3'd0))) begin
        data_memory_addr_1_reg_2912 <= zext_ln159_reg_2872;
        trunc_ln164_reg_2917 <= trunc_ln164_fu_2024_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2395 == 3'd1))) begin
        data_memory_addr_2_reg_2902 <= zext_ln159_reg_2872;
        trunc_ln169_reg_2907 <= trunc_ln169_fu_2020_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct12_reg_2402 <= {{instr_memory_q0[31:20]}};
        funct3_reg_2395 <= {{instr_memory_q0[14:12]}};
        imm_S_cast_reg_2488 <= {{instr_memory_q0[8:7]}};
        imm_S_reg_2481 <= imm_S_fu_1361_p5;
        imm_U_reg_2498[31 : 12] <= imm_U_fu_1397_p3[31 : 12];
        o_pcode_reg_2391 <= o_pcode_fu_1189_p1;
        p_error_load_reg_2504 <= p_error;
        rd_reg_2439 <= {{instr_memory_q0[11:7]}};
        rs1_reg_2424 <= {{instr_memory_q0[19:15]}};
        rs2_reg_2429 <= {{instr_memory_q0[24:20]}};
        sext_ln38_1_reg_2419 <= sext_ln38_1_fu_1227_p1;
        sext_ln38_reg_2408 <= sext_ln38_fu_1223_p1;
        sext_ln42_reg_2471[31 : 1] <= sext_ln42_fu_1311_p1[31 : 1];
        sext_ln45_reg_2476[31 : 1] <= sext_ln45_fu_1357_p1[31 : 1];
        trunc_ln46_reg_2493 <= trunc_ln46_fu_1383_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2395 == 3'd7))) begin
        icmp_ln102_reg_3001 <= grp_fu_1137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2395 == 3'd2))) begin
        icmp_ln188_reg_2818 <= icmp_ln188_fu_1784_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2395 == 3'd3))) begin
        icmp_ln195_reg_2813 <= icmp_ln195_fu_1779_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        icmp_ln266_reg_2778 <= grp_fu_1143_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln278_reg_2773 <= grp_fu_1137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln337_reg_2732 <= icmp_ln337_fu_1640_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2395 == 3'd0))) begin
        icmp_ln72_reg_3021 <= grp_fu_1155_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2395 == 3'd1))) begin
        icmp_ln78_reg_3017 <= grp_fu_1155_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2395 == 3'd4))) begin
        icmp_ln84_reg_3013 <= grp_fu_1143_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2395 == 3'd5))) begin
        icmp_ln90_reg_3009 <= grp_fu_1143_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2395 == 3'd6))) begin
        icmp_ln96_reg_3005 <= grp_fu_1137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        lshr_ln221_reg_2828 <= lshr_ln221_fu_1861_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        lshr_ln299_reg_2763 <= lshr_ln299_fu_1683_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        or_ln115_reg_2964 <= or_ln115_fu_2208_p2;
        temp_reg_2973 <= data_memory_q0;
        xor_ln115_reg_2955 <= xor_ln115_fu_2203_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        or_ln154_reg_2865 <= or_ln154_fu_1955_p2;
        sext_ln160_reg_2879[31 : 3] <= sext_ln160_fu_2004_p1[31 : 3];
        xor_ln154_reg_2858 <= xor_ln154_fu_1950_p2;
        zext_ln159_reg_2872[15 : 0] <= zext_ln159_fu_1960_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2395 == 3'd0))) begin
        or_ln164_reg_2927 <= or_ln164_fu_2100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2395 == 3'd1))) begin
        or_ln169_reg_2922 <= or_ln169_fu_2061_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        or_ln312_reg_2743 <= or_ln312_fu_1649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & ((((((((((ap_phi_mux_p_error_flag_17_phi_fu_849_p100 == 1'd1) & (icmp_ln96_reg_3005 == 1'd0) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd6)) | ((ap_phi_mux_p_error_flag_17_phi_fu_849_p100 == 1'd1) & (icmp_ln102_reg_3001 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd7))) | ((ap_phi_mux_p_error_flag_17_phi_fu_849_p100 == 1'd1) & (icmp_ln90_reg_3009 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd5))) | ((ap_phi_mux_p_error_flag_17_phi_fu_849_p100 == 1'd1) & (icmp_ln84_reg_3013 == 1'd0) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd4))) | ((ap_phi_mux_p_error_flag_17_phi_fu_849_p100 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd3))) | ((ap_phi_mux_p_error_flag_17_phi_fu_849_p100 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd2))) | (~(funct3_reg_2395 == 3'd5) & ~(funct3_reg_2395 == 3'd1) & ~(funct3_reg_2395 == 3'd4) & ~(funct3_reg_2395 == 3'd6) & ~(funct3_reg_2395 == 3'd7) & (ap_phi_mux_p_error_flag_17_phi_fu_849_p100 
    == 1'd1) & (icmp_ln72_reg_3021 == 1'd0) & (o_pcode_reg_2391 == 7'd99))) | ((ap_phi_mux_p_error_flag_17_phi_fu_849_p100 == 1'd1) & (icmp_ln78_reg_3017 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd1))) | (~(o_pcode_reg_2391 == 7'd103) & ~(o_pcode_reg_2391 == 7'd99) & ~(o_pcode_reg_2391 == 7'd111) & (ap_phi_mux_p_error_flag_17_phi_fu_849_p100 == 1'd1))))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_pc_load_reg_2378 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (funct3_reg_2395 == 3'd1))) begin
        result_1_reg_2991 <= result_1_fu_2273_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2395 == 3'd4))) begin
        result_2_reg_2986 <= result_2_fu_2253_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2395 == 3'd5))) begin
        result_3_reg_2981 <= result_3_fu_2233_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (funct3_reg_2395 == 3'd0))) begin
        result_reg_2996 <= result_fu_2293_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        shl_ln212_reg_2808 <= shl_ln212_fu_1769_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        shl_ln258_reg_2788 <= shl_ln258_fu_1726_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sub_ln248_reg_2793 <= sub_ln248_fu_1736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1189_p1 == 7'd3))) begin
        trunc_ln114_1_reg_2667 <= {{instr_memory_q0[21:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        trunc_ln258_reg_2783 <= trunc_ln258_fu_1719_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln299_reg_2758 <= trunc_ln299_fu_1676_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln302_reg_2748 <= trunc_ln302_fu_1659_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        xor_ln290_reg_2768 <= xor_ln290_fu_1693_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd5)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd4)))) begin
        ap_phi_mux_p_error_flag_17_phi_fu_849_p100 = xor_ln115_reg_2955;
    end else if ((((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd0)))) begin
        ap_phi_mux_p_error_flag_17_phi_fu_849_p100 = xor_ln154_reg_2858;
    end else begin
        ap_phi_mux_p_error_flag_17_phi_fu_849_p100 = p_error_flag_17_reg_844;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd5)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd4)))) begin
        ap_phi_mux_p_error_loc_17_phi_fu_996_p100 = or_ln115_reg_2964;
    end else if ((((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd0)))) begin
        ap_phi_mux_p_error_loc_17_phi_fu_996_p100 = or_ln154_reg_2865;
    end else begin
        ap_phi_mux_p_error_loc_17_phi_fu_996_p100 = p_error_loc_17_reg_992;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) & ((((((((((icmp_ln96_reg_3005 == 1'd0) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd6)) | ((icmp_ln102_reg_3001 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd7))) | ((icmp_ln90_reg_3009 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd5))) | ((icmp_ln84_reg_3013 == 1'd0) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd4))) | ((o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd3))) | ((o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd2))) | (~(funct3_reg_2395 == 3'd5) & ~(funct3_reg_2395 == 3'd1) & ~(funct3_reg_2395 == 3'd4) & ~(funct3_reg_2395 == 3'd6) & ~(funct3_reg_2395 == 3'd7) & (icmp_ln72_reg_3021 == 1'd0) & (o_pcode_reg_2391 == 7'd99))) | ((icmp_ln78_reg_3017 == 1'd1) & (o_pcode_reg_2391 == 7'd99) & (funct3_reg_2395 == 3'd1))) | (~(o_pcode_reg_2391 == 7'd103) & ~(o_pcode_reg_2391 == 7'd99) & ~(o_pcode_reg_2391 == 7'd111))))) begin
        ap_phi_mux_p_error_loc_18_phi_fu_1115_p18 = ap_phi_mux_p_error_loc_17_phi_fu_996_p100;
    end else begin
        ap_phi_mux_p_error_loc_18_phi_fu_1115_p18 = p_error_loc_18_reg_1112;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        data_memory_address0 = zext_ln120_fu_2199_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd0))) begin
        data_memory_address0 = data_memory_addr_1_reg_2912;
    end else if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd1))) begin
        data_memory_address0 = data_memory_addr_2_reg_2902;
    end else if (((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2395 == 3'd0))) begin
        data_memory_address0 = data_memory_addr_1_gep_fu_747_p3;
    end else if (((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2395 == 3'd1))) begin
        data_memory_address0 = data_memory_addr_2_gep_fu_739_p3;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        data_memory_address0 = zext_ln159_reg_2872;
    end else begin
        data_memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state48) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2395 == 3'd0)))) begin
        data_memory_ce0 = 1'b1;
    end else begin
        data_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd0))) begin
        data_memory_d0 = or_ln164_reg_2927;
    end else if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd1))) begin
        data_memory_d0 = or_ln169_reg_2922;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        data_memory_d0 = xreg_q0;
    end else begin
        data_memory_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd35) & (funct3_reg_2395 == 3'd0)))) begin
        data_memory_we0 = 1'b1;
    end else begin
        data_memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        instr_memory_ce0 = 1'b1;
    end else begin
        instr_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd0))) begin
        xreg_address0 = zext_ln124_fu_2134_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd1))) begin
        xreg_address0 = zext_ln129_fu_2126_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd4))) begin
        xreg_address0 = zext_ln137_1_fu_2118_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd5))) begin
        xreg_address0 = zext_ln142_1_fu_2110_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) & (funct3_reg_2395 == 3'd0))) begin
        xreg_address0 = zext_ln164_fu_2016_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) & (funct3_reg_2395 == 3'd1))) begin
        xreg_address0 = zext_ln169_fu_2012_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) & (funct3_reg_2395 == 3'd2))) begin
        xreg_address0 = zext_ln173_fu_2008_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        xreg_address0 = zext_ln221_2_fu_1867_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        xreg_address0 = zext_ln224_2_fu_1854_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address0 = zext_ln72_1_fu_1635_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address0 = zext_ln78_1_fu_1625_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address0 = zext_ln84_1_fu_1615_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address0 = zext_ln90_1_fu_1605_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address0 = zext_ln96_1_fu_1595_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address0 = zext_ln102_1_fu_1585_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1189_p1 == 7'd3))) begin
        xreg_address0 = zext_ln114_fu_1565_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1189_p1 == 7'd35))) begin
        xreg_address0 = zext_ln153_fu_1560_p1;
    end else if (((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd19))) begin
        xreg_address0 = zext_ln221_fu_1555_p1;
    end else if (((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd19))) begin
        xreg_address0 = zext_ln224_fu_1550_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd19))) begin
        xreg_address0 = zext_ln185_fu_1545_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd19))) begin
        xreg_address0 = zext_ln188_fu_1540_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd19))) begin
        xreg_address0 = zext_ln195_fu_1535_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd19))) begin
        xreg_address0 = zext_ln202_fu_1530_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd19))) begin
        xreg_address0 = zext_ln205_fu_1525_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd19))) begin
        xreg_address0 = zext_ln208_fu_1520_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd19))) begin
        xreg_address0 = zext_ln212_fu_1515_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address0 = zext_ln320_1_fu_1510_p1;
    end else if (((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address0 = zext_ln244_1_fu_1500_p1;
    end else if (((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address0 = zext_ln248_1_fu_1490_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address0 = zext_ln258_fu_1475_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address0 = zext_ln266_1_fu_1470_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address0 = zext_ln278_1_fu_1460_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address0 = zext_ln290_1_fu_1450_p1;
    end else if (((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address0 = zext_ln299_fu_1435_p1;
    end else if (((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address0 = zext_ln302_1_fu_1430_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address0 = zext_ln312_1_fu_1420_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd55))) begin
        xreg_address1 = zext_ln54_fu_2374_p1;
    end else if (((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd23))) begin
        xreg_address1 = zext_ln57_fu_2370_p1;
    end else if (((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd111))) begin
        xreg_address1 = zext_ln60_fu_2351_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        xreg_address1 = zext_ln66_fu_2337_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        xreg_address1 = zext_ln65_fu_2333_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        xreg_address1 = zext_ln133_fu_2213_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd0))) begin
        xreg_address1 = zext_ln185_1_fu_1841_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd2))) begin
        xreg_address1 = zext_ln189_fu_1827_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd3))) begin
        xreg_address1 = zext_ln196_fu_1819_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd4))) begin
        xreg_address1 = zext_ln202_1_fu_1815_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd6))) begin
        xreg_address1 = zext_ln205_1_fu_1805_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd7))) begin
        xreg_address1 = zext_ln208_1_fu_1795_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        xreg_address1 = zext_ln212_2_fu_1775_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        xreg_address1 = zext_ln320_2_fu_1762_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_address1 = zext_ln244_2_fu_1752_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        xreg_address1 = zext_ln248_2_fu_1742_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_address1 = zext_ln258_2_fu_1732_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        xreg_address1 = zext_ln267_fu_1711_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_address1 = zext_ln279_fu_1703_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_address1 = zext_ln290_2_fu_1699_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_address1 = zext_ln299_2_fu_1689_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_address1 = zext_ln302_2_fu_1672_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_address1 = zext_ln312_2_fu_1655_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address1 = zext_ln72_fu_1630_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address1 = zext_ln78_fu_1620_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address1 = zext_ln84_fu_1610_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address1 = zext_ln90_fu_1600_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address1 = zext_ln96_fu_1590_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd99))) begin
        xreg_address1 = zext_ln102_fu_1580_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address1 = zext_ln320_fu_1505_p1;
    end else if (((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address1 = zext_ln244_fu_1495_p1;
    end else if (((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address1 = zext_ln248_fu_1485_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address1 = zext_ln258_1_fu_1480_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address1 = zext_ln266_fu_1465_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address1 = zext_ln278_fu_1455_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address1 = zext_ln290_fu_1445_p1;
    end else if (((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address1 = zext_ln299_1_fu_1440_p1;
    end else if (((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address1 = zext_ln302_fu_1425_p1;
    end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd51))) begin
        xreg_address1 = zext_ln312_fu_1415_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd5)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd4)) | ((1'b1 == ap_CS_fsm_state42) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state42) & (funct3_reg_2395 == 3'd2)) | ((1'b1 == ap_CS_fsm_state42) & (funct3_reg_2395 == 3'd0)) | ((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51)) | ((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd19)) | ((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51)) | ((funct7_fu_1203_p4 == 7'd32) 
    & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51)) | ((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd19)) | ((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd19)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1189_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1189_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) 
    & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd19)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state54) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd7)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd111)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd55)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd23)) | ((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51)) | ((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51)) | ((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51)) | ((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 
    == 3'd4) & (o_pcode_fu_1189_p1 == 7'd51)) | ((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd99)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd0))) begin
        xreg_d0 = sext_ln124_fu_2130_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd1))) begin
        xreg_d0 = sext_ln129_fu_2122_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd4))) begin
        xreg_d0 = zext_ln137_fu_2114_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd5))) begin
        xreg_d0 = zext_ln142_fu_2106_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        xreg_d0 = lshr_ln221_reg_2828;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        xreg_d0 = ashr_ln224_reg_2823;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd55))) begin
        xreg_d1 = imm_U_reg_2498;
    end else if (((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd23))) begin
        xreg_d1 = add_ln57_fu_2365_p2;
    end else if (((1'b1 == ap_CS_fsm_state54) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd111)))) begin
        xreg_d1 = grp_fu_1149_p2;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        xreg_d1 = data_memory_q0;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd0))) begin
        xreg_d1 = add_ln185_fu_1835_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd2))) begin
        xreg_d1 = zext_ln188_1_fu_1831_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd3))) begin
        xreg_d1 = zext_ln195_1_fu_1823_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd4))) begin
        xreg_d1 = xor_ln202_fu_1809_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd6))) begin
        xreg_d1 = or_ln205_fu_1799_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd7))) begin
        xreg_d1 = and_ln208_fu_1789_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        xreg_d1 = shl_ln212_reg_2808;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        xreg_d1 = and_ln320_reg_2803;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_d1 = add_ln244_reg_2798;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        xreg_d1 = sub_ln248_reg_2793;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_d1 = shl_ln258_reg_2788;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        xreg_d1 = zext_ln266_2_fu_1715_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_d1 = zext_ln278_2_fu_1707_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_d1 = xor_ln290_reg_2768;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_d1 = lshr_ln299_reg_2763;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_d1 = ashr_ln302_reg_2753;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_d1 = or_ln312_reg_2743;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd5)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state46) & (o_pcode_reg_2391 == 7'd3) & (funct3_reg_2395 == 3'd4)))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state54) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2395 == 3'd7)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd111)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd55)) | ((1'b1 == ap_CS_fsm_state58) & (o_pcode_reg_2391 == 7'd23)) | ((1'b1 == ap_CS_fsm_state49) & (funct3_reg_2395 == 3'd2)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1193_p4 == 3'd2) & ~(funct3_fu_1193_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1189_p1 == 7'd99))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if (((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if ((~(funct3_fu_1193_p4 == 3'd1) & ~(funct3_fu_1193_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1189_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd7) & (o_pcode_fu_1189_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd0) & (o_pcode_fu_1189_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((funct7_fu_1203_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((funct7_fu_1203_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((icmp_ln211_fu_1409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1193_p4 == 3'd6) & (o_pcode_fu_1189_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((o_pcode_fu_1189_p1 == 7'd55) | ((o_pcode_fu_1189_p1 == 7'd111) | (o_pcode_fu_1189_p1 == 7'd23))))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else if (((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1189_p1 == 7'd103))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else if (((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1189_p1 == 7'd3))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((((((((((((~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(o_pcode_fu_1189_p1 == 7'd19) & ~(funct3_fu_1193_p4 == 3'd0) & (icmp_ln211_fu_1409_p2 == 1'd0) & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd51)) | (~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(o_pcode_fu_1189_p1 == 7'd19) & ~(funct3_fu_1193_p4 == 3'd0) & (icmp_ln211_fu_1409_p2 == 1'd0) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd51))) | (~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd99) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(funct3_fu_1193_p4 == 3'd1) 
    & ~(funct3_fu_1193_p4 == 3'd2) & ~(funct3_fu_1193_p4 == 3'd3) & ~(funct3_fu_1193_p4 == 3'd4) & ~(funct7_fu_1203_p4 == 7'd0) & ~(funct7_fu_1203_p4 == 7'd32) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd51))) | (~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd99) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(funct3_fu_1193_p4 == 3'd0) & (icmp_ln211_fu_1409_p2 == 1'd0) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd51))) | (~(o_pcode_fu_1189_p1 == 7'd115) & ~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd99) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(o_pcode_fu_1189_p1 == 7'd19) & ~(o_pcode_fu_1189_p1 == 7'd51))) | (~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 
    == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd99) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(o_pcode_fu_1189_p1 == 7'd19) & ~(funct3_fu_1193_p4 == 3'd0) & ~(funct3_fu_1193_p4 == 3'd5) & (icmp_ln211_fu_1409_p2 == 1'd0) & (o_pcode_fu_1189_p1 == 7'd51))) | (~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd99) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(o_pcode_fu_1189_p1 == 7'd19) & ~(funct3_fu_1193_p4 == 3'd0) & (icmp_ln211_fu_1409_p2 == 1'd0) & (funct3_fu_1193_p4 == 3'd4) & (o_pcode_fu_1189_p1 == 7'd51))) | (~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd99) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(o_pcode_fu_1189_p1 == 7'd19) & ~(funct7_fu_1203_p4 == 7'd0) & ~(funct7_fu_1203_p4 == 7'd32) & (funct3_fu_1193_p4 == 3'd0) 
    & (o_pcode_fu_1189_p1 == 7'd51))) | (~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd99) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & ~(funct3_fu_1193_p4 == 3'd1) & ~(funct7_fu_1203_p4 == 7'd0) & ~(funct7_fu_1203_p4 == 7'd32) & (funct3_fu_1193_p4 == 3'd5) & (o_pcode_fu_1189_p1 == 7'd19))) | (~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & ~(o_pcode_fu_1189_p1 == 7'd99) & ~(o_pcode_fu_1189_p1 == 7'd3) & ~(o_pcode_fu_1189_p1 == 7'd35) & (icmp_ln211_fu_1409_p2 == 1'd0) & (funct3_fu_1193_p4 == 3'd1) & (o_pcode_fu_1189_p1 == 7'd19))) | (~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & (funct3_fu_1193_p4 == 3'd3) & (o_pcode_fu_1189_p1 == 7'd99))) | (~(o_pcode_fu_1189_p1 == 7'd103) & ~(o_pcode_fu_1189_p1 == 7'd111) & 
    ~(o_pcode_fu_1189_p1 == 7'd23) & ~(o_pcode_fu_1189_p1 == 7'd55) & (funct3_fu_1193_p4 == 3'd2) & (o_pcode_fu_1189_p1 == 7'd99))))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else if (((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1189_p1 == 7'd35))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if ((~(funct3_reg_2395 == 3'd1) & ~(funct3_reg_2395 == 3'd2) & ~(funct3_reg_2395 == 3'd0) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else if (((1'b1 == ap_CS_fsm_state42) & ((funct3_reg_2395 == 3'd1) | (funct3_reg_2395 == 3'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & ((funct3_reg_2395 == 3'd1) | (funct3_reg_2395 == 3'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if (((1'b1 == ap_CS_fsm_state49) & ((funct3_reg_2395 == 3'd5) | (funct3_reg_2395 == 3'd4)))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln115_fu_2184_p2 = (trunc_ln114_2_fu_2154_p1 + trunc_ln114_1_reg_2667);

assign add_ln153_1_fu_1886_p2 = (trunc_ln153_fu_1871_p1 + imm_S_cast_reg_2488);

assign add_ln153_2_fu_1891_p2 = ($signed(xreg_q0) + $signed(imm_S_reg_2481));

assign add_ln153_fu_1896_p2 = ($signed(zext_ln153_1_fu_1879_p1) + $signed(sext_ln153_fu_1883_p1));

assign add_ln185_fu_1835_p2 = ($signed(reg_1165) + $signed(sext_ln38_reg_2408));

assign add_ln244_fu_1746_p2 = (xreg_q0 + xreg_q1);

assign add_ln57_fu_2365_p2 = (p_pc_load_reg_2378 + imm_U_reg_2498);

assign add_ln61_fu_2355_p2 = ($signed(p_pc_load_reg_2378) + $signed(sext_ln45_reg_2476));

assign add_ln66_fu_2341_p2 = ($signed(xreg_q1) + $signed(sext_ln38_reg_2408));

assign and_ln164_fu_2078_p2 = (xor_ln164_fu_2072_p2 & data_memory_q0);

assign and_ln169_fu_2039_p2 = (xor_ln169_fu_2033_p2 & data_memory_q0);

assign and_ln208_fu_1789_p2 = (sext_ln38_reg_2408 & reg_1165);

assign and_ln320_fu_1756_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ashr_ln224_fu_1848_p2 = $signed(reg_1165) >>> zext_ln224_1_fu_1845_p1;

assign ashr_ln302_fu_1666_p2 = $signed(reg_1165) >>> zext_ln302_3_fu_1663_p1;

assign data_memory_addr_1_gep_fu_747_p3 = zext_ln159_reg_2872;

assign data_memory_addr_2_gep_fu_739_p3 = zext_ln159_reg_2872;

assign error = ap_phi_mux_p_error_loc_18_phi_fu_1115_p18;

assign funct12_fu_1213_p4 = {{instr_memory_q0[31:20]}};

assign funct3_fu_1193_p4 = {{instr_memory_q0[14:12]}};

assign funct7_fu_1203_p4 = {{instr_memory_q0[31:25]}};

assign grp_fu_1137_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1143_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1149_p2 = (p_pc_load_reg_2378 + 32'd4);

assign grp_fu_1155_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1161_p2 = ($signed(p_pc_load_reg_2378) + $signed(sext_ln42_reg_2471));

assign icmp_ln188_fu_1784_p2 = (($signed(xreg_q0) < $signed(sext_ln38_reg_2408)) ? 1'b1 : 1'b0);

assign icmp_ln195_fu_1779_p2 = ((xreg_q0 < sext_ln38_reg_2408) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_1409_p2 = ((funct7_fu_1203_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln337_fu_1640_p2 = ((funct12_reg_2402 != 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1297_p6 = {{{{{tmp_3_fu_1289_p3}, {tmp_2_fu_1281_p3}}, {tmp_1_fu_1271_p4}}, {tmp_fu_1261_p4}}, {1'd0}};

assign imm_J_fu_1343_p6 = {{{{{tmp_3_fu_1289_p3}, {tmp_6_fu_1333_p4}}, {tmp_5_fu_1325_p3}}, {tmp_4_fu_1315_p4}}, {1'd0}};

assign imm_S_fu_1361_p5 = {{sext_ln38_fu_1223_p1[31:5]}, {rd_fu_1251_p4}};

assign imm_U_fu_1397_p3 = {{tmp_8_fu_1387_p4}, {12'd0}};

assign instr_memory_address0 = zext_ln33_fu_1184_p1;

assign lshr_ln123_fu_2288_p2 = temp_reg_2973 >> zext_ln123_fu_2284_p1;

assign lshr_ln128_fu_2268_p2 = temp_reg_2973 >> zext_ln128_fu_2264_p1;

assign lshr_ln136_fu_2248_p2 = temp_reg_2973 >> zext_ln136_fu_2244_p1;

assign lshr_ln141_fu_2228_p2 = temp_reg_2973 >> zext_ln141_fu_2224_p1;

assign lshr_ln221_fu_1861_p2 = reg_1165 >> zext_ln221_1_fu_1858_p1;

assign lshr_ln299_fu_1683_p2 = reg_1165 >> zext_ln299_3_fu_1680_p1;

assign lshr_ln_fu_1174_p4 = {{p_pc[17:2]}};

assign mask_1_fu_2028_p2 = 32'd65535 << sext_ln160_reg_2879;

assign mask_fu_2067_p2 = 32'd255 << sext_ln160_reg_2879;

assign o_pcode_fu_1189_p1 = instr_memory_q0[6:0];

assign offset_fu_1996_p3 = {{select_ln160_fu_1989_p3}, {3'd0}};

assign or_ln115_fu_2208_p2 = (xor_ln115_fu_2203_p2 | p_error_load_reg_2504);

assign or_ln154_fu_1955_p2 = (xor_ln154_fu_1950_p2 | p_error);

assign or_ln164_fu_2100_p2 = (trunc_ln164_1_fu_2096_p1 | and_ln164_fu_2078_p2);

assign or_ln169_fu_2061_p2 = (trunc_ln169_1_fu_2057_p1 | and_ln169_fu_2039_p2);

assign or_ln205_fu_1799_p2 = (sext_ln38_reg_2408 | reg_1165);

assign or_ln312_fu_1649_p2 = (xreg_q1 | xreg_q0);

assign or_ln337_fu_1645_p2 = (p_error | icmp_ln337_reg_2732);

assign p_and_t_fu_1968_p3 = {{1'd0}, {sub_ln160_fu_1963_p2}};

assign pos_1_fu_2170_p2 = ($signed(trunc_ln114_3_fu_2161_p1) + $signed(sext_ln114_fu_2158_p1));

assign pos_2_fu_1913_p2 = (trunc_ln153_1_fu_1875_p1 + trunc_ln46_reg_2493);

assign pos_3_fu_1918_p2 = (trunc_ln153_4_fu_1909_p1 + trunc_ln153_3_fu_1906_p1);

assign pos_fu_2165_p2 = ($signed(trunc_ln114_fu_2150_p1) + $signed(sext_ln38_1_reg_2419));

assign rd_fu_1251_p4 = {{instr_memory_q0[11:7]}};

assign result_1_fu_2273_p1 = lshr_ln128_fu_2268_p2[15:0];

assign result_2_fu_2253_p1 = lshr_ln136_fu_2248_p2[7:0];

assign result_3_fu_2233_p1 = lshr_ln141_fu_2228_p2[15:0];

assign result_fu_2293_p1 = lshr_ln123_fu_2288_p2[7:0];

assign rs1_fu_1231_p4 = {{instr_memory_q0[19:15]}};

assign rs2_fu_1241_p4 = {{instr_memory_q0[24:20]}};

assign select_ln160_fu_1989_p3 = ((tmp_10_reg_2853[0:0] == 1'b1) ? sub_ln160_1_fu_1976_p2 : tmp_s_fu_1982_p3);

assign sext_ln114_fu_2158_p1 = funct12_reg_2402;

assign sext_ln124_fu_2130_p1 = $signed(result_reg_2996);

assign sext_ln129_fu_2122_p1 = $signed(result_1_reg_2991);

assign sext_ln153_fu_1883_p1 = imm_S_reg_2481;

assign sext_ln160_fu_2004_p1 = $signed(offset_fu_1996_p3);

assign sext_ln38_1_fu_1227_p1 = funct12_fu_1213_p4;

assign sext_ln38_fu_1223_p1 = funct12_fu_1213_p4;

assign sext_ln42_fu_1311_p1 = $signed(imm_B_fu_1297_p6);

assign sext_ln45_fu_1357_p1 = $signed(imm_J_fu_1343_p6);

assign shl_ln164_fu_2090_p2 = zext_ln164_1_fu_2084_p1 << zext_ln164_2_fu_2087_p1;

assign shl_ln169_fu_2051_p2 = zext_ln169_1_fu_2045_p1 << zext_ln169_2_fu_2048_p1;

assign shl_ln1_fu_2257_p3 = {{add_ln115_reg_2937}, {3'd0}};

assign shl_ln212_fu_1769_p2 = reg_1165 << zext_ln212_1_fu_1766_p1;

assign shl_ln258_fu_1726_p2 = reg_1165 << zext_ln258_3_fu_1723_p1;

assign shl_ln2_fu_2237_p3 = {{add_ln115_reg_2937}, {3'd0}};

assign shl_ln3_fu_2217_p3 = {{add_ln115_reg_2937}, {3'd0}};

assign shl_ln_fu_2277_p3 = {{add_ln115_reg_2937}, {3'd0}};

assign sub_ln160_1_fu_1976_p2 = (3'd0 - p_and_t_fu_1968_p3);

assign sub_ln160_fu_1963_p2 = (2'd0 - trunc_ln153_2_reg_2838);

assign sub_ln248_fu_1736_p2 = (xreg_q1 - xreg_q0);

assign tmp_1_fu_1271_p4 = {{instr_memory_q0[30:25]}};

assign tmp_2_fu_1281_p3 = instr_memory_q0[32'd7];

assign tmp_3_fu_1289_p3 = instr_memory_q0[32'd31];

assign tmp_4_fu_1315_p4 = {{instr_memory_q0[30:21]}};

assign tmp_5_fu_1325_p3 = instr_memory_q0[32'd20];

assign tmp_6_fu_1333_p4 = {{instr_memory_q0[19:12]}};

assign tmp_8_fu_1387_p4 = {{instr_memory_q0[31:12]}};

assign tmp_fu_1261_p4 = {{instr_memory_q0[11:8]}};

assign tmp_s_fu_1982_p3 = {{1'd0}, {add_ln153_1_reg_2833}};

assign trunc_ln114_2_fu_2154_p1 = xreg_q0[1:0];

assign trunc_ln114_3_fu_2161_p1 = xreg_q0[17:0];

assign trunc_ln114_fu_2150_p1 = xreg_q0[28:0];

assign trunc_ln153_1_fu_1875_p1 = xreg_q0[28:0];

assign trunc_ln153_2_fu_1902_p1 = add_ln153_2_fu_1891_p2[1:0];

assign trunc_ln153_3_fu_1906_p1 = imm_S_reg_2481[17:0];

assign trunc_ln153_4_fu_1909_p1 = xreg_q0[17:0];

assign trunc_ln153_fu_1871_p1 = xreg_q0[1:0];

assign trunc_ln164_1_fu_2096_p1 = shl_ln164_fu_2090_p2[31:0];

assign trunc_ln164_fu_2024_p1 = xreg_q0[7:0];

assign trunc_ln169_1_fu_2057_p1 = shl_ln169_fu_2051_p2[31:0];

assign trunc_ln169_fu_2020_p1 = xreg_q0[15:0];

assign trunc_ln258_fu_1719_p1 = xreg_q1[4:0];

assign trunc_ln299_fu_1676_p1 = xreg_q1[4:0];

assign trunc_ln302_fu_1659_p1 = xreg_q0[4:0];

assign trunc_ln46_fu_1383_p1 = imm_S_fu_1361_p5[28:0];

assign xor_ln115_fu_2203_p2 = (tmp_7_reg_2932 ^ 1'd1);

assign xor_ln154_fu_1950_p2 = (tmp_9_reg_2843 ^ 1'd1);

assign xor_ln164_fu_2072_p2 = (mask_fu_2067_p2 ^ 32'd4294967295);

assign xor_ln169_fu_2033_p2 = (mask_1_fu_2028_p2 ^ 32'd4294967295);

assign xor_ln202_fu_1809_p2 = (sext_ln38_reg_2408 ^ reg_1165);

assign xor_ln290_fu_1693_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln102_1_fu_1585_p1 = rs2_fu_1241_p4;

assign zext_ln102_fu_1580_p1 = rs1_fu_1231_p4;

assign zext_ln114_fu_1565_p1 = rs1_fu_1231_p4;

assign zext_ln120_fu_2199_p1 = lshr_ln1_reg_2945;

assign zext_ln123_fu_2284_p1 = shl_ln_fu_2277_p3;

assign zext_ln124_fu_2134_p1 = rd_reg_2439;

assign zext_ln128_fu_2264_p1 = shl_ln1_fu_2257_p3;

assign zext_ln129_fu_2126_p1 = rd_reg_2439;

assign zext_ln133_fu_2213_p1 = rd_reg_2439;

assign zext_ln136_fu_2244_p1 = shl_ln2_fu_2237_p3;

assign zext_ln137_1_fu_2118_p1 = rd_reg_2439;

assign zext_ln137_fu_2114_p1 = result_2_reg_2986;

assign zext_ln141_fu_2224_p1 = shl_ln3_fu_2217_p3;

assign zext_ln142_1_fu_2110_p1 = rd_reg_2439;

assign zext_ln142_fu_2106_p1 = result_3_reg_2981;

assign zext_ln153_1_fu_1879_p1 = xreg_q0;

assign zext_ln153_fu_1560_p1 = rs1_fu_1231_p4;

assign zext_ln159_fu_1960_p1 = lshr_ln2_reg_2848;

assign zext_ln164_1_fu_2084_p1 = trunc_ln164_reg_2917;

assign zext_ln164_2_fu_2087_p1 = $unsigned(sext_ln160_reg_2879);

assign zext_ln164_fu_2016_p1 = rs2_reg_2429;

assign zext_ln169_1_fu_2045_p1 = trunc_ln169_reg_2907;

assign zext_ln169_2_fu_2048_p1 = $unsigned(sext_ln160_reg_2879);

assign zext_ln169_fu_2012_p1 = rs2_reg_2429;

assign zext_ln173_fu_2008_p1 = rs2_reg_2429;

assign zext_ln185_1_fu_1841_p1 = rd_reg_2439;

assign zext_ln185_fu_1545_p1 = rs1_fu_1231_p4;

assign zext_ln188_1_fu_1831_p1 = icmp_ln188_reg_2818;

assign zext_ln188_fu_1540_p1 = rs1_fu_1231_p4;

assign zext_ln189_fu_1827_p1 = rd_reg_2439;

assign zext_ln195_1_fu_1823_p1 = icmp_ln195_reg_2813;

assign zext_ln195_fu_1535_p1 = rs1_fu_1231_p4;

assign zext_ln196_fu_1819_p1 = rd_reg_2439;

assign zext_ln202_1_fu_1815_p1 = rd_reg_2439;

assign zext_ln202_fu_1530_p1 = rs1_fu_1231_p4;

assign zext_ln205_1_fu_1805_p1 = rd_reg_2439;

assign zext_ln205_fu_1525_p1 = rs1_fu_1231_p4;

assign zext_ln208_1_fu_1795_p1 = rd_reg_2439;

assign zext_ln208_fu_1520_p1 = rs1_fu_1231_p4;

assign zext_ln212_1_fu_1766_p1 = rs2_reg_2429;

assign zext_ln212_2_fu_1775_p1 = rd_reg_2439;

assign zext_ln212_fu_1515_p1 = rs1_fu_1231_p4;

assign zext_ln221_1_fu_1858_p1 = rs2_reg_2429;

assign zext_ln221_2_fu_1867_p1 = rd_reg_2439;

assign zext_ln221_fu_1555_p1 = rs1_fu_1231_p4;

assign zext_ln224_1_fu_1845_p1 = rs2_reg_2429;

assign zext_ln224_2_fu_1854_p1 = rd_reg_2439;

assign zext_ln224_fu_1550_p1 = rs1_fu_1231_p4;

assign zext_ln244_1_fu_1500_p1 = rs2_fu_1241_p4;

assign zext_ln244_2_fu_1752_p1 = rd_reg_2439;

assign zext_ln244_fu_1495_p1 = rs1_fu_1231_p4;

assign zext_ln248_1_fu_1490_p1 = rs2_fu_1241_p4;

assign zext_ln248_2_fu_1742_p1 = rd_reg_2439;

assign zext_ln248_fu_1485_p1 = rs1_fu_1231_p4;

assign zext_ln258_1_fu_1480_p1 = rs2_fu_1241_p4;

assign zext_ln258_2_fu_1732_p1 = rd_reg_2439;

assign zext_ln258_3_fu_1723_p1 = trunc_ln258_reg_2783;

assign zext_ln258_fu_1475_p1 = rs1_fu_1231_p4;

assign zext_ln266_1_fu_1470_p1 = rs2_fu_1241_p4;

assign zext_ln266_2_fu_1715_p1 = icmp_ln266_reg_2778;

assign zext_ln266_fu_1465_p1 = rs1_fu_1231_p4;

assign zext_ln267_fu_1711_p1 = rd_reg_2439;

assign zext_ln278_1_fu_1460_p1 = rs2_fu_1241_p4;

assign zext_ln278_2_fu_1707_p1 = icmp_ln278_reg_2773;

assign zext_ln278_fu_1455_p1 = rs1_fu_1231_p4;

assign zext_ln279_fu_1703_p1 = rd_reg_2439;

assign zext_ln290_1_fu_1450_p1 = rs2_fu_1241_p4;

assign zext_ln290_2_fu_1699_p1 = rd_reg_2439;

assign zext_ln290_fu_1445_p1 = rs1_fu_1231_p4;

assign zext_ln299_1_fu_1440_p1 = rs2_fu_1241_p4;

assign zext_ln299_2_fu_1689_p1 = rd_reg_2439;

assign zext_ln299_3_fu_1680_p1 = trunc_ln299_reg_2758;

assign zext_ln299_fu_1435_p1 = rs1_fu_1231_p4;

assign zext_ln302_1_fu_1430_p1 = rs2_fu_1241_p4;

assign zext_ln302_2_fu_1672_p1 = rd_reg_2439;

assign zext_ln302_3_fu_1663_p1 = trunc_ln302_reg_2748;

assign zext_ln302_fu_1425_p1 = rs1_fu_1231_p4;

assign zext_ln312_1_fu_1420_p1 = rs2_fu_1241_p4;

assign zext_ln312_2_fu_1655_p1 = rd_reg_2439;

assign zext_ln312_fu_1415_p1 = rs1_fu_1231_p4;

assign zext_ln320_1_fu_1510_p1 = rs2_fu_1241_p4;

assign zext_ln320_2_fu_1762_p1 = rd_reg_2439;

assign zext_ln320_fu_1505_p1 = rs1_fu_1231_p4;

assign zext_ln33_fu_1184_p1 = lshr_ln_fu_1174_p4;

assign zext_ln54_fu_2374_p1 = rd_reg_2439;

assign zext_ln57_fu_2370_p1 = rd_reg_2439;

assign zext_ln60_fu_2351_p1 = rd_reg_2439;

assign zext_ln65_fu_2333_p1 = rd_reg_2439;

assign zext_ln66_fu_2337_p1 = rs1_reg_2424;

assign zext_ln72_1_fu_1635_p1 = rs2_fu_1241_p4;

assign zext_ln72_fu_1630_p1 = rs1_fu_1231_p4;

assign zext_ln78_1_fu_1625_p1 = rs2_fu_1241_p4;

assign zext_ln78_fu_1620_p1 = rs1_fu_1231_p4;

assign zext_ln84_1_fu_1615_p1 = rs2_fu_1241_p4;

assign zext_ln84_fu_1610_p1 = rs1_fu_1231_p4;

assign zext_ln90_1_fu_1605_p1 = rs2_fu_1241_p4;

assign zext_ln90_fu_1600_p1 = rs1_fu_1231_p4;

assign zext_ln96_1_fu_1595_p1 = rs2_fu_1241_p4;

assign zext_ln96_fu_1590_p1 = rs1_fu_1231_p4;

always @ (posedge ap_clk) begin
    sext_ln42_reg_2471[0] <= 1'b0;
    sext_ln45_reg_2476[0] <= 1'b0;
    imm_U_reg_2498[11:0] <= 12'b000000000000;
    zext_ln159_reg_2872[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    sext_ln160_reg_2879[2:0] <= 3'b000;
end

endmodule //processor
