{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696270012246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696270012246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 15:06:52 2023 " "Processing started: Mon Oct 02 15:06:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696270012246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270012246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula07 -c aula07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula07 -c aula07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270012246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696270012560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696270012560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgekey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edgekey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeKey-comportamento " "Found design unit 1: edgeKey-comportamento" {  } { { "edgeKey.vhd" "" { Text "C:/Descomp/aula07/edgeKey.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018732 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeKey " "Found entity 1: edgeKey" {  } { { "edgeKey.vhd" "" { Text "C:/Descomp/aula07/edgeKey.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDisplay-comportamento " "Found design unit 1: HexDisplay-comportamento" {  } { { "HexDisplay.vhd" "" { Text "C:/Descomp/aula07/HexDisplay.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018733 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexDisplay " "Found entity 1: HexDisplay" {  } { { "HexDisplay.vhd" "" { Text "C:/Descomp/aula07/HexDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Descomp/aula07/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018734 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Descomp/aula07/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Descomp/aula07/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018736 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Descomp/aula07/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state-comportamento " "Found design unit 1: buffer_3_state-comportamento" {  } { { "buffer_3_state.vhd" "" { Text "C:/Descomp/aula07/buffer_3_state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018737 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state " "Found entity 1: buffer_3_state" {  } { { "buffer_3_state.vhd" "" { Text "C:/Descomp/aula07/buffer_3_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hex-comportamento " "Found design unit 1: Hex-comportamento" {  } { { "Hex.vhd" "" { Text "C:/Descomp/aula07/Hex.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hex " "Found entity 1: Hex" {  } { { "Hex.vhd" "" { Text "C:/Descomp/aula07/Hex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledunitario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledunitario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledUnitario-comportamento " "Found design unit 1: ledUnitario-comportamento" {  } { { "ledUnitario.vhd" "" { Text "C:/Descomp/aula07/ledUnitario.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018740 ""} { "Info" "ISGN_ENTITY_NAME" "1 ledUnitario " "Found entity 1: ledUnitario" {  } { { "ledUnitario.vhd" "" { Text "C:/Descomp/aula07/ledUnitario.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led8-comportamento " "Found design unit 1: led8-comportamento" {  } { { "led8.vhd" "" { Text "C:/Descomp/aula07/led8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018741 ""} { "Info" "ISGN_ENTITY_NAME" "1 led8 " "Found entity 1: led8" {  } { { "led8.vhd" "" { Text "C:/Descomp/aula07/led8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderenderecos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderenderecos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderEnderecos-comportamento " "Found design unit 1: decoderEnderecos-comportamento" {  } { { "decoderEnderecos.vhd" "" { Text "C:/Descomp/aula07/decoderEnderecos.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018742 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderEnderecos " "Found entity 1: decoderEnderecos" {  } { { "decoderEnderecos.vhd" "" { Text "C:/Descomp/aula07/decoderEnderecos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/aula07/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018743 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/aula07/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018743 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/aula07/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/aula07/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018745 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/aula07/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-comportamento " "Found design unit 1: cpu-comportamento" {  } { { "cpu.vhd" "" { Text "C:/Descomp/aula07/cpu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018746 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Descomp/aula07/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-comportamento " "Found design unit 1: unidadeControle-comportamento" {  } { { "unidadeControle.vhd" "" { Text "C:/Descomp/aula07/unidadeControle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018747 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "C:/Descomp/aula07/unidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/aula07/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018748 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/aula07/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Descomp/aula07/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018750 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Descomp/aula07/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Descomp/aula07/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018751 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Descomp/aula07/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorFlag-comportamento " "Found design unit 1: registradorFlag-comportamento" {  } { { "registradorFlag.vhd" "" { Text "C:/Descomp/aula07/registradorFlag.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018752 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorFlag " "Found entity 1: registradorFlag" {  } { { "registradorFlag.vhd" "" { Text "C:/Descomp/aula07/registradorFlag.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPC-Behavioral " "Found design unit 1: muxPC-Behavioral" {  } { { "muxPC.vhd" "" { Text "C:/Descomp/aula07/muxPC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018753 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "muxPC.vhd" "" { Text "C:/Descomp/aula07/muxPC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/aula07/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018755 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/aula07/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Descomp/aula07/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018756 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Descomp/aula07/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Descomp/aula07/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018757 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Descomp/aula07/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Descomp/aula07/logicaDesvio.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018758 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Descomp/aula07/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula07.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula07-arquitetura " "Found design unit 1: aula07-arquitetura" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018761 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula07 " "Found entity 1: aula07" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696270018761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270018761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula07 " "Elaborating entity \"aula07\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696270018808 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADDRMEM aula07.vhd(36) " "VHDL Signal Declaration warning at aula07.vhd(36): used implicit default value for signal \"ADDRMEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696270018812 "|aula07"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OUTMEM aula07.vhd(37) " "VHDL Signal Declaration warning at aula07.vhd(37): used implicit default value for signal \"OUTMEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696270018812 "|aula07"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "aula07.vhd" "\\gravar:detectorSub0" { Text "C:/Descomp/aula07/aula07.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "aula07.vhd" "CPU" { Text "C:/Descomp/aula07/aula07.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 cpu:CPU\|muxGenerico2x1:MUX_ULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"cpu:CPU\|muxGenerico2x1:MUX_ULA\"" {  } { { "cpu.vhd" "MUX_ULA" { Text "C:/Descomp/aula07/cpu.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPC cpu:CPU\|muxPC:MUX_PC " "Elaborating entity \"muxPC\" for hierarchy \"cpu:CPU\|muxPC:MUX_PC\"" {  } { { "cpu.vhd" "MUX_PC" { Text "C:/Descomp/aula07/cpu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico cpu:CPU\|registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"cpu:CPU\|registradorGenerico:REGA\"" {  } { { "cpu.vhd" "REGA" { Text "C:/Descomp/aula07/cpu.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorFlag cpu:CPU\|registradorFlag:ZF1 " "Elaborating entity \"registradorFlag\" for hierarchy \"cpu:CPU\|registradorFlag:ZF1\"" {  } { { "cpu.vhd" "ZF1" { Text "C:/Descomp/aula07/cpu.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico cpu:CPU\|registradorGenerico:REGRET " "Elaborating entity \"registradorGenerico\" for hierarchy \"cpu:CPU\|registradorGenerico:REGRET\"" {  } { { "cpu.vhd" "REGRET" { Text "C:/Descomp/aula07/cpu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante cpu:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"cpu:CPU\|somaConstante:incrementaPC\"" {  } { { "cpu.vhd" "incrementaPC" { Text "C:/Descomp/aula07/cpu.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub cpu:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"cpu:CPU\|ULASomaSub:ULA1\"" {  } { { "cpu.vhd" "ULA1" { Text "C:/Descomp/aula07/cpu.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle cpu:CPU\|unidadeControle:UC1 " "Elaborating entity \"unidadeControle\" for hierarchy \"cpu:CPU\|unidadeControle:UC1\"" {  } { { "cpu.vhd" "UC1" { Text "C:/Descomp/aula07/cpu.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio cpu:CPU\|logicaDesvio:LOGDESVIO " "Elaborating entity \"logicaDesvio\" for hierarchy \"cpu:CPU\|logicaDesvio:LOGDESVIO\"" {  } { { "cpu.vhd" "LOGDESVIO" { Text "C:/Descomp/aula07/cpu.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "aula07.vhd" "ROM1" { Text "C:/Descomp/aula07/aula07.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "aula07.vhd" "RAM1" { Text "C:/Descomp/aula07/aula07.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderEnderecos decoderEnderecos:DECODER " "Elaborating entity \"decoderEnderecos\" for hierarchy \"decoderEnderecos:DECODER\"" {  } { { "aula07.vhd" "DECODER" { Text "C:/Descomp/aula07/aula07.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ledHabilita decoderEnderecos.vhd(30) " "Verilog HDL or VHDL warning at decoderEnderecos.vhd(30): object \"ledHabilita\" assigned a value but never read" {  } { { "decoderEnderecos.vhd" "" { Text "C:/Descomp/aula07/decoderEnderecos.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696270018852 "|aula07|decoderEnderecos:DECODER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end0LED decoderEnderecos.vhd(31) " "Verilog HDL or VHDL warning at decoderEnderecos.vhd(31): object \"end0LED\" assigned a value but never read" {  } { { "decoderEnderecos.vhd" "" { Text "C:/Descomp/aula07/decoderEnderecos.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696270018852 "|aula07|decoderEnderecos:DECODER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end1LED decoderEnderecos.vhd(32) " "Verilog HDL or VHDL warning at decoderEnderecos.vhd(32): object \"end1LED\" assigned a value but never read" {  } { { "decoderEnderecos.vhd" "" { Text "C:/Descomp/aula07/decoderEnderecos.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696270018852 "|aula07|decoderEnderecos:DECODER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end2LED decoderEnderecos.vhd(33) " "Verilog HDL or VHDL warning at decoderEnderecos.vhd(33): object \"end2LED\" assigned a value but never read" {  } { { "decoderEnderecos.vhd" "" { Text "C:/Descomp/aula07/decoderEnderecos.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696270018852 "|aula07|decoderEnderecos:DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoderEnderecos:DECODER\|decoder3x8:DECBLOCOS " "Elaborating entity \"decoder3x8\" for hierarchy \"decoderEnderecos:DECODER\|decoder3x8:DECBLOCOS\"" {  } { { "decoderEnderecos.vhd" "DECBLOCOS" { Text "C:/Descomp/aula07/decoderEnderecos.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDisplay HexDisplay:HEX " "Elaborating entity \"HexDisplay\" for hierarchy \"HexDisplay:HEX\"" {  } { { "aula07.vhd" "HEX" { Text "C:/Descomp/aula07/aula07.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex HexDisplay:HEX\|Hex:HEX5 " "Elaborating entity \"Hex\" for hierarchy \"HexDisplay:HEX\|Hex:HEX5\"" {  } { { "HexDisplay.vhd" "HEX5" { Text "C:/Descomp/aula07/HexDisplay.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico HexDisplay:HEX\|Hex:HEX5\|registradorGenerico:REG4BITS " "Elaborating entity \"registradorGenerico\" for hierarchy \"HexDisplay:HEX\|Hex:HEX5\|registradorGenerico:REG4BITS\"" {  } { { "Hex.vhd" "REG4BITS" { Text "C:/Descomp/aula07/Hex.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg HexDisplay:HEX\|Hex:HEX5\|conversorHex7Seg:DECODER7SEG " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"HexDisplay:HEX\|Hex:HEX5\|conversorHex7Seg:DECODER7SEG\"" {  } { { "Hex.vhd" "DECODER7SEG" { Text "C:/Descomp/aula07/Hex.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas buffer_3_state_8portas:SW_7 " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"buffer_3_state_8portas:SW_7\"" {  } { { "aula07.vhd" "SW_7" { Text "C:/Descomp/aula07/aula07.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state buffer_3_state:SW_8 " "Elaborating entity \"buffer_3_state\" for hierarchy \"buffer_3_state:SW_8\"" {  } { { "aula07.vhd" "SW_8" { Text "C:/Descomp/aula07/aula07.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeKey edgeKey:REG_KEY0 " "Elaborating entity \"edgeKey\" for hierarchy \"edgeKey:REG_KEY0\"" {  } { { "aula07.vhd" "REG_KEY0" { Text "C:/Descomp/aula07/aula07.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270018872 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Descomp/aula07/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1696270019131 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1696270019131 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"leituraDados\[7\]\" " "Converted tri-state node \"leituraDados\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/aula07/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696270019139 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"leituraDados\[6\]\" " "Converted tri-state node \"leituraDados\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/aula07/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696270019139 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"leituraDados\[5\]\" " "Converted tri-state node \"leituraDados\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/aula07/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696270019139 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"leituraDados\[4\]\" " "Converted tri-state node \"leituraDados\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/aula07/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696270019139 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"leituraDados\[3\]\" " "Converted tri-state node \"leituraDados\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/aula07/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696270019139 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"leituraDados\[2\]\" " "Converted tri-state node \"leituraDados\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/aula07/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696270019139 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"leituraDados\[1\]\" " "Converted tri-state node \"leituraDados\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/aula07/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696270019139 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"leituraDados\[0\]\" " "Converted tri-state node \"leituraDados\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/aula07/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696270019139 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1696270019139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRMEM\[0\] GND " "Pin \"ADDRMEM\[0\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|ADDRMEM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRMEM\[1\] GND " "Pin \"ADDRMEM\[1\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|ADDRMEM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRMEM\[2\] GND " "Pin \"ADDRMEM\[2\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|ADDRMEM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRMEM\[3\] GND " "Pin \"ADDRMEM\[3\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|ADDRMEM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRMEM\[4\] GND " "Pin \"ADDRMEM\[4\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|ADDRMEM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRMEM\[5\] GND " "Pin \"ADDRMEM\[5\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|ADDRMEM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTMEM\[0\] GND " "Pin \"OUTMEM\[0\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|OUTMEM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTMEM\[1\] GND " "Pin \"OUTMEM\[1\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|OUTMEM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTMEM\[2\] GND " "Pin \"OUTMEM\[2\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|OUTMEM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTMEM\[3\] GND " "Pin \"OUTMEM\[3\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|OUTMEM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTMEM\[4\] GND " "Pin \"OUTMEM\[4\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|OUTMEM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTMEM\[5\] GND " "Pin \"OUTMEM\[5\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|OUTMEM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTMEM\[6\] GND " "Pin \"OUTMEM\[6\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|OUTMEM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTMEM\[7\] GND " "Pin \"OUTMEM\[7\]\" is stuck at GND" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696270019418 "|aula07|OUTMEM[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696270019418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696270019484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "463 " "463 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696270019650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696270019812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696270019812 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7\[0\] " "No output dependent on input pin \"SW7\[0\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|SW7[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7\[1\] " "No output dependent on input pin \"SW7\[1\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|SW7[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7\[2\] " "No output dependent on input pin \"SW7\[2\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|SW7[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7\[3\] " "No output dependent on input pin \"SW7\[3\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|SW7[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7\[4\] " "No output dependent on input pin \"SW7\[4\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|SW7[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7\[5\] " "No output dependent on input pin \"SW7\[5\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|SW7[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7\[6\] " "No output dependent on input pin \"SW7\[6\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|SW7[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7\[7\] " "No output dependent on input pin \"SW7\[7\]\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|SW7[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW8 " "No output dependent on input pin \"SW8\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|SW8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW9 " "No output dependent on input pin \"SW9\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|SW9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|KEY0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET " "No output dependent on input pin \"FPGA_RESET\"" {  } { { "aula07.vhd" "" { Text "C:/Descomp/aula07/aula07.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696270019879 "|aula07|FPGA_RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696270019879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696270019882 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696270019882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696270019882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696270019882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696270019901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 15:06:59 2023 " "Processing ended: Mon Oct 02 15:06:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696270019901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696270019901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696270019901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696270019901 ""}
