# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab05_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/NJU/3rd\ semester/digital\ logical\ circuit\ experiments/lab05 {D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:13 on Oct 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NJU/3rd semester/digital logical circuit experiments/lab05" D:/NJU/3rd semester/digital logical circuit experiments/lab05/lab05.v 
# -- Compiling module lab05
# 
# Top level modules:
# 	lab05
# End time: 15:31:13 on Oct 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/NJU/3rd\ semester/digital\ logical\ circuit\ experiments/lab05/simulation/modelsim {D:/NJU/3rd semester/digital logical circuit experiments/lab05/simulation/modelsim/lab05.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:13 on Oct 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NJU/3rd semester/digital logical circuit experiments/lab05/simulation/modelsim" D:/NJU/3rd semester/digital logical circuit experiments/lab05/simulation/modelsim/lab05.vt 
# -- Compiling module lab05_vlg_tst
# 
# Top level modules:
# 	lab05_vlg_tst
# End time: 15:31:13 on Oct 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lab05_vlg_tst
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
