{"vcs1":{"timestamp_begin":1703842736.789420667, "rt":1.51, "ut":1.00, "st":0.20}}
{"vcselab":{"timestamp_begin":1703842738.388560505, "rt":0.86, "ut":0.32, "st":0.09}}
{"link":{"timestamp_begin":1703842739.315906026, "rt":0.27, "ut":0.20, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703842736.352607129}
{"VCS_COMP_START_TIME": 1703842736.352607129}
{"VCS_COMP_END_TIME": 1703842742.943157979}
{"VCS_USER_OPTIONS": "-R -sverilog cavlc_top_tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 346564}}
{"vcselab": {"peak_mem": 227152}}
