EESchema-LIBRARY Version 2.4
#encoding utf-8
#
#
# Symbol set of : COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1
#
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1
#
DEF COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1 U 0 50 Y Y 1 L N
F0 "J" 450 1750 50 H V L TNN
F1 "COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1" 450 1650 50 H V L TNB
F2 "Connector_PinHeader_2.54mm:PinHeader_2x15_P2.54mm_Vertical" 450 1850 50 H I L TNN
F3 "https://github.com/wuxx/Colorlight-FPGA-Projects/blob/master/doc/i9_v7.2_pinout.png" 450 1950 50 H I L TNN
DRAW
S -950 1550 950 -1550 0 0 10 f
S -950 1250 950 450 0 0 10 N
S 450 450 950 -450 0 0 10 N
S 450 -450 950 -950 0 0 10 N
X 3V3 1 -1250 1150 300 R 50 50 0 0 W 
X 3V3 2 -1250 1050 300 R 50 50 0 0 W 
X 5V 15 -150 1850 300 D 50 50 0 0 W 
X GND 3 1250 1150 300 L 50 50 0 0 W 
X GND 4 1250 1050 300 L 50 50 0 0 W 
X ETH1_2P 5 1250 850 300 L 50 50 0 0 B 
X ETH1_4P 6 1250 750 300 L 50 50 0 0 B 
X ETH1_2N 7 1250 650 300 L 50 50 0 0 B 
X ETH1_4N 8 1250 550 300 L 50 50 0 0 B 
X ETH2_1P 19 1250 350 300 L 50 50 0 0 B 
X ETH2_3P 20 1250 250 300 L 50 50 0 0 B 
X ETH2_1N 21 1250 150 300 L 50 50 0 0 B 
X ETH2_3N 22 1250 50 300 L 50 50 0 0 B 
X ETH2_1P 23 1250 -50 300 L 50 50 0 0 B 
X ETH2_3P 24 1250 -150 300 L 50 50 0 0 B 
X ETH2_1N 25 1250 -250 300 L 50 50 0 0 B 
X ETH2_3N 26 1250 -350 300 L 50 50 0 0 B 
X NC 13 1250 -550 300 L 50 50 0 0 B 
X NC 14 1250 -650 300 L 50 50 0 0 B 
X NC 17 1250 -750 300 L 50 50 0 0 B 
X NC 18 1250 -850 300 L 50 50 0 0 B 
X GND 16 -550 -1850 300 U 50 50 0 0 W 
X ETH1_1N 9 -350 -1850 300 U 50 50 0 0 B 
X ETH1_3N 10 -250 -1850 300 U 50 50 0 0 B 
X ETH1_1P 11 -150 -1850 300 U 50 50 0 0 B 
X ETH1_3P 12 -50 -1850 300 U 50 50 0 0 B 
X ETH2_2N 27 50 -1850 300 U 50 50 0 0 B 
X ETH2_4N 28 150 -1850 300 U 50 50 0 0 B 
X ETH2_2P 29 250 -1850 300 U 50 50 0 0 B 
X ETH2_4P 30 350 -1850 300 U 50 50 0 0 B 
ENDDRAW
ENDDEF
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1 -- Multiple units symbol
#
DEF COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1_MU U 0 50 Y Y 5 L N
F0 "J" 0 300 50 H V L TNN
F1 "COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1" 0 200 50 H V L TNB
F2 "Connector_PinHeader_2.54mm:PinHeader_2x15_P2.54mm_Vertical" 0 400 50 H I L TNN
F3 "https://github.com/wuxx/Colorlight-FPGA-Projects/blob/master/doc/i9_v7.2_pinout.png" 0 500 50 H I L TNN
DRAW
# --- --- --- ---
# ETH1 -- First Ethernet Port
#
T 0 0 100 50 1 1 0 "First Ethernet Port" Normal 0 L T
S 0 0 900 -800 1 0 10 f
X 3V3 1 -300 -100 300 R 50 50 1 0 W 
X 3V3 2 -300 -200 300 R 50 50 1 0 W 
X GND 3 1200 -100 300 L 50 50 1 0 W 
X GND 4 1200 -200 300 L 50 50 1 0 W 
X ETH1_2P 5 1200 -400 300 L 50 50 1 0 B 
X ETH1_4P 6 1200 -500 300 L 50 50 1 0 B 
X ETH1_2N 7 1200 -600 300 L 50 50 1 0 B 
X ETH1_4N 8 1200 -700 300 L 50 50 1 0 B 
# --- --- --- ---
# ETH2 -- Second Ethernet Port
#
T 0 0 100 50 1 2 0 "Second Ethernet Port" Normal 0 L T
S 0 0 600 -900 2 0 10 f
X ETH2_1P 19 900 -100 300 L 50 50 2 0 B 
X ETH2_3P 20 900 -200 300 L 50 50 2 0 B 
X ETH2_1N 21 900 -300 300 L 50 50 2 0 B 
X ETH2_3N 22 900 -400 300 L 50 50 2 0 B 
X ETH2_1P 23 900 -500 300 L 50 50 2 0 B 
X ETH2_3P 24 900 -600 300 L 50 50 2 0 B 
X ETH2_1N 25 900 -700 300 L 50 50 2 0 B 
X ETH2_3N 26 900 -800 300 L 50 50 2 0 B 
# --- --- --- ---
# MIDDLE -- Extra pins, not connected
#
T 0 0 100 50 1 3 0 "Extra pins, not connected" Normal 0 L T
S 0 0 300 -500 3 0 10 f
X NC 13 600 -100 300 L 50 50 3 0 B 
X NC 14 600 -200 300 L 50 50 3 0 B 
X NC 17 600 -300 300 L 50 50 3 0 B 
X NC 18 600 -400 300 L 50 50 3 0 B 
# --- --- --- ---
# OTHERS -- Other pins
#
T 0 0 100 50 1 4 0 "Other pins" Normal 0 L T
S 0 0 600 -900 4 0 10 f
X ETH1_1N 9 900 -100 300 L 50 50 4 0 B 
X ETH1_3N 10 900 -200 300 L 50 50 4 0 B 
X ETH1_1P 11 900 -300 300 L 50 50 4 0 B 
X ETH1_3P 12 900 -400 300 L 50 50 4 0 B 
X ETH2_2N 27 900 -500 300 L 50 50 4 0 B 
X ETH2_4N 28 900 -600 300 L 50 50 4 0 B 
X ETH2_2P 29 900 -700 300 L 50 50 4 0 B 
X ETH2_4P 30 900 -800 300 L 50 50 4 0 B 
# --- --- --- ---
# POWER -- Power distribution
#
T 0 0 100 50 1 5 0 "Power distribution" Normal 0 L T
S 0 0 400 -500 5 0 10 f
X 5V 15 -300 -100 300 R 50 50 5 0 W 
X GND 16 300 -800 300 U 50 50 5 0 W 
ENDDRAW
ENDDEF
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1 -- Physical, single unit symbol
#
DEF COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1_PHY U 0 50 Y Y 1 L N
F0 "J" -300 1750 50 H V L TNN
F1 "COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1" -300 1650 50 H V L TNB
F2 "Connector_PinHeader_2.54mm:PinHeader_2x15_P2.54mm_Vertical" -300 1850 50 H I L TNN
F3 "https://github.com/wuxx/Colorlight-FPGA-Projects/blob/master/doc/i9_v7.2_pinout.png" -300 1950 50 H I L TNN
DRAW
S -300 1550 300 -1550 0 0 10 f
X 3V3 1 -600 1450 300 R 50 50 0 0 W 
X 3V3 2 -600 1350 300 R 50 50 0 0 W 
X GND 3 -600 1250 300 R 50 50 0 0 W 
X GND 4 -600 1150 300 R 50 50 0 0 W 
X ETH1_2P 5 -600 1050 300 R 50 50 0 0 B 
X ETH1_4P 6 -600 950 300 R 50 50 0 0 B 
X ETH1_2N 7 -600 850 300 R 50 50 0 0 B 
X ETH1_4N 8 -600 750 300 R 50 50 0 0 B 
X ETH1_1N 9 -600 650 300 R 50 50 0 0 B 
X ETH1_3N 10 -600 550 300 R 50 50 0 0 B 
X ETH1_1P 11 -600 450 300 R 50 50 0 0 B 
X ETH1_3P 12 -600 350 300 R 50 50 0 0 B 
X NC 13 -600 250 300 R 50 50 0 0 B 
X NC 14 -600 150 300 R 50 50 0 0 B 
X 5V 15 -600 50 300 R 50 50 0 0 W 
X GND 16 -600 -50 300 R 50 50 0 0 W 
X NC 17 -600 -150 300 R 50 50 0 0 B 
X NC 18 -600 -250 300 R 50 50 0 0 B 
X ETH2_1P 19 -600 -350 300 R 50 50 0 0 B 
X ETH2_3P 20 -600 -450 300 R 50 50 0 0 B 
X ETH2_1N 21 -600 -550 300 R 50 50 0 0 B 
X ETH2_3N 22 -600 -650 300 R 50 50 0 0 B 
X ETH2_1P 23 -600 -750 300 R 50 50 0 0 B 
X ETH2_3P 24 -600 -850 300 R 50 50 0 0 B 
X ETH2_1N 25 -600 -950 300 R 50 50 0 0 B 
X ETH2_3N 26 -600 -1050 300 R 50 50 0 0 B 
X ETH2_2N 27 -600 -1150 300 R 50 50 0 0 B 
X ETH2_4N 28 -600 -1250 300 R 50 50 0 0 B 
X ETH2_2P 29 -600 -1350 300 R 50 50 0 0 B 
X ETH2_4P 30 -600 -1450 300 R 50 50 0 0 B 
ENDDRAW
ENDDEF
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1 -- Physical socket, single unit symbol
#
DEF COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1_SOCKET U 0 50 Y Y 1 L N
F0 "J" -300 1750 50 H V L TNN
F1 "COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P1" -300 1650 50 H V L TNB
F2 "Connector_PinHeader_2.54mm:PinHeader_2x15_P2.54mm_Vertical" -300 1850 50 H I L TNN
F3 "https://github.com/wuxx/Colorlight-FPGA-Projects/blob/master/doc/i9_v7.2_pinout.png" -300 1950 50 H I L TNN
DRAW
S -300 1550 300 -1550 0 0 10 f
X 3V3 1 -600 1450 300 R 50 50 0 0 P 
X 3V3 2 -600 1350 300 R 50 50 0 0 P 
X GND 3 -600 1250 300 R 50 50 0 0 P 
X GND 4 -600 1150 300 R 50 50 0 0 P 
X ETH1_2P 5 -600 1050 300 R 50 50 0 0 P 
X ETH1_4P 6 -600 950 300 R 50 50 0 0 P 
X ETH1_2N 7 -600 850 300 R 50 50 0 0 P 
X ETH1_4N 8 -600 750 300 R 50 50 0 0 P 
X ETH1_1N 9 -600 650 300 R 50 50 0 0 P 
X ETH1_3N 10 -600 550 300 R 50 50 0 0 P 
X ETH1_1P 11 -600 450 300 R 50 50 0 0 P 
X ETH1_3P 12 -600 350 300 R 50 50 0 0 P 
X NC 13 -600 250 300 R 50 50 0 0 P 
X NC 14 -600 150 300 R 50 50 0 0 P 
X 5V 15 -600 50 300 R 50 50 0 0 P 
X GND 16 -600 -50 300 R 50 50 0 0 P 
X NC 17 -600 -150 300 R 50 50 0 0 P 
X NC 18 -600 -250 300 R 50 50 0 0 P 
X ETH2_1P 19 -600 -350 300 R 50 50 0 0 P 
X ETH2_3P 20 -600 -450 300 R 50 50 0 0 P 
X ETH2_1N 21 -600 -550 300 R 50 50 0 0 P 
X ETH2_3N 22 -600 -650 300 R 50 50 0 0 P 
X ETH2_1P 23 -600 -750 300 R 50 50 0 0 P 
X ETH2_3P 24 -600 -850 300 R 50 50 0 0 P 
X ETH2_1N 25 -600 -950 300 R 50 50 0 0 P 
X ETH2_3N 26 -600 -1050 300 R 50 50 0 0 P 
X ETH2_2N 27 -600 -1150 300 R 50 50 0 0 P 
X ETH2_4N 28 -600 -1250 300 R 50 50 0 0 P 
X ETH2_2P 29 -600 -1350 300 R 50 50 0 0 P 
X ETH2_4P 30 -600 -1450 300 R 50 50 0 0 P 
ENDDRAW
ENDDEF
#
#End Library
