INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.sim/sim_1/synth/func/xsim/tb_VGA_TOP_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbg_hub_CV
INFO: [VRFC 10-311] analyzing module u_ila_0_CV
INFO: [VRFC 10-311] analyzing module VGA_TOP
INFO: [VRFC 10-311] analyzing module bresenham_algo
INFO: [VRFC 10-311] analyzing module controlpath
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-311] analyzing module d_flipflop_0
INFO: [VRFC 10-311] analyzing module d_flipflop_1
INFO: [VRFC 10-311] analyzing module d_flipflop_10
INFO: [VRFC 10-311] analyzing module d_flipflop_11
INFO: [VRFC 10-311] analyzing module d_flipflop_12
INFO: [VRFC 10-311] analyzing module d_flipflop_13
INFO: [VRFC 10-311] analyzing module d_flipflop_14
INFO: [VRFC 10-311] analyzing module d_flipflop_15
INFO: [VRFC 10-311] analyzing module d_flipflop_16
INFO: [VRFC 10-311] analyzing module d_flipflop_17
INFO: [VRFC 10-311] analyzing module d_flipflop_19
INFO: [VRFC 10-311] analyzing module d_flipflop_2
INFO: [VRFC 10-311] analyzing module d_flipflop_20
INFO: [VRFC 10-311] analyzing module d_flipflop_21
INFO: [VRFC 10-311] analyzing module d_flipflop_22
INFO: [VRFC 10-311] analyzing module d_flipflop_23
INFO: [VRFC 10-311] analyzing module d_flipflop_24
INFO: [VRFC 10-311] analyzing module d_flipflop_25
INFO: [VRFC 10-311] analyzing module d_flipflop_26
INFO: [VRFC 10-311] analyzing module d_flipflop_27
INFO: [VRFC 10-311] analyzing module d_flipflop_28
INFO: [VRFC 10-311] analyzing module d_flipflop_29
INFO: [VRFC 10-311] analyzing module d_flipflop_3
INFO: [VRFC 10-311] analyzing module d_flipflop_4
INFO: [VRFC 10-311] analyzing module d_flipflop_5
INFO: [VRFC 10-311] analyzing module d_flipflop_6
INFO: [VRFC 10-311] analyzing module d_flipflop_7
INFO: [VRFC 10-311] analyzing module d_flipflop_8
INFO: [VRFC 10-311] analyzing module d_flipflop_9
INFO: [VRFC 10-311] analyzing module lineclear_algo
INFO: [VRFC 10-311] analyzing module nbit_counter
INFO: [VRFC 10-311] analyzing module nbit_counter_18
INFO: [VRFC 10-311] analyzing module nbit_counter__parameterized0
INFO: [VRFC 10-311] analyzing module nbit_counter__parameterized1
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-311] analyzing module vga_core
INFO: [VRFC 10-311] analyzing module video_memory
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sim_1/new/tb_VGA_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_VGA_TOP
