

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Thu Jul 18 14:09:21 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.198 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 2, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wsp23_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp23"   --->   Operation 21 'read' 'wsp23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2"   --->   Operation 22 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 23 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1"   --->   Operation 24 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wsp23_cast = zext i3 %wsp23_read"   --->   Operation 25 'zext' 'wsp23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i8 %wsp2_read" [patchMaker.cpp:23]   --->   Operation 26 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp2_read, i2 0" [patchMaker.cpp:23]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i10 %tmp" [patchMaker.cpp:23]   --->   Operation 28 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_4 = add i11 %zext_ln23_5, i11 %zext_ln23_4" [patchMaker.cpp:23]   --->   Operation 29 'add' 'add_ln23_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 30 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln23_5 = add i11 %add_ln23_4, i11 %wsp23_cast" [patchMaker.cpp:23]   --->   Operation 30 'add' 'add_ln23_5' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln23_5, i4 0" [patchMaker.cpp:23]   --->   Operation 31 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i15 %tmp_76" [patchMaker.cpp:23]   --->   Operation 32 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wsp1_2_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln23_10" [patchMaker.cpp:23]   --->   Operation 33 'getelementptr' 'wsp1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%wsp11_cast = zext i3 %wsp11_read"   --->   Operation 34 'zext' 'wsp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i8 %wsp1_read" [patchMaker.cpp:23]   --->   Operation 35 'zext' 'zext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp1_read, i2 0" [patchMaker.cpp:23]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i10 %tmp_s" [patchMaker.cpp:23]   --->   Operation 37 'zext' 'zext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_6 = add i11 %zext_ln23_12, i11 %zext_ln23_11" [patchMaker.cpp:23]   --->   Operation 38 'add' 'add_ln23_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 39 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln23_7 = add i11 %add_ln23_6, i11 %wsp11_cast" [patchMaker.cpp:23]   --->   Operation 39 'add' 'add_ln23_7' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln23_7, i4 0" [patchMaker.cpp:23]   --->   Operation 40 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i15 %tmp_77" [patchMaker.cpp:23]   --->   Operation 41 'zext' 'zext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%wsp1_2_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln23_13" [patchMaker.cpp:23]   --->   Operation 42 'getelementptr' 'wsp1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %wsp1_2_addr_1" [patchMaker.cpp:23]   --->   Operation 43 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_1 : Operation 44 [2/2] (1.64ns)   --->   "%packedCoordinates_V_3 = load i12 %wsp1_2_addr" [patchMaker.cpp:23]   --->   Operation 44 'load' 'packedCoordinates_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 2 <SV = 1> <Delay = 7.17>
ST_2 : Operation 45 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %wsp1_2_addr_1" [patchMaker.cpp:23]   --->   Operation 45 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%lhs = trunc i64 %packedCoordinates_V"   --->   Operation 46 'trunc' 'lhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.64ns)   --->   "%packedCoordinates_V_3 = load i12 %wsp1_2_addr" [patchMaker.cpp:23]   --->   Operation 47 'load' 'packedCoordinates_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%rhs = trunc i64 %packedCoordinates_V_3"   --->   Operation 48 'trunc' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %lhs"   --->   Operation 49 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln215_28 = sext i32 %rhs"   --->   Operation 50 'sext' 'sext_ln215_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %sext_ln215_28"   --->   Operation 51 'sub' 'ret' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 52 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (4.65ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 53 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.19>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wsp1_2, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (4.65ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 55 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 56 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 57 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i64 %data_V"   --->   Operation 58 'trunc' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_89, i1 0"   --->   Operation 59 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 60 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_88" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 61 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 62 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 63 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_88"   --->   Operation 64 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 65 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 66 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 67 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 68 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 69 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%r_V_11 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 70 'shl' 'r_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 71 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%zext_ln662 = zext i1 %tmp_81"   --->   Operation 72 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%tmp_49 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_11, i32 53, i32 116"   --->   Operation 73 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_49"   --->   Operation 74 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln23 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:23]   --->   Operation 75 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %._crit_edge, void" [patchMaker.cpp:23]   --->   Operation 76 'br' 'br_ln23' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln23_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp1_read, i9 0" [patchMaker.cpp:23]   --->   Operation 77 'bitconcatenate' 'shl_ln23_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i17 %shl_ln23_2" [patchMaker.cpp:23]   --->   Operation 78 'zext' 'zext_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln23_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp1_read, i7 0" [patchMaker.cpp:23]   --->   Operation 79 'bitconcatenate' 'shl_ln23_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i15 %shl_ln23_3" [patchMaker.cpp:23]   --->   Operation 80 'zext' 'zext_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp11_read, i7 0" [patchMaker.cpp:23]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %shl_ln" [patchMaker.cpp:23]   --->   Operation 82 'zext' 'zext_ln23_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.77ns)   --->   "%add_ln23_2 = add i16 %zext_ln23_1, i16 %zext_ln23_2" [patchMaker.cpp:23]   --->   Operation 83 'add' 'add_ln23_2' <Predicate = (icmp_ln23)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i16 %add_ln23_2" [patchMaker.cpp:23]   --->   Operation 84 'zext' 'zext_ln23_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.79ns)   --->   "%add_ln23 = add i18 %zext_ln23_3, i18 %zext_ln23" [patchMaker.cpp:23]   --->   Operation 85 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln23, i32 7, i32 17" [patchMaker.cpp:23]   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 87 [15/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 87 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 88 [14/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 88 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln23_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp2_read, i9 0" [patchMaker.cpp:23]   --->   Operation 89 'bitconcatenate' 'shl_ln23_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i17 %shl_ln23_4" [patchMaker.cpp:23]   --->   Operation 90 'zext' 'zext_ln23_6' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln23_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp2_read, i7 0" [patchMaker.cpp:23]   --->   Operation 91 'bitconcatenate' 'shl_ln23_5' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i15 %shl_ln23_5" [patchMaker.cpp:23]   --->   Operation 92 'zext' 'zext_ln23_7' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln23_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp23_read, i7 0" [patchMaker.cpp:23]   --->   Operation 93 'bitconcatenate' 'shl_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i10 %shl_ln23_1" [patchMaker.cpp:23]   --->   Operation 94 'zext' 'zext_ln23_8' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.77ns)   --->   "%add_ln23_3 = add i16 %zext_ln23_7, i16 %zext_ln23_8" [patchMaker.cpp:23]   --->   Operation 95 'add' 'add_ln23_3' <Predicate = (icmp_ln23)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i16 %add_ln23_3" [patchMaker.cpp:23]   --->   Operation 96 'zext' 'zext_ln23_9' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln23_1 = add i18 %zext_ln23_9, i18 %zext_ln23_6" [patchMaker.cpp:23]   --->   Operation 97 'add' 'add_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln23_1, i32 7, i32 17" [patchMaker.cpp:23]   --->   Operation 98 'partselect' 'trunc_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 99 [15/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 99 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 100 [13/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 100 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [14/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 101 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 102 [12/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 102 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [13/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 103 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.95>
ST_7 : Operation 104 [11/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 104 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [12/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 105 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.95>
ST_8 : Operation 106 [10/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 106 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [11/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 107 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 108 [9/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 108 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [10/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 109 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 110 [8/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 110 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [9/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 111 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 112 [7/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 112 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [8/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 113 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 114 [6/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 114 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [7/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 115 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 116 [5/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 116 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [6/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 117 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 118 [4/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 118 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln23_1 = or i18 %add_ln23_1, i18 120" [patchMaker.cpp:23]   --->   Operation 119 'or' 'or_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i18 %or_ln23_1" [patchMaker.cpp:23]   --->   Operation 120 'zext' 'zext_ln23_16' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_14 : Operation 121 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23_1 = mul i37 %zext_ln23_16, i37 419431" [patchMaker.cpp:23]   --->   Operation 121 'mul' 'mul_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 122 [5/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 122 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln23 = or i18 %add_ln23, i18 120" [patchMaker.cpp:23]   --->   Operation 123 'or' 'or_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i18 %or_ln23" [patchMaker.cpp:23]   --->   Operation 124 'zext' 'zext_ln23_14' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_15 : Operation 125 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23 = mul i37 %zext_ln23_14, i37 419431" [patchMaker.cpp:23]   --->   Operation 125 'mul' 'mul_ln23' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 126 [3/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 126 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23_1 = mul i37 %zext_ln23_16, i37 419431" [patchMaker.cpp:23]   --->   Operation 127 'mul' 'mul_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 128 [4/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 128 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.95>
ST_16 : Operation 129 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23 = mul i37 %zext_ln23_14, i37 419431" [patchMaker.cpp:23]   --->   Operation 129 'mul' 'mul_ln23' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 130 [2/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 130 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23_1 = mul i37 %zext_ln23_16, i37 419431" [patchMaker.cpp:23]   --->   Operation 131 'mul' 'mul_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 132 [3/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 132 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.95>
ST_17 : Operation 133 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23 = mul i37 %zext_ln23_14, i37 419431" [patchMaker.cpp:23]   --->   Operation 133 'mul' 'mul_ln23' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 134 [1/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 134 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln23_1 = mul i37 %zext_ln23_16, i37 419431" [patchMaker.cpp:23]   --->   Operation 135 'mul' 'mul_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%udiv_ln23_1_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln23_1, i32 28, i32 35" [patchMaker.cpp:23]   --->   Operation 136 'partselect' 'udiv_ln23_1_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln23_1, i32 28, i32 33" [patchMaker.cpp:23]   --->   Operation 137 'partselect' 'tmp_83' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_17 : Operation 138 [2/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 138 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.44>
ST_18 : Operation 139 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln23 = mul i37 %zext_ln23_14, i37 419431" [patchMaker.cpp:23]   --->   Operation 139 'mul' 'mul_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln23, i32 28, i32 35" [patchMaker.cpp:23]   --->   Operation 140 'partselect' 'udiv_ln_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln23, i32 28, i32 33" [patchMaker.cpp:23]   --->   Operation 141 'partselect' 'tmp_82' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_150_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_82, i2 0" [patchMaker.cpp:23]   --->   Operation 142 'bitconcatenate' 'tmp_150_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_8 = add i8 %tmp_150_cast, i8 %udiv_ln_cast" [patchMaker.cpp:23]   --->   Operation 143 'add' 'add_ln23_8' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %urem_ln23" [patchMaker.cpp:23]   --->   Operation 144 'trunc' 'trunc_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_9 = add i8 %add_ln23_8, i8 %trunc_ln23" [patchMaker.cpp:23]   --->   Operation 145 'add' 'add_ln23_9' <Predicate = (icmp_ln23)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_152_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln23_9, i4 0" [patchMaker.cpp:23]   --->   Operation 146 'bitconcatenate' 'tmp_152_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln23_2 = or i12 %tmp_152_cast, i12 15" [patchMaker.cpp:23]   --->   Operation 147 'or' 'or_ln23_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i12 %or_ln23_2" [patchMaker.cpp:23]   --->   Operation 148 'zext' 'zext_ln23_15' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%wsp2_1_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln23_15" [patchMaker.cpp:23]   --->   Operation 149 'getelementptr' 'wsp2_1_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 150 [2/2] (1.64ns)   --->   "%packedCoordinates_V_4 = load i12 %wsp2_1_addr" [patchMaker.cpp:23]   --->   Operation 150 'load' 'packedCoordinates_V_4' <Predicate = (icmp_ln23)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_154_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_83, i2 0" [patchMaker.cpp:23]   --->   Operation 151 'bitconcatenate' 'tmp_154_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_10 = add i8 %tmp_154_cast, i8 %udiv_ln23_1_cast" [patchMaker.cpp:23]   --->   Operation 152 'add' 'add_ln23_10' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 153 [1/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 153 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i8 %urem_ln23_1" [patchMaker.cpp:23]   --->   Operation 154 'trunc' 'trunc_ln23_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_11 = add i8 %add_ln23_10, i8 %trunc_ln23_2" [patchMaker.cpp:23]   --->   Operation 155 'add' 'add_ln23_11' <Predicate = (icmp_ln23)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_156_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln23_11, i4 0" [patchMaker.cpp:23]   --->   Operation 156 'bitconcatenate' 'tmp_156_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln23_3 = or i12 %tmp_156_cast, i12 15" [patchMaker.cpp:23]   --->   Operation 157 'or' 'or_ln23_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i12 %or_ln23_3" [patchMaker.cpp:23]   --->   Operation 158 'zext' 'zext_ln23_17' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%wsp2_1_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln23_17" [patchMaker.cpp:23]   --->   Operation 159 'getelementptr' 'wsp2_1_addr_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 160 [2/2] (1.64ns)   --->   "%packedCoordinates_V_5 = load i12 %wsp2_1_addr_1" [patchMaker.cpp:23]   --->   Operation 160 'load' 'packedCoordinates_V_5' <Predicate = (icmp_ln23)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 19 <SV = 18> <Delay = 7.17>
ST_19 : Operation 161 [1/2] (1.64ns)   --->   "%packedCoordinates_V_4 = load i12 %wsp2_1_addr" [patchMaker.cpp:23]   --->   Operation 161 'load' 'packedCoordinates_V_4' <Predicate = (icmp_ln23)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%lhs_9 = trunc i64 %packedCoordinates_V_4"   --->   Operation 162 'trunc' 'lhs_9' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 163 [1/2] (1.64ns)   --->   "%packedCoordinates_V_5 = load i12 %wsp2_1_addr_1" [patchMaker.cpp:23]   --->   Operation 163 'load' 'packedCoordinates_V_5' <Predicate = (icmp_ln23)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%rhs_14 = trunc i64 %packedCoordinates_V_5"   --->   Operation 164 'trunc' 'rhs_14' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln215_29 = sext i32 %lhs_9"   --->   Operation 165 'sext' 'sext_ln215_29' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln215_30 = sext i32 %rhs_14"   --->   Operation 166 'sext' 'sext_ln215_30' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.88ns)   --->   "%ret_37 = sub i33 %sext_ln215_29, i33 %sext_ln215_30"   --->   Operation 167 'sub' 'ret_37' <Predicate = (icmp_ln23)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln277_4 = sext i33 %ret_37" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 168 'sext' 'sext_ln277_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 169 [2/2] (4.65ns)   --->   "%dc_10 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 169 'sitodp' 'dc_10' <Predicate = (icmp_ln23)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.19>
ST_20 : Operation 170 [1/2] (4.65ns)   --->   "%dc_10 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 170 'sitodp' 'dc_10' <Predicate = (icmp_ln23)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%data_V_11 = bitcast i64 %dc_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 171 'bitcast' 'data_V_11' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_11, i32 52, i32 62"   --->   Operation 172 'partselect' 'tmp_90' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i64 %data_V_11"   --->   Operation 173 'trunc' 'tmp_91' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_91, i1 0"   --->   Operation 174 'bitconcatenate' 'mantissa_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i54 %mantissa_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 175 'zext' 'zext_ln15_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_90" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 176 'zext' 'zext_ln510_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.73ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 177 'add' 'add_ln510_1' <Predicate = (icmp_ln23)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 178 'bitselect' 'isNeg_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.73ns)   --->   "%sub_ln1311_4 = sub i11 1023, i11 %tmp_90"   --->   Operation 179 'sub' 'sub_ln1311_4' <Predicate = (icmp_ln23)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_4"   --->   Operation 180 'sext' 'sext_ln1311_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.29ns)   --->   "%ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510_1"   --->   Operation 181 'select' 'ush_4' <Predicate = (icmp_ln23)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i196_cast_cast_cast = sext i12 %ush_4"   --->   Operation 182 'sext' 'sh_prom_i_i_i_i_i196_cast_cast_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i196_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i196_cast_cast_cast"   --->   Operation 183 'zext' 'sh_prom_i_i_i_i_i196_cast_cast_cast_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%r_V_12 = lshr i169 %zext_ln15_2, i169 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast"   --->   Operation 184 'lshr' 'r_V_12' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%r_V_13 = shl i169 %zext_ln15_2, i169 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast"   --->   Operation 185 'shl' 'r_V_13' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_12, i32 53"   --->   Operation 186 'bitselect' 'tmp_87' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%zext_ln662_3 = zext i1 %tmp_87"   --->   Operation 187 'zext' 'zext_ln662_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%tmp_51 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_13, i32 53, i32 116"   --->   Operation 188 'partselect' 'tmp_51' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%val_4 = select i1 %isNeg_4, i64 %zext_ln662_3, i64 %tmp_51"   --->   Operation 189 'select' 'val_4' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 190 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln23_1 = icmp_slt  i64 %val_4, i64 100" [patchMaker.cpp:23]   --->   Operation 190 'icmp' 'icmp_ln23_1' <Predicate = (icmp_ln23)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 191 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 0.38>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%empty = phi i1 %icmp_ln23_1, void, i1 0, void" [patchMaker.cpp:23]   --->   Operation 192 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i1 %empty" [patchMaker.cpp:23]   --->   Operation 193 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.42ns
The critical path consists of the following:
	wire read on port 'wsp11' [8]  (0 ns)
	'add' operation ('add_ln23_7', patchMaker.cpp:23) [24]  (0.777 ns)
	'getelementptr' operation ('wsp1_2_addr_1', patchMaker.cpp:23) [27]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:23) on array 'wsp1_2' [29]  (1.65 ns)

 <State 2>: 7.18ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:23) on array 'wsp1_2' [29]  (1.65 ns)
	'sub' operation ('ret') [35]  (0.88 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [37]  (4.65 ns)

 <State 3>: 7.2ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [37]  (4.65 ns)
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [44]  (0.735 ns)
	'select' operation ('ush') [48]  (0.299 ns)
	'shl' operation ('r.V') [52]  (0 ns)
	'select' operation ('val') [56]  (0 ns)
	'icmp' operation ('icmp_ln23', patchMaker.cpp:23) [57]  (1.13 ns)
	multiplexor before 'phi' operation ('empty', patchMaker.cpp:23) with incoming values : ('icmp_ln23_1', patchMaker.cpp:23) [139]  (0.387 ns)

 <State 4>: 2.52ns
The critical path consists of the following:
	'add' operation ('add_ln23_3', patchMaker.cpp:23) [92]  (0.775 ns)
	'add' operation ('add_ln23_1', patchMaker.cpp:23) [94]  (0.791 ns)
	'urem' operation ('urem_ln23_1', patchMaker.cpp:23) [103]  (0.959 ns)

 <State 5>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 6>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 7>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 8>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 9>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 10>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 11>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 12>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 13>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 14>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 15>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 16>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 17>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', patchMaker.cpp:23) [77]  (0.959 ns)

 <State 18>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', patchMaker.cpp:23) [103]  (0.959 ns)
	'add' operation ('add_ln23_11', patchMaker.cpp:23) [105]  (0.838 ns)
	'or' operation ('or_ln23_3', patchMaker.cpp:23) [107]  (0 ns)
	'getelementptr' operation ('wsp2_1_addr_1', patchMaker.cpp:23) [109]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:23) on array 'wsp1_2' [110]  (1.65 ns)

 <State 19>: 7.18ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:23) on array 'wsp1_2' [84]  (1.65 ns)
	'sub' operation ('ret') [114]  (0.88 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [116]  (4.65 ns)

 <State 20>: 7.2ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [116]  (4.65 ns)
	'sub' operation ('sub_ln1311_4') [125]  (0.735 ns)
	'select' operation ('ush') [127]  (0.299 ns)
	'lshr' operation ('r.V') [130]  (0 ns)
	'select' operation ('val') [135]  (0 ns)
	'icmp' operation ('icmp_ln23_1', patchMaker.cpp:23) [136]  (1.13 ns)
	multiplexor before 'phi' operation ('empty', patchMaker.cpp:23) with incoming values : ('icmp_ln23_1', patchMaker.cpp:23) [139]  (0.387 ns)
	'phi' operation ('empty', patchMaker.cpp:23) with incoming values : ('icmp_ln23_1', patchMaker.cpp:23) [139]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
