gem5/m5out/stats.txt



---------- Begin Simulation Statistics ----------
sim_seconds                                  5.986523                       # Number of seconds simulated
sim_ticks                                5986523453000                       # Number of ticks simulated
final_tick                               5986523453000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 483155                       # Simulator instruction rate (inst/s)
host_op_rate                                   773930                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3104520272                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665068                       # Number of bytes of host memory used
host_seconds                                  1928.32                       # Real time elapsed on the host
sim_insts                                   931679913                       # Number of instructions simulated
sim_ops                                    1492387768                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1116928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    889998080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       889998080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13906220                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13906220                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             182821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                186574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       148666933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148666933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       148666933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            182821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148853507                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684108                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455644                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      11973046906                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679913                       # Number of instructions committed
system.cpu.committedOps                    1492387768                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881056                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571459                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881056                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935020                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692928                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199271                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310535                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026595                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342490                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                11973046906                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742411                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505291      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024136     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387768                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.889558                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026599                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.435685                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.889558                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757873560                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757873560                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933938                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714927                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     381648865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381648865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    381648865                       # number of overall hits
system.cpu.dcache.overall_hits::total       381648865                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750170                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627564                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627564                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     57377734                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57377734                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     57377734                       # number of overall misses
system.cpu.dcache.overall_misses::total      57377734                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  58362914500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58362914500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4096962151500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4096962151500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4155325066000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4155325066000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4155325066000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4155325066000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026599                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026599                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026599                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004573                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.130693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.130693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130693                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33346.997435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33346.997435                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73649.857317                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73649.857317                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 72420.515352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72420.515352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 72420.515352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72420.515352                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5652                       # number of writebacks
system.cpu.dcache.writebacks::total              5652                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750170                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627564                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627564                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     57377734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     57377734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57377734                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57377734                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  56612744500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56612744500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4041334587500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4041334587500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4097947332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4097947332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4097947332000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4097947332000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.130693                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130693                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.130693                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130693                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32346.997435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32346.997435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72649.857317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72649.857317                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71420.515352                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71420.515352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71420.515352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71420.515352                       # average overall mshr miss latency
system.cpu.dcache.replacements                1766652                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           305.919107                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455644                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               351                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4129503.259259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   305.919107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.597498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.597498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5797822927                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5797822927                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455293                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455293                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455293                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     94233500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94233500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     94233500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94233500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     94233500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94233500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455644                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 268471.509972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 268471.509972                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 268471.509972                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 268471.509972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 268471.509972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 268471.509972                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     93882500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93882500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     93882500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93882500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     93882500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93882500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 267471.509972                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 267471.509972                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 267471.509972                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 267471.509972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 267471.509972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 267471.509972                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.718051                       # Cycle average of tags in use
system.l2.tags.total_refs                   114760656                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1711635                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     67.047388                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.748452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2044.969591                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998886                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 460778623                       # Number of tag accesses
system.l2.tags.data_accesses                460778623                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5652                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55621998                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55621998                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27810961                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27810961                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          55884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55884                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 55886                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55886                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                55886                       # number of overall hits
system.l2.overall_hits::total                   55886                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27799609                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27799609                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694286                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711278                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711629                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                351                       # number of overall misses
system.l2.overall_misses::cpu.data            1711278                       # number of overall misses
system.l2.overall_misses::total               1711629                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3655742173500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3655742173500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   9955928000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9955928000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     93345500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93345500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53400707000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53400707000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      93345500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63356635000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63449980500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     93345500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63356635000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63449980500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55621998                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55621998                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55610570                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55610570                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767164                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767515                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767164                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767515                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968069                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968375                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968382                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968375                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968382                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 131503.366594                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 131503.366594                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 585918.549906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 585918.549906                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 265941.595442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 265941.595442                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31518.118547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31518.118547                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 265941.595442                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37022.993926                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37069.937761                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 265941.595442                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37022.993926                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37069.937761                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17058                       # number of writebacks
system.l2.writebacks::total                     17058                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6091                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6091                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27799609                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27799609                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694286                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711629                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711629                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3377746083500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3377746083500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9786008000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9786008000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     89835500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89835500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36457847000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36457847000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     89835500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  46243855000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46333690500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     89835500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  46243855000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46333690500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968069                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968382                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968382                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 121503.366594                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 121503.366594                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 575918.549906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 575918.549906                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 255941.595442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 255941.595442                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21518.118547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21518.118547                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 255941.595442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27022.993926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27069.937761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 255941.595442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27022.993926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27069.937761                       # average overall mshr miss latency
system.l2.replacements                        1709587                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14165.749034                       # Cycle average of tags in use
system.l3.tags.total_refs                    59031473                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17452                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3382.504756                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        147.950854                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14017.798180                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.009030                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.855579                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.864609                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16309                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236143344                       # Number of tag accesses
system.l3.tags.data_accesses                236143344                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17058                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17058                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27810963                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27810963                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905475                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905475                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data        1694177                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1694177                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1694177                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1694177                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1694177                       # number of overall hits
system.l3.overall_hits::total                 1694177                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894134                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894134                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          351                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          109                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             460                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17101                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17452                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                351                       # number of overall misses
system.l3.overall_misses::cpu.data              17101                       # number of overall misses
system.l3.overall_misses::total                 17452                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2925914859978                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2925914859978                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9599096000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9599096000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     85974500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     31842500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    117817000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      85974500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    9630938500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9716913000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     85974500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   9630938500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9716913000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17058                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17058                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27810963                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27810963                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799609                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799609                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          351                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694286                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694637                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711278                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711629                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711278                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711629                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000064                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000271                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009993                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010196                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009993                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010196                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 210586.342407                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 210586.342407                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 564918.549906                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 564918.549906                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 244941.595442                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 292133.027523                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 256123.913043                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 244941.595442                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 563179.843284                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 556779.337612                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 244941.595442                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 563179.843284                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 556779.337612                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  745                       # number of writebacks
system.l3.writebacks::total                       745                       # number of writebacks
system.l3.UpgradeReq_mshr_misses::cpu.data     13894134                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894134                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          351                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          460                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17101                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17452                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17101                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17452                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2786973519978                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2786973519978                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9429176000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9429176000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     82464500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     30752500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    113217000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     82464500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9459928500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9542393000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     82464500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9459928500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9542393000                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009993                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010196                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009993                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010196                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 200586.342407                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 200586.342407                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 554918.549906                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 554918.549906                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 234941.595442                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 282133.027523                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 246123.913043                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 234941.595442                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 553179.843284                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 546779.337612                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 234941.595442                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 553179.843284                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 546779.337612                       # average overall mshr miss latency
system.l3.replacements                           1068                       # number of replacements
system.membus.snoop_filter.tot_requests      13912348                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13894896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          745                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905475                       # Transaction distribution
system.membus.trans_dist::CleanEvict               17                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           460                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27835275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27835275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27835275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891115008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891115008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891115008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911586                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95353485000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88727000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     59144749                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     57377234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41723155                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41723155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750521                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           12                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97338436                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3453852                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55610570                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55610570                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16994                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750170                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    172144118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             172144832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3673268096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3673291328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43427093                       # Total snoops (count)
system.tol2bus.snoopTraffic                2670991424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100805178                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.413899                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492531                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59082023     58.61%     58.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41723155     41.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100805178                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113011035500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            526500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30456031000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 5986523453000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694637                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        17803                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41716438                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1692537                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799609                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799609                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694637                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88542711                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890537600                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13906543                       # Total snoops (count)
system.tol3bus.snoopTraffic                 889998080                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         45127064                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.308164                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461735                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31220521     69.18%     69.18% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13906543     30.82%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           45127064                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57343779478                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16467248000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

NVmain:

i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.subArrayEnergy 4.49658e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.activeEnergy 44.1728nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.burstEnergy 2.21039e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.writeEnergy 4.27554e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredPauses 1311946
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.reads 4397
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.writes 1311946
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.activates 544
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.precharges 543
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averageWriteTime 60
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredWriteTimes 1311946
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelCountHisto {0: 1311945}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bankEnergy 4.49658e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activeEnergy 44.1728nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.burstEnergy 2.21039e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bankPower 3.75564e+07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activePower 36.894W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.burstPower 1.84616e+06W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bandwidth 225.165MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.dataCycles 5265372
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.powerCycles 1197288067
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.utilization 0.00439775
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.reads 4397
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.writes 1311946
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activates 544
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.precharges 543
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activeCycles 1197223848
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.standbyCycles 64219
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.subArrayEnergy 4.22989e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.activeEnergy 19.6504nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.burstEnergy 2.08068e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.writeEnergy 4.02182e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredPauses 1234961
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.reads 4201
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.writes 1234961
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.activates 242
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.precharges 241
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averageWriteTime 60
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredWriteTimes 1234961
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelCountHisto {0: 1234960}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bankEnergy 4.22989e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activeEnergy 19.6504nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.burstEnergy 2.08068e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bankPower 3.53289e+07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activePower 16.4124W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.burstPower 1.73783e+06W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bandwidth 211.963MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.dataCycles 4956648
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.powerCycles 1197288067
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.utilization 0.0041399
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.reads 4201
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.writes 1234961
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activates 242
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.precharges 241
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activeCycles 1197270707
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.standbyCycles 17360
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.subArrayEnergy 2.93907e+08nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.activeEnergy 71691.5nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.burstEnergy 1.53468e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.writeEnergy 2.78489e+08nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredPauses 9108936
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.reads 4506
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.writes 9108936
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.activates 882900
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.precharges 882899
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averageWriteTime 60
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredWriteTimes 9108936
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelCountHisto {0: 9108935}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bankEnergy 2.93907e+08nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activeEnergy 71691.5nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.burstEnergy 1.53468e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bankPower 2.45477e+08W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activePower 59878.2W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.burstPower 1.2818e+07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bandwidth 1558.88MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.dataCycles 36453768
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.powerCycles 1197288067
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.utilization 0.0304469
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.reads 4506
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.writes 9108936
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activates 882900
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.precharges 882899
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activeCycles 1139695843
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.standbyCycles 57592224
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.subArrayEnergy 7.70473e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.activeEnergy 3371.34nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.burstEnergy 3.79142e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.writeEnergy 7.32525e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredPauses 2250349
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.reads 4348
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.writes 2250349
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.activates 41519
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.precharges 41518
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averageWriteTime 60
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredWriteTimes 2250349
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelCountHisto {0: 2250348}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bankEnergy 7.70473e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activeEnergy 3371.34nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.burstEnergy 3.79142e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bankPower 6.43515e+07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activePower 2815.82W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.burstPower 3.16667e+06W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bandwidth 385.673MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.dataCycles 9018788
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.powerCycles 1197288067
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.utilization 0.00753268
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.reads 4348
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.writes 2250349
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activates 41519
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.precharges 41518
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activeCycles 1194119548
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.standbyCycles 3168519
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.totalEnergy 5.89587e+08nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.backgroundEnergy 1.07864e+08nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activateEnergy 75126.6nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.burstEnergy 2.34293e+07nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.totalPower 0.0438886W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.backgroundPower 0.036036W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activatePower 2.50989e-05W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.burstPower 0.00782747W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.reads 17452
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.writes 13906192
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activeCycles 1197288067
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.standbyCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.slowExitCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaits 2103
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaitTotal 5948
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaitAverage 2.82834
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaits 2104
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaitTotal 5951
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaitAverage 2.82842
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaits 1
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaitTotal 19
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaitAverage 19
i0.defaultMemory.channel0.FRFCFS-WQF.mem_reads 17452
i0.defaultMemory.channel0.FRFCFS-WQF.mem_writes 13906220
i0.defaultMemory.channel0.FRFCFS-WQF.rq_rb_hits 11246
i0.defaultMemory.channel0.FRFCFS-WQF.rq_rb_miss 6206
i0.defaultMemory.channel0.FRFCFS-WQF.wq_rb_hits 12987193
i0.defaultMemory.channel0.FRFCFS-WQF.wq_rb_miss 918999
i0.defaultMemory.channel0.FRFCFS-WQF.total_drains 869136
i0.defaultMemory.channel0.FRFCFS-WQF.total_drain_writes 13906176
i0.defaultMemory.channel0.FRFCFS-WQF.average_writes_per_drain 16
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_writes 16
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_writes 16
i0.defaultMemory.channel0.FRFCFS-WQF.total_drain_cycles 577257322
i0.defaultMemory.channel0.FRFCFS-WQF.average_drain_cycles 664.174
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_cycles 255
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_cycles 1226
i0.defaultMemory.channel0.FRFCFS-WQF.total_non_drain_cycles 1197276150
i0.defaultMemory.channel0.FRFCFS-WQF.average_drain_spacing 1377.55
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_spacing 725
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_spacing 3521
i0.defaultMemory.channel0.FRFCFS-WQF.total_read_cycles 620018828
i0.defaultMemory.channel0.FRFCFS-WQF.average_read_spacing 713.374
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_read_spacing 280
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_read_spacing 3003
i0.defaultMemory.channel0.FRFCFS-WQF.total_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_predrain_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_predrain_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_predrain_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_reads_during_drain 2355
i0.defaultMemory.channel0.FRFCFS-WQF.average_reads_during_drain 0.00270959
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_reads_during_drain 0
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_reads_during_drain 1
i0.defaultMemory.channel0.FRFCFS-WQF.starvation_precharges 900640
i0.defaultMemory.channel0.FRFCFS-WQF.averageLatency 137.785
i0.defaultMemory.channel0.FRFCFS-WQF.averageQueueLatency 2016.64
i0.defaultMemory.channel0.FRFCFS-WQF.averageTotalLatency 2154.43
i0.defaultMemory.channel0.FRFCFS-WQF.measuredLatencies 13923644
i0.defaultMemory.channel0.FRFCFS-WQF.measuredQueueLatencies 13923644
i0.defaultMemory.channel0.FRFCFS-WQF.measuredTotalLatencies 13923644
i0.defaultMemory.channel0.FRFCFS-WQF.simulation_cycles 1197288067
i0.defaultMemory.channel0.FRFCFS-WQF.wakeupCount 29712400
i0.defaultMemory.totalReadRequests 17452
i0.defaultMemory.totalWriteRequests 13906220
i0.defaultMemory.successfulPrefetches 0
i0.defaultMemory.unsuccessfulPrefetches 0


