Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:31:53 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/data2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.801ns (28.658%)  route 1.994ns (71.342%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 4.534 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.983ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y143         net (fo=85, unset)           0.433     5.942    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y143         net (fo=1487, routed)        1.962     4.534    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.056    
                         clock uncertainty           -0.035     5.021    
    SLICE_X3Y143         FDRE (Setup_FDRE_C_CE)      -0.035     4.986    st/data2_reg[11]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.801ns (28.658%)  route 1.994ns (71.342%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 4.534 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.983ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y143         net (fo=85, unset)           0.433     5.942    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y143         net (fo=1487, routed)        1.962     4.534    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.056    
                         clock uncertainty           -0.035     5.021    
    SLICE_X3Y143         FDRE (Setup_FDRE_C_CE)      -0.035     4.986    st/key2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.801ns (28.658%)  route 1.994ns (71.342%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 4.534 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.983ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y143         net (fo=85, unset)           0.433     5.942    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y143         net (fo=1487, routed)        1.962     4.534    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.056    
                         clock uncertainty           -0.035     5.021    
    SLICE_X3Y143         FDRE (Setup_FDRE_C_CE)      -0.035     4.986    st/key2_reg[6]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.801ns (28.844%)  route 1.976ns (71.156%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 4.530 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.983ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y142         net (fo=85, unset)           0.415     5.924    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y142         net (fo=1487, routed)        1.958     4.530    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.052    
                         clock uncertainty           -0.035     5.017    
    SLICE_X3Y142         FDRE (Setup_FDRE_C_CE)      -0.035     4.982    st/key2_reg[14]
  -------------------------------------------------------------------
                         required time                          4.982    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.801ns (28.844%)  route 1.976ns (71.156%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 4.530 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.983ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y142         net (fo=85, unset)           0.415     5.924    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y142         net (fo=1487, routed)        1.958     4.530    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.052    
                         clock uncertainty           -0.035     5.017    
    SLICE_X3Y142         FDRE (Setup_FDRE_C_CE)      -0.035     4.982    st/key2_reg[2]
  -------------------------------------------------------------------
                         required time                          4.982    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.801ns (28.844%)  route 1.976ns (71.156%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 4.530 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.983ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y142         net (fo=85, unset)           0.415     5.924    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y142         net (fo=1487, routed)        1.958     4.530    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.052    
                         clock uncertainty           -0.035     5.017    
    SLICE_X3Y142         FDRE (Setup_FDRE_C_CE)      -0.035     4.982    st/key2_reg[7]
  -------------------------------------------------------------------
                         required time                          4.982    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.801ns (28.577%)  route 2.002ns (71.423%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 4.532 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.983ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X4Y144         net (fo=85, unset)           0.441     5.950    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y144         net (fo=1487, routed)        1.960     4.532    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.566     5.098    
                         clock uncertainty           -0.035     5.063    
    SLICE_X4Y144         FDRE (Setup_FDRE_C_CE)      -0.034     5.029    st/key3_reg[1]
  -------------------------------------------------------------------
                         required time                          5.029    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.801ns (28.577%)  route 2.002ns (71.423%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 4.532 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.983ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X4Y144         net (fo=85, unset)           0.441     5.950    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y144         net (fo=1487, routed)        1.960     4.532    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.566     5.098    
                         clock uncertainty           -0.035     5.063    
    SLICE_X4Y144         FDRE (Setup_FDRE_C_CE)      -0.034     5.029    st/key3_reg[2]
  -------------------------------------------------------------------
                         required time                          5.029    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.801ns (28.577%)  route 2.002ns (71.423%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 4.532 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.983ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X4Y144         net (fo=85, unset)           0.441     5.950    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y144         net (fo=1487, routed)        1.960     4.532    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.566     5.098    
                         clock uncertainty           -0.035     5.063    
    SLICE_X4Y144         FDRE (Setup_FDRE_C_CE)      -0.034     5.029    st/key3_reg[6]
  -------------------------------------------------------------------
                         required time                          5.029    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.801ns (29.319%)  route 1.931ns (70.681%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 4.513 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.983ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X0Y150         net (fo=85, unset)           0.370     5.879    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X0Y150         net (fo=1487, routed)        1.941     4.513    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.523     5.036    
                         clock uncertainty           -0.035     5.000    
    SLICE_X0Y150         FDRE (Setup_FDRE_C_CE)      -0.035     4.965    st/key2_reg[29]
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.801ns (29.319%)  route 1.931ns (70.681%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 4.513 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.983ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X0Y150         net (fo=85, unset)           0.370     5.879    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X0Y150         net (fo=1487, routed)        1.941     4.513    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.523     5.036    
                         clock uncertainty           -0.035     5.000    
    SLICE_X0Y150         FDRE (Setup_FDRE_C_CE)      -0.035     4.965    st/key3_reg[24]
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/data3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.801ns (29.127%)  route 1.949ns (70.873%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 4.537 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.983ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X5Y148         net (fo=85, unset)           0.388     5.897    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y148         net (fo=1487, routed)        1.965     4.537    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.059    
                         clock uncertainty           -0.035     5.024    
    SLICE_X5Y148         FDRE (Setup_FDRE_C_CE)      -0.035     4.989    st/data3_reg[5]
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/data3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.801ns (29.127%)  route 1.949ns (70.873%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 4.537 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.983ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X5Y148         net (fo=85, unset)           0.388     5.897    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y148         net (fo=1487, routed)        1.965     4.537    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.059    
                         clock uncertainty           -0.035     5.024    
    SLICE_X5Y148         FDRE (Setup_FDRE_C_CE)      -0.035     4.989    st/data3_reg[6]
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.801ns (29.127%)  route 1.949ns (70.873%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 4.537 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.983ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X5Y148         net (fo=85, unset)           0.388     5.897    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y148         net (fo=1487, routed)        1.965     4.537    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.059    
                         clock uncertainty           -0.035     5.024    
    SLICE_X5Y148         FDRE (Setup_FDRE_C_CE)      -0.035     4.989    st/key2_reg[17]
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.801ns (29.127%)  route 1.949ns (70.873%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 4.537 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.983ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X5Y148         net (fo=85, unset)           0.388     5.897    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y148         net (fo=1487, routed)        1.965     4.537    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.059    
                         clock uncertainty           -0.035     5.024    
    SLICE_X5Y148         FDRE (Setup_FDRE_C_CE)      -0.035     4.989    st/key2_reg[18]
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/data3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.801ns (29.180%)  route 1.944ns (70.820%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 4.532 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.983ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y155         net (fo=85, unset)           0.383     5.892    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=1487, routed)        1.960     4.532    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.054    
                         clock uncertainty           -0.035     5.019    
    SLICE_X3Y155         FDRE (Setup_FDRE_C_CE)      -0.035     4.984    st/data3_reg[11]
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.801ns (29.180%)  route 1.944ns (70.820%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 4.532 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.983ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y155         net (fo=85, unset)           0.383     5.892    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=1487, routed)        1.960     4.532    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.054    
                         clock uncertainty           -0.035     5.019    
    SLICE_X3Y155         FDRE (Setup_FDRE_C_CE)      -0.035     4.984    st/key2_reg[13]
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.801ns (29.180%)  route 1.944ns (70.820%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 4.532 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.983ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y155         net (fo=85, unset)           0.383     5.892    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=1487, routed)        1.960     4.532    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.054    
                         clock uncertainty           -0.035     5.019    
    SLICE_X3Y155         FDRE (Setup_FDRE_C_CE)      -0.035     4.984    st/key2_reg[8]
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.801ns (29.180%)  route 1.944ns (70.820%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 4.532 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.983ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y155         net (fo=85, unset)           0.383     5.892    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=1487, routed)        1.960     4.532    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.054    
                         clock uncertainty           -0.035     5.019    
    SLICE_X3Y155         FDRE (Setup_FDRE_C_CE)      -0.035     4.984    st/key3_reg[13]
  -------------------------------------------------------------------
                         required time                          4.984    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/data2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.801ns (29.159%)  route 1.946ns (70.841%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.983ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X5Y148         net (fo=85, unset)           0.385     5.894    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y148         net (fo=1487, routed)        1.966     4.538    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.060    
                         clock uncertainty           -0.035     5.025    
    SLICE_X5Y148         FDRE (Setup_FDRE_C_CE)      -0.034     4.991    st/data2_reg[6]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.801ns (29.159%)  route 1.946ns (70.841%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.983ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X5Y148         net (fo=85, unset)           0.385     5.894    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y148         net (fo=1487, routed)        1.966     4.538    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.060    
                         clock uncertainty           -0.035     5.025    
    SLICE_X5Y148         FDRE (Setup_FDRE_C_CE)      -0.034     4.991    st/key2_reg[16]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.801ns (29.159%)  route 1.946ns (70.841%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.983ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X5Y148         net (fo=85, unset)           0.385     5.894    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y148         net (fo=1487, routed)        1.966     4.538    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.060    
                         clock uncertainty           -0.035     5.025    
    SLICE_X5Y148         FDRE (Setup_FDRE_C_CE)      -0.034     4.991    st/key3_reg[26]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.801ns (29.159%)  route 1.946ns (70.841%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 4.538 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.983ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X5Y148         net (fo=85, unset)           0.385     5.894    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y148         net (fo=1487, routed)        1.966     4.538    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.060    
                         clock uncertainty           -0.035     5.025    
    SLICE_X5Y148         FDRE (Setup_FDRE_C_CE)      -0.034     4.991    st/key3_reg[4]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/data3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.801ns (29.212%)  route 1.941ns (70.788%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 4.533 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.983ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y155         net (fo=85, unset)           0.380     5.889    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=1487, routed)        1.961     4.533    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.055    
                         clock uncertainty           -0.035     5.020    
    SLICE_X3Y155         FDRE (Setup_FDRE_C_CE)      -0.034     4.986    st/data3_reg[10]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.801ns (29.212%)  route 1.941ns (70.788%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 4.533 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.983ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y155         net (fo=85, unset)           0.380     5.889    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=1487, routed)        1.961     4.533    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.055    
                         clock uncertainty           -0.035     5.020    
    SLICE_X3Y155         FDRE (Setup_FDRE_C_CE)      -0.034     4.986    st/key2_reg[9]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.801ns (29.212%)  route 1.941ns (70.788%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 4.533 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.983ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y155         net (fo=85, unset)           0.380     5.889    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=1487, routed)        1.961     4.533    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.055    
                         clock uncertainty           -0.035     5.020    
    SLICE_X3Y155         FDRE (Setup_FDRE_C_CE)      -0.034     4.986    st/key3_reg[15]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.801ns (29.212%)  route 1.941ns (70.788%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 4.533 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.983ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X3Y155         net (fo=85, unset)           0.380     5.889    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=1487, routed)        1.961     4.533    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.055    
                         clock uncertainty           -0.035     5.020    
    SLICE_X3Y155         FDRE (Setup_FDRE_C_CE)      -0.034     4.986    st/key3_reg[16]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/data3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.801ns (29.223%)  route 1.940ns (70.777%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 4.536 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.983ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X4Y154         net (fo=85, unset)           0.379     5.888    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y154         net (fo=1487, routed)        1.964     4.536    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.058    
                         clock uncertainty           -0.035     5.023    
    SLICE_X4Y154         FDRE (Setup_FDRE_C_CE)      -0.034     4.989    st/data3_reg[7]
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.801ns (29.223%)  route 1.940ns (70.777%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 4.536 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.983ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X4Y154         net (fo=85, unset)           0.379     5.888    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y154         net (fo=1487, routed)        1.964     4.536    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.058    
                         clock uncertainty           -0.035     5.023    
    SLICE_X4Y154         FDRE (Setup_FDRE_C_CE)      -0.034     4.989    st/key2_reg[15]
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.881ns  (required time - arrival time)
  Source:                 st/key6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            st/key2_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.801ns (29.503%)  route 1.914ns (70.497%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.528ns = ( 4.528 - 2.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.077ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.983ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y148         net (fo=1487, routed)        2.200     3.147    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_FDRE_C_Q)         0.157     3.304    st/key6_reg[17]/Q
    SLICE_X2Y145         net (fo=2, unset)            0.461     3.765    st/O21[17]
    SLICE_X2Y145         LUT4 (Prop_LUT4_I0_O)        0.035     3.800    st/full1_i_74/O
    SLICE_X2Y145         net (fo=1, routed)           0.000     3.800    ri/I4[0]
    SLICE_X2Y145         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.370     4.170    ri/full1_reg_i_24/CO[7]
    SLICE_X2Y152         net (fo=1, unset)            0.365     4.535    ri/st/location20_in
    SLICE_X2Y152         LUT6 (Prop_LUT6_I4_O)        0.115     4.650    ri/full1_i_5/O
    SLICE_X2Y151         net (fo=1, unset)            0.119     4.769    ri/n_24_full1_i_5
    SLICE_X2Y151         LUT5 (Prop_LUT5_I0_O)        0.034     4.803    ri/full1_i_3/O
    SLICE_X3Y153         net (fo=80, unset)           0.270     5.073    ri/O11
    SLICE_X3Y153         LUT6 (Prop_LUT6_I0_O)        0.034     5.107    ri/full3_i_2/O
    SLICE_X3Y150         net (fo=5, unset)            0.346     5.453    ri/O10
    SLICE_X3Y150         LUT4 (Prop_LUT4_I0_O)        0.056     5.509    ri/full3_i_1/O
    SLICE_X2Y151         net (fo=85, unset)           0.353     5.862    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    G9                                                0.000     2.000    tm3_clk_v0
    G9                   net (fo=0)                   0.000     2.000    tm3_clk_v0_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     2.218    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     2.218    tm3_clk_v0_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.245    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     2.468    tm3_clk_v0_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     2.572    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X2Y151         net (fo=1487, routed)        1.956     4.528    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.522     5.050    
                         clock uncertainty           -0.035     5.015    
    SLICE_X2Y151         FDRE (Setup_FDRE_C_CE)      -0.035     4.980    st/key2_reg[30]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 -0.881    




