git clone --depth 1 --no-tags https://github.com/Carl7yan/3AHB_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/587589150
git clone --depth 1 --no-tags https://github.com/Chandrusankar7/4-Bit-Address-Line-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/591949233
git clone --depth 1 --no-tags https://github.com/ep2k/epFC.git f:/verilog_sva_gh_scraper/data/full_repos/588207852
git clone --depth 1 --no-tags https://github.com/aMotevallian/multi-cycle-risv-v-processor-.git f:/verilog_sva_gh_scraper/data/full_repos/580094123
git clone --depth 1 --no-tags https://github.com/Carl7yan/Verify-apb-uart.git f:/verilog_sva_gh_scraper/data/full_repos/587143977
git clone --depth 1 --no-tags https://github.com/Sardter/simple_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/579022529
git clone --depth 1 --no-tags https://github.com/npalmer5620/razor_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/581676929
git clone --depth 1 --no-tags https://github.com/Nhan-Tong/RISCV_Floating_point.git f:/verilog_sva_gh_scraper/data/full_repos/579560726
git clone --depth 1 --no-tags https://github.com/1mina1/ALU-verification-using-cocotb-in-python-and-full-SV-enviroment.git f:/verilog_sva_gh_scraper/data/full_repos/580835099
git clone --depth 1 --no-tags https://github.com/Nutmeg43/Async-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/595426852
git clone --depth 1 --no-tags https://github.com/martinKindall/8-bit-multicycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/577078224
git clone --depth 1 --no-tags https://github.com/zljuft/verify.git f:/verilog_sva_gh_scraper/data/full_repos/577122401
git clone --depth 1 --no-tags https://github.com/guyuxuan9/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/590566373
git clone --depth 1 --no-tags https://github.com/federicorossifr/ibex_ppu_pv1.git f:/verilog_sva_gh_scraper/data/full_repos/585507178
git clone --depth 1 --no-tags https://github.com/GudduKumar0208/FIFO-VERIFICATION-VIA-UNIVERSAL-VERIFICATION-METHODLOGY-FIFO-USING-UVM-OR-VERIFICATION-OF-FIFO-.git f:/verilog_sva_gh_scraper/data/full_repos/573253906
git clone --depth 1 --no-tags https://github.com/yuri-panchul/fpga-soldering-camp.git f:/verilog_sva_gh_scraper/data/full_repos/579511386
git clone --depth 1 --no-tags https://github.com/ep2k/dualshock_driver.git f:/verilog_sva_gh_scraper/data/full_repos/587778905
git clone --depth 1 --no-tags https://github.com/mjhborja/functional_coverage_sv.git f:/verilog_sva_gh_scraper/data/full_repos/588791142
git clone --depth 1 --no-tags https://github.com/PavlosTzitzos/HDLs-intro.git f:/verilog_sva_gh_scraper/data/full_repos/586310497
git clone --depth 1 --no-tags https://github.com/mahadevaswamy05/hi.git f:/verilog_sva_gh_scraper/data/full_repos/593925740
git clone --depth 1 --no-tags https://github.com/salih-atabey/axis-fifo-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/583578222
git clone --depth 1 --no-tags https://github.com/rubycmarroquin/ARK.git f:/verilog_sva_gh_scraper/data/full_repos/593063601
git clone --depth 1 --no-tags https://github.com/talshamira/SysVerilog_Simulation3.git f:/verilog_sva_gh_scraper/data/full_repos/591527671
git clone --depth 1 --no-tags https://github.com/YazanHussnain/RISCV-3-stage-pipeline-processor-core.git f:/verilog_sva_gh_scraper/data/full_repos/587990634
git clone --depth 1 --no-tags https://github.com/ksarper1/Bilkent_CS223_Homeworks.git f:/verilog_sva_gh_scraper/data/full_repos/586524325
git clone --depth 1 --no-tags https://github.com/wuqlan111/ARM_AMBA.git f:/verilog_sva_gh_scraper/data/full_repos/586891393
git clone --depth 1 --no-tags https://github.com/GuruprasadNK/UVM-Basics.git f:/verilog_sva_gh_scraper/data/full_repos/582697397
git clone --depth 1 --no-tags https://github.com/Howard-121/Digital-System-Design-with-FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/582533065
git clone --depth 1 --no-tags https://github.com/garrettvt/EE-371-Design-of-Digital-Circuits-and-Systems-.git f:/verilog_sva_gh_scraper/data/full_repos/584960247
git clone --depth 1 --no-tags https://github.com/tkono17/pcecontrol.git f:/verilog_sva_gh_scraper/data/full_repos/581367916
git clone --depth 1 --no-tags https://github.com/PouyaMahmoody/hackdac_2019.git f:/verilog_sva_gh_scraper/data/full_repos/592705414
git clone --depth 1 --no-tags https://github.com/thebenperson/Artix-Wolverine.git f:/verilog_sva_gh_scraper/data/full_repos/592820011
git clone --depth 1 --no-tags https://github.com/pviprushi/rv16_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/598539344
git clone --depth 1 --no-tags https://github.com/noemiabril/AtariST_MiSTer-DE1-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/574156784
git clone --depth 1 --no-tags https://github.com/phuong27102000/uvm_beginner_lab.git f:/verilog_sva_gh_scraper/data/full_repos/574552636
git clone --depth 1 --no-tags https://github.com/alinecristinapinto/multiplicador-binario-sequencial.git f:/verilog_sva_gh_scraper/data/full_repos/574207939
git clone --depth 1 --no-tags https://github.com/aritra1911/alu.git f:/verilog_sva_gh_scraper/data/full_repos/573883348
git clone --depth 1 --no-tags https://github.com/sg05060/SoC_Project2.git f:/verilog_sva_gh_scraper/data/full_repos/575807443
git clone --depth 1 --no-tags https://github.com/augustinjk/fork...join-vs-begin...end.git f:/verilog_sva_gh_scraper/data/full_repos/575706431
git clone --depth 1 --no-tags https://github.com/mileskt/SpeedyAR_Final_copy.git f:/verilog_sva_gh_scraper/data/full_repos/578380193
git clone --depth 1 --no-tags https://github.com/frankych/frameworks.validation.vip.clock-vc.git f:/verilog_sva_gh_scraper/data/full_repos/580272501
git clone --depth 1 --no-tags https://github.com/bodashka/CA-project.git f:/verilog_sva_gh_scraper/data/full_repos/577477443
git clone --depth 1 --no-tags https://github.com/fabio-pecora/verilog-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/576427449
git clone --depth 1 --no-tags https://github.com/es2ilver/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/584072285
git clone --depth 1 --no-tags https://github.com/mrowaha/simplified-programmable-processor.git f:/verilog_sva_gh_scraper/data/full_repos/580336154
git clone --depth 1 --no-tags https://github.com/GudduKumar0208/AHB-TO-APB-BRIDGE-AMBA-.git f:/verilog_sva_gh_scraper/data/full_repos/573251938
git clone --depth 1 --no-tags https://github.com/tmct-web/i2c_slave_tmct.git f:/verilog_sva_gh_scraper/data/full_repos/579534147
git clone --depth 1 --no-tags https://github.com/T-Szymk/axi_components.git f:/verilog_sva_gh_scraper/data/full_repos/581172095
git clone --depth 1 --no-tags https://github.com/jyk2498/SOC_project.git f:/verilog_sva_gh_scraper/data/full_repos/576203538
git clone --depth 1 --no-tags https://github.com/amiteshkr63/SV_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/576401961
git clone --depth 1 --no-tags https://github.com/fabio-pecora/verilog-subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/576412018
git clone --depth 1 --no-tags https://github.com/Xiao1Ma/FPGA-project.git f:/verilog_sva_gh_scraper/data/full_repos/576865850
git clone --depth 1 --no-tags https://github.com/cmu-stuco-98154/f22-tt02-ngaertne.git f:/verilog_sva_gh_scraper/data/full_repos/574657568
git clone --depth 1 --no-tags https://github.com/ishraqtashdid/axi_memory_system.git f:/verilog_sva_gh_scraper/data/full_repos/574404180
git clone --depth 1 --no-tags https://github.com/shariethernet/formal_axi_lite_ram.git f:/verilog_sva_gh_scraper/data/full_repos/574189893
git clone --depth 1 --no-tags https://github.com/flaviens/veriskewsmall-ibex.git f:/verilog_sva_gh_scraper/data/full_repos/576233194
git clone --depth 1 --no-tags https://github.com/Fall-2022-Classes/fa22-final-project-team-2.git f:/verilog_sva_gh_scraper/data/full_repos/575602643
git clone --depth 1 --no-tags https://github.com/cmu-stuco-98154/f22-tt02-stroucki.git f:/verilog_sva_gh_scraper/data/full_repos/577110185
git clone --depth 1 --no-tags https://github.com/Destinedone12/fault_tolerant_DC_designs.git f:/verilog_sva_gh_scraper/data/full_repos/577868279
git clone --depth 1 --no-tags https://github.com/Leonte-Tudor/Verification-Environment-101.git f:/verilog_sva_gh_scraper/data/full_repos/578104754
git clone --depth 1 --no-tags https://github.com/AlexrAlves/counter_ip.git f:/verilog_sva_gh_scraper/data/full_repos/587855952
git clone --depth 1 --no-tags https://github.com/preetambasti97/Pre-Silicon-City.git f:/verilog_sva_gh_scraper/data/full_repos/591601764
git clone --depth 1 --no-tags https://github.com/ChillMonk21/uvmTutorial.git f:/verilog_sva_gh_scraper/data/full_repos/591766934
git clone --depth 1 --no-tags https://github.com/tukshetty/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/592062539
git clone --depth 1 --no-tags https://github.com/OrenSarShalom/Verilog-coding-.git f:/verilog_sva_gh_scraper/data/full_repos/590408761
git clone --depth 1 --no-tags https://github.com/Nrusinga/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/587117591
git clone --depth 1 --no-tags https://github.com/pgfarley/snow-globe.git f:/verilog_sva_gh_scraper/data/full_repos/587512388
git clone --depth 1 --no-tags https://github.com/ibrahimhakkicandan/Implementing-Blitter-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/597535551
git clone --depth 1 --no-tags https://github.com/luanbalbino/UVM_tb_external_model.git f:/verilog_sva_gh_scraper/data/full_repos/590163566
git clone --depth 1 --no-tags https://github.com/Paink64/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/594185538
git clone --depth 1 --no-tags https://github.com/tannerleise/FullResolutionFrameBuffer.git f:/verilog_sva_gh_scraper/data/full_repos/594855554
git clone --depth 1 --no-tags https://github.com/lvdund/btl_thong_tin_vo_tuyen.git f:/verilog_sva_gh_scraper/data/full_repos/594065634
git clone --depth 1 --no-tags https://github.com/mohira/cpubook.git f:/verilog_sva_gh_scraper/data/full_repos/597679207
git clone --depth 1 --no-tags https://github.com/teobiton/cva6-contest.git f:/verilog_sva_gh_scraper/data/full_repos/594042099
git clone --depth 1 --no-tags https://github.com/akliluaron/Waveshine.git f:/verilog_sva_gh_scraper/data/full_repos/578388837
git clone --depth 1 --no-tags https://github.com/thomabir/SvLibrary.git f:/verilog_sva_gh_scraper/data/full_repos/578652026
git clone --depth 1 --no-tags https://github.com/naftali10/UVM-Testbench-for-Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/579616083
git clone --depth 1 --no-tags https://github.com/talshamira/Simulation_1-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/579487675
git clone --depth 1 --no-tags https://github.com/arskell/bcd_add.git f:/verilog_sva_gh_scraper/data/full_repos/582106972
git clone --depth 1 --no-tags https://github.com/Lasdnaym/Overall-EE271-EE371.git f:/verilog_sva_gh_scraper/data/full_repos/583824496
git clone --depth 1 --no-tags https://github.com/sam10486/TCAS_NWC_implement.git f:/verilog_sva_gh_scraper/data/full_repos/577309418
git clone --depth 1 --no-tags https://github.com/augustinjk/ALU---Design-Verification---with-Assertion-checking.git f:/verilog_sva_gh_scraper/data/full_repos/577243002
git clone --depth 1 --no-tags https://github.com/sasatree/exercise.git f:/verilog_sva_gh_scraper/data/full_repos/576832520
git clone --depth 1 --no-tags https://github.com/usmank11/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/586654762
git clone --depth 1 --no-tags https://github.com/Rakesh-Gourani/uvm.git f:/verilog_sva_gh_scraper/data/full_repos/586122708
git clone --depth 1 --no-tags https://github.com/gn223/tessaiga.git f:/verilog_sva_gh_scraper/data/full_repos/581420493
git clone --depth 1 --no-tags https://github.com/blayney/MISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/581401633
git clone --depth 1 --no-tags https://github.com/Engghassanali/Three-Stage-Pipeline-with-Uart-configuration-and-verification-with-xilin.git f:/verilog_sva_gh_scraper/data/full_repos/581545819
git clone --depth 1 --no-tags https://github.com/garrettvt/EE-469-Computer-Architecture-I.git f:/verilog_sva_gh_scraper/data/full_repos/587076130
git clone --depth 1 --no-tags https://github.com/namansehgal95/ECE_111_TA_codes.git f:/verilog_sva_gh_scraper/data/full_repos/592385227
git clone --depth 1 --no-tags https://github.com/Anihilat0r/CentralPU.git f:/verilog_sva_gh_scraper/data/full_repos/592952973
git clone --depth 1 --no-tags https://github.com/jamesstocktonj1/BitstreamNetwork.git f:/verilog_sva_gh_scraper/data/full_repos/597379408
git clone --depth 1 --no-tags https://github.com/KLVA1217/CORDIC_Algorithim_Imp_KLVA.git f:/verilog_sva_gh_scraper/data/full_repos/597945498
git clone --depth 1 --no-tags https://github.com/BrianDxd/Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/574724053
git clone --depth 1 --no-tags https://github.com/vborchsh/sv-uart.git f:/verilog_sva_gh_scraper/data/full_repos/592368856
git clone --depth 1 --no-tags https://github.com/ndhulipala1/comparch_synth.git f:/verilog_sva_gh_scraper/data/full_repos/574180100
git clone --depth 1 --no-tags https://github.com/KAMOME-code/Elliptic-curve-cryptography-ECDSA-Secp256k1-signature.git f:/verilog_sva_gh_scraper/data/full_repos/574358963
git clone --depth 1 --no-tags https://github.com/Boulder1999/Verification-Using-SystemVerilog-From-Lab09-.git f:/verilog_sva_gh_scraper/data/full_repos/575745919
git clone --depth 1 --no-tags https://github.com/Haz99/param_decoder_demo.git f:/verilog_sva_gh_scraper/data/full_repos/577272101
git clone --depth 1 --no-tags https://github.com/Arwa-Ibrahim/Digital_Verification_Course.git f:/verilog_sva_gh_scraper/data/full_repos/576668037
