\hypertarget{struct_m_d_m_a___type_def}{}\doxysection{MDMA\+\_\+\+Type\+Def Struct Reference}
\label{struct_m_d_m_a___type_def}\index{MDMA\_TypeDef@{MDMA\_TypeDef}}


MDMA Controller.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___type_def_a396e0139138d9483f5738c9bd220c56b}{GISR0}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MDMA Controller. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00619}{619}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_m_d_m_a___type_def_a396e0139138d9483f5738c9bd220c56b}\label{struct_m_d_m_a___type_def_a396e0139138d9483f5738c9bd220c56b}} 
\index{MDMA\_TypeDef@{MDMA\_TypeDef}!GISR0@{GISR0}}
\index{GISR0@{GISR0}!MDMA\_TypeDef@{MDMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GISR0}{GISR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GISR0}

MDMA Global Interrupt/\+Status Register 0, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00621}{621}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
