#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May  7 08:43:00 2025
# Process ID: 3560
# Current directory: E:/DSD/Xilinx_Vivado_Workflow/FSM_Clk/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17644 E:\DSD\Xilinx_Vivado_Workflow\FSM_Clk\project_1\project_1.xpr
# Log file: E:/DSD/Xilinx_Vivado_Workflow/FSM_Clk/project_1/vivado.log
# Journal file: E:/DSD/Xilinx_Vivado_Workflow/FSM_Clk/project_1\vivado.jou
# Running On: LaduNRitu, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 8435 MB
#-----------------------------------------------------------
start_gui
open_project E:/DSD/Xilinx_Vivado_Workflow/FSM_Clk/project_1/project_1.xpr
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property simulator_language Verilog [current_project]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
