<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>E:\Projects\FPGA\Learning\epaper\impl1\synlog\impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>clockDivider|out_derived_clock</data>
<data>251.9 MHz</data>
<data>269.7 MHz</data>
<data>0.525</data>
</row>
<row>
<data>pll|CLKOP_inferred_clock</data>
<data>251.9 MHz</data>
<data>547.0 MHz</data>
<data>2.142</data>
</row>
<row>
<data>System</data>
<data>364.4 MHz</data>
<data>NA</data>
<data>2.744</data>
</row>
</report_table>
