<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: USIC_CH_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structUSIC__CH__TypeDef.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">USIC_CH_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Universal Serial Interface Controller 0 (USIC_CH)  
 <a href="structUSIC__CH__TypeDef.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3d4aece6b28f99003105e1884d2ad847"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a3d4aece6b28f99003105e1884d2ad847">RESERVED</a></td></tr>
<tr class="separator:a3d4aece6b28f99003105e1884d2ad847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6911d4aa972e2d6573e956a62815234"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#af6911d4aa972e2d6573e956a62815234">CCFG</a></td></tr>
<tr class="separator:af6911d4aa972e2d6573e956a62815234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86f564fa5e6202424dbfadfd6031cf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#aa86f564fa5e6202424dbfadfd6031cf7">RESERVED1</a></td></tr>
<tr class="separator:aa86f564fa5e6202424dbfadfd6031cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72c906dc899bd7530d0c87504a34894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#ae72c906dc899bd7530d0c87504a34894">KSCFG</a></td></tr>
<tr class="separator:ae72c906dc899bd7530d0c87504a34894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffc45f64bdf1442abed1f59874a918b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a5ffc45f64bdf1442abed1f59874a918b">FDR</a></td></tr>
<tr class="separator:a5ffc45f64bdf1442abed1f59874a918b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3aa803e61c679cb6d73330ecb7edfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a6c3aa803e61c679cb6d73330ecb7edfd">BRG</a></td></tr>
<tr class="separator:a6c3aa803e61c679cb6d73330ecb7edfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe700445ab02571f1fc6112f720fdd65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#afe700445ab02571f1fc6112f720fdd65">INPR</a></td></tr>
<tr class="separator:afe700445ab02571f1fc6112f720fdd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790c132d8e545b51b35b027c7a07dcda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a790c132d8e545b51b35b027c7a07dcda">DX0CR</a></td></tr>
<tr class="separator:a790c132d8e545b51b35b027c7a07dcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad777def3445eadebff0d7a47a4eb4ac9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#ad777def3445eadebff0d7a47a4eb4ac9">DX1CR</a></td></tr>
<tr class="separator:ad777def3445eadebff0d7a47a4eb4ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7517e872c286ef543653c25d77c35843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a7517e872c286ef543653c25d77c35843">DX2CR</a></td></tr>
<tr class="separator:a7517e872c286ef543653c25d77c35843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab937525f6ad996c1fb42b8c96b065bb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#ab937525f6ad996c1fb42b8c96b065bb4">DX3CR</a></td></tr>
<tr class="separator:ab937525f6ad996c1fb42b8c96b065bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e208a1bc68df939f1a5ec12448f1e05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a2e208a1bc68df939f1a5ec12448f1e05">DX4CR</a></td></tr>
<tr class="separator:a2e208a1bc68df939f1a5ec12448f1e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3902b152138b073695745704d14ee9e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a3902b152138b073695745704d14ee9e5">DX5CR</a></td></tr>
<tr class="separator:a3902b152138b073695745704d14ee9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51480fed7bce51dc65e1cb864d4e934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#af51480fed7bce51dc65e1cb864d4e934">SCTR</a></td></tr>
<tr class="separator:af51480fed7bce51dc65e1cb864d4e934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c01370eca1ed957c587982923d01812"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a2c01370eca1ed957c587982923d01812">TCSR</a></td></tr>
<tr class="separator:a2c01370eca1ed957c587982923d01812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6363136deb3c40ce37d0c91aa26bc16"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7c60abe6fdaf6e07c8643cf09fc10cfd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structUSIC__CH__TypeDef.html#ae698d2e2c0323b4ee5f870c7a389203a">PCR_IICMode</a></td></tr>
<tr class="separator:a7c60abe6fdaf6e07c8643cf09fc10cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9672f6820658a06e5782c1a7e3a45989"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structUSIC__CH__TypeDef.html#a5f81ff028f5de81620c5939a14dfe41c">PCR_IISMode</a></td></tr>
<tr class="separator:a9672f6820658a06e5782c1a7e3a45989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5985858bdec22b498ad8d66fce5cb2d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structUSIC__CH__TypeDef.html#a98fccbeed7eed907e6e1fe26dba07559">PCR_SSCMode</a></td></tr>
<tr class="separator:ac5985858bdec22b498ad8d66fce5cb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8071d33386aa893a1837db5dad19b31"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structUSIC__CH__TypeDef.html#acfaebdc26121bbeebdad41a4795bd6eb">PCR</a></td></tr>
<tr class="separator:ab8071d33386aa893a1837db5dad19b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33398dc2581023db146236ba53aac21c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structUSIC__CH__TypeDef.html#abbf8acfc1d73855dac8faa2368f25b69">PCR_ASCMode</a></td></tr>
<tr class="separator:a33398dc2581023db146236ba53aac21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6363136deb3c40ce37d0c91aa26bc16"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab6363136deb3c40ce37d0c91aa26bc16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2a7a68e171a6930f687cbebc2fa849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#abf2a7a68e171a6930f687cbebc2fa849">CCR</a></td></tr>
<tr class="separator:abf2a7a68e171a6930f687cbebc2fa849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3a7bf8f53b0c10b806d9a9865f1427"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a6e3a7bf8f53b0c10b806d9a9865f1427">CMTR</a></td></tr>
<tr class="separator:a6e3a7bf8f53b0c10b806d9a9865f1427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b41e999d00106d9dfe4269f2a761884"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ada1bc27a9cc4d89a44ce60d0fbe7d27c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structUSIC__CH__TypeDef.html#a71b6e91314a427238ee09ef578cc8bb3">PSR_IICMode</a></td></tr>
<tr class="separator:ada1bc27a9cc4d89a44ce60d0fbe7d27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c61fefcd8c290af18b5325b2c3d8cc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structUSIC__CH__TypeDef.html#a5c91c23a613ac811ee1d49bb6fe1f13c">PSR_IISMode</a></td></tr>
<tr class="separator:a83c61fefcd8c290af18b5325b2c3d8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c3900ab337c6399d2bb6aacc509f65"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structUSIC__CH__TypeDef.html#a2e7fcd391855c44d00ce2ff1d471370d">PSR_SSCMode</a></td></tr>
<tr class="separator:a82c3900ab337c6399d2bb6aacc509f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407eb89defae91354d85af7c0973687b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structUSIC__CH__TypeDef.html#aa12283046ff91cb7d18507f88c729444">PSR</a></td></tr>
<tr class="separator:a407eb89defae91354d85af7c0973687b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409d5e51f4894a85e92b468758abd129"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structUSIC__CH__TypeDef.html#a4dab099c0aab0e05d7c064f4c2825b72">PSR_ASCMode</a></td></tr>
<tr class="separator:a409d5e51f4894a85e92b468758abd129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b41e999d00106d9dfe4269f2a761884"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1b41e999d00106d9dfe4269f2a761884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7ba88d77eddd05e1c4ac2cb3a45c8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a9c7ba88d77eddd05e1c4ac2cb3a45c8d">PSCR</a></td></tr>
<tr class="separator:a9c7ba88d77eddd05e1c4ac2cb3a45c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b89ac39bf56d78ac423d13a368d4d69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a1b89ac39bf56d78ac423d13a368d4d69">RBUFSR</a></td></tr>
<tr class="separator:a1b89ac39bf56d78ac423d13a368d4d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b93709d00a904e43aca5f55c81062be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a5b93709d00a904e43aca5f55c81062be">RBUF</a></td></tr>
<tr class="separator:a5b93709d00a904e43aca5f55c81062be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3323a65bcf37930e06c43d190a141157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a3323a65bcf37930e06c43d190a141157">RBUFD</a></td></tr>
<tr class="separator:a3323a65bcf37930e06c43d190a141157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42cdc1e99be47aeb18609e939f0e5a32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a42cdc1e99be47aeb18609e939f0e5a32">RBUF0</a></td></tr>
<tr class="separator:a42cdc1e99be47aeb18609e939f0e5a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb5774a8a015a0cc50691a0568dfb2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a7bb5774a8a015a0cc50691a0568dfb2d">RBUF1</a></td></tr>
<tr class="separator:a7bb5774a8a015a0cc50691a0568dfb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8d7ee5d4cbba766139616746ec9d66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#aab8d7ee5d4cbba766139616746ec9d66">RBUF01SR</a></td></tr>
<tr class="separator:aab8d7ee5d4cbba766139616746ec9d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75f7e6f65156421836aa1e5ad985fd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#ad75f7e6f65156421836aa1e5ad985fd6">FMR</a></td></tr>
<tr class="separator:ad75f7e6f65156421836aa1e5ad985fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4807612740a708cdc4cc3267fcf45794"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a4807612740a708cdc4cc3267fcf45794">RESERVED2</a> [5]</td></tr>
<tr class="separator:a4807612740a708cdc4cc3267fcf45794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d971f93cf3914d58cfd088455a2ce94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a8d971f93cf3914d58cfd088455a2ce94">TBUF</a> [32]</td></tr>
<tr class="separator:a8d971f93cf3914d58cfd088455a2ce94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade9d1685b4d62e951990763c2038ee4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#ade9d1685b4d62e951990763c2038ee4d">BYP</a></td></tr>
<tr class="separator:ade9d1685b4d62e951990763c2038ee4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282c446cf235eb2c3a402bf9ad9ff4f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a282c446cf235eb2c3a402bf9ad9ff4f0">BYPCR</a></td></tr>
<tr class="separator:a282c446cf235eb2c3a402bf9ad9ff4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912f6b24ab2d9544353a056ddd5a03fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a912f6b24ab2d9544353a056ddd5a03fc">TBCTR</a></td></tr>
<tr class="separator:a912f6b24ab2d9544353a056ddd5a03fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00fddc57017c754c1d66a32ef7642efb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a00fddc57017c754c1d66a32ef7642efb">RBCTR</a></td></tr>
<tr class="separator:a00fddc57017c754c1d66a32ef7642efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea8a1a6d1241e8cd0a183a531ce24fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a9ea8a1a6d1241e8cd0a183a531ce24fc">TRBPTR</a></td></tr>
<tr class="separator:a9ea8a1a6d1241e8cd0a183a531ce24fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886ea592bdbb14114a284c0c71420291"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a886ea592bdbb14114a284c0c71420291">TRBSR</a></td></tr>
<tr class="separator:a886ea592bdbb14114a284c0c71420291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a8f611eefcce6f0fead54d6dbd90f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a09a8f611eefcce6f0fead54d6dbd90f4">TRBSCR</a></td></tr>
<tr class="separator:a09a8f611eefcce6f0fead54d6dbd90f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8679e5e190c0e813a71f537112afaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#afe8679e5e190c0e813a71f537112afaa">OUTR</a></td></tr>
<tr class="separator:afe8679e5e190c0e813a71f537112afaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29bab57ee60247ab835149c3f0fc2762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a29bab57ee60247ab835149c3f0fc2762">OUTDR</a></td></tr>
<tr class="separator:a29bab57ee60247ab835149c3f0fc2762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53d0bb7218770647a44f581f36a96d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#ac53d0bb7218770647a44f581f36a96d3">RESERVED3</a> [23]</td></tr>
<tr class="separator:ac53d0bb7218770647a44f581f36a96d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7779671c0ce91445489d0654a1fe50e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSIC__CH__TypeDef.html#a7779671c0ce91445489d0654a1fe50e4">IN</a> [32]</td></tr>
<tr class="separator:a7779671c0ce91445489d0654a1fe50e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01902">1902</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab6363136deb3c40ce37d0c91aa26bc16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6363136deb3c40ce37d0c91aa26bc16">&#9670;&nbsp;</a></span>@29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b41e999d00106d9dfe4269f2a761884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b41e999d00106d9dfe4269f2a761884">&#9670;&nbsp;</a></span>@31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c3aa803e61c679cb6d73330ecb7edfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3aa803e61c679cb6d73330ecb7edfd">&#9670;&nbsp;</a></span>BRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::BRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030014) Baud Rate Generator Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01908">1908</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ade9d1685b4d62e951990763c2038ee4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade9d1685b4d62e951990763c2038ee4d">&#9670;&nbsp;</a></span>BYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::BYP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030100) Bypass Data Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01946">1946</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a282c446cf235eb2c3a402bf9ad9ff4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282c446cf235eb2c3a402bf9ad9ff4f0">&#9670;&nbsp;</a></span>BYPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::BYPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030104) Bypass Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01947">1947</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af6911d4aa972e2d6573e956a62815234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6911d4aa972e2d6573e956a62815234">&#9670;&nbsp;</a></span>CCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::CCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030004) Channel Configuration Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01904">1904</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="abf2a7a68e171a6930f687cbebc2fa849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2a7a68e171a6930f687cbebc2fa849">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030040) Channel Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01926">1926</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a6e3a7bf8f53b0c10b806d9a9865f1427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3a7bf8f53b0c10b806d9a9865f1427">&#9670;&nbsp;</a></span>CMTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::CMTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030044) Capture Mode Timer Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01927">1927</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a790c132d8e545b51b35b027c7a07dcda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a790c132d8e545b51b35b027c7a07dcda">&#9670;&nbsp;</a></span>DX0CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::DX0CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003001C) Input Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01910">1910</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad777def3445eadebff0d7a47a4eb4ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad777def3445eadebff0d7a47a4eb4ac9">&#9670;&nbsp;</a></span>DX1CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::DX1CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030020) Input Control Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01911">1911</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7517e872c286ef543653c25d77c35843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7517e872c286ef543653c25d77c35843">&#9670;&nbsp;</a></span>DX2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::DX2CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030024) Input Control Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01912">1912</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab937525f6ad996c1fb42b8c96b065bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab937525f6ad996c1fb42b8c96b065bb4">&#9670;&nbsp;</a></span>DX3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::DX3CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030028) Input Control Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01913">1913</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2e208a1bc68df939f1a5ec12448f1e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e208a1bc68df939f1a5ec12448f1e05">&#9670;&nbsp;</a></span>DX4CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::DX4CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003002C) Input Control Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01914">1914</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3902b152138b073695745704d14ee9e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3902b152138b073695745704d14ee9e5">&#9670;&nbsp;</a></span>DX5CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::DX5CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030030) Input Control Register 5 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01915">1915</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a5ffc45f64bdf1442abed1f59874a918b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ffc45f64bdf1442abed1f59874a918b">&#9670;&nbsp;</a></span>FDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::FDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030010) Fractional Divider Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01907">1907</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad75f7e6f65156421836aa1e5ad985fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75f7e6f65156421836aa1e5ad985fd6">&#9670;&nbsp;</a></span>FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t USIC_CH_TypeDef::FMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030068) Flag Modification Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01943">1943</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7779671c0ce91445489d0654a1fe50e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7779671c0ce91445489d0654a1fe50e4">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t USIC_CH_TypeDef::IN[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030180) Transmit FIFO Buffer <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01956">1956</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="afe700445ab02571f1fc6112f720fdd65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe700445ab02571f1fc6112f720fdd65">&#9670;&nbsp;</a></span>INPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::INPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030018) Interrupt Node Pointer Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01909">1909</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae72c906dc899bd7530d0c87504a34894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae72c906dc899bd7530d0c87504a34894">&#9670;&nbsp;</a></span>KSCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::KSCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003000C) Kernel State Configuration Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01906">1906</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a29bab57ee60247ab835149c3f0fc2762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29bab57ee60247ab835149c3f0fc2762">&#9670;&nbsp;</a></span>OUTDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::OUTDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030120) Receiver Buffer Output Register L for Debugger <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01954">1954</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="afe8679e5e190c0e813a71f537112afaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8679e5e190c0e813a71f537112afaa">&#9670;&nbsp;</a></span>OUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::OUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003011C) Receiver Buffer Output Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01953">1953</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="acfaebdc26121bbeebdad41a4795bd6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfaebdc26121bbeebdad41a4795bd6eb">&#9670;&nbsp;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003003C) Protocol Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01923">1923</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="abbf8acfc1d73855dac8faa2368f25b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf8acfc1d73855dac8faa2368f25b69">&#9670;&nbsp;</a></span>PCR_ASCMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::PCR_ASCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003003C) Protocol Control Register [ASC Mode] <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01924">1924</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae698d2e2c0323b4ee5f870c7a389203a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae698d2e2c0323b4ee5f870c7a389203a">&#9670;&nbsp;</a></span>PCR_IICMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::PCR_IICMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003003C) Protocol Control Register [IIC Mode] <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01920">1920</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a5f81ff028f5de81620c5939a14dfe41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f81ff028f5de81620c5939a14dfe41c">&#9670;&nbsp;</a></span>PCR_IISMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::PCR_IISMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003003C) Protocol Control Register [IIS Mode] <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01921">1921</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a98fccbeed7eed907e6e1fe26dba07559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98fccbeed7eed907e6e1fe26dba07559">&#9670;&nbsp;</a></span>PCR_SSCMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::PCR_SSCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003003C) Protocol Control Register [SSC Mode] <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01922">1922</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a9c7ba88d77eddd05e1c4ac2cb3a45c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7ba88d77eddd05e1c4ac2cb3a45c8d">&#9670;&nbsp;</a></span>PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t USIC_CH_TypeDef::PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003004C) Protocol Status Clear Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01936">1936</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa12283046ff91cb7d18507f88c729444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa12283046ff91cb7d18507f88c729444">&#9670;&nbsp;</a></span>PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030048) Protocol Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01933">1933</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a4dab099c0aab0e05d7c064f4c2825b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dab099c0aab0e05d7c064f4c2825b72">&#9670;&nbsp;</a></span>PSR_ASCMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::PSR_ASCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030048) Protocol Status Register [ASC Mode] <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01934">1934</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a71b6e91314a427238ee09ef578cc8bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71b6e91314a427238ee09ef578cc8bb3">&#9670;&nbsp;</a></span>PSR_IICMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::PSR_IICMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030048) Protocol Status Register [IIC Mode] <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01930">1930</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a5c91c23a613ac811ee1d49bb6fe1f13c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c91c23a613ac811ee1d49bb6fe1f13c">&#9670;&nbsp;</a></span>PSR_IISMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::PSR_IISMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030048) Protocol Status Register [IIS Mode] <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01931">1931</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2e7fcd391855c44d00ce2ff1d471370d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e7fcd391855c44d00ce2ff1d471370d">&#9670;&nbsp;</a></span>PSR_SSCMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::PSR_SSCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030048) Protocol Status Register [SSC Mode] <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01932">1932</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a00fddc57017c754c1d66a32ef7642efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00fddc57017c754c1d66a32ef7642efb">&#9670;&nbsp;</a></span>RBCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::RBCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003010C) Receiver Buffer Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01949">1949</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a5b93709d00a904e43aca5f55c81062be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b93709d00a904e43aca5f55c81062be">&#9670;&nbsp;</a></span>RBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::RBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030054) Receiver Buffer Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01938">1938</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a42cdc1e99be47aeb18609e939f0e5a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42cdc1e99be47aeb18609e939f0e5a32">&#9670;&nbsp;</a></span>RBUF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::RBUF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003005C) Receiver Buffer Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01940">1940</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aab8d7ee5d4cbba766139616746ec9d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8d7ee5d4cbba766139616746ec9d66">&#9670;&nbsp;</a></span>RBUF01SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::RBUF01SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030064) Receiver Buffer 01 Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01942">1942</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7bb5774a8a015a0cc50691a0568dfb2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bb5774a8a015a0cc50691a0568dfb2d">&#9670;&nbsp;</a></span>RBUF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::RBUF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030060) Receiver Buffer Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01941">1941</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3323a65bcf37930e06c43d190a141157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3323a65bcf37930e06c43d190a141157">&#9670;&nbsp;</a></span>RBUFD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::RBUFD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030058) Receiver Buffer Register for Debugger <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01939">1939</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a1b89ac39bf56d78ac423d13a368d4d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b89ac39bf56d78ac423d13a368d4d69">&#9670;&nbsp;</a></span>RBUFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::RBUFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030050) Receiver Buffer Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01937">1937</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3d4aece6b28f99003105e1884d2ad847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4aece6b28f99003105e1884d2ad847">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x40030000) USIC_CH Structure <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01903">1903</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa86f564fa5e6202424dbfadfd6031cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86f564fa5e6202424dbfadfd6031cf7">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01905">1905</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a4807612740a708cdc4cc3267fcf45794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4807612740a708cdc4cc3267fcf45794">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::RESERVED2[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01944">1944</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac53d0bb7218770647a44f581f36a96d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53d0bb7218770647a44f581f36a96d3">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::RESERVED3[23]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01955">1955</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af51480fed7bce51dc65e1cb864d4e934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51480fed7bce51dc65e1cb864d4e934">&#9670;&nbsp;</a></span>SCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::SCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030034) Shift Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01916">1916</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a912f6b24ab2d9544353a056ddd5a03fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a912f6b24ab2d9544353a056ddd5a03fc">&#9670;&nbsp;</a></span>TBCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::TBCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030108) Transmitter Buffer Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01948">1948</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a8d971f93cf3914d58cfd088455a2ce94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d971f93cf3914d58cfd088455a2ce94">&#9670;&nbsp;</a></span>TBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::TBUF[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030080) Transmit Buffer <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01945">1945</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2c01370eca1ed957c587982923d01812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c01370eca1ed957c587982923d01812">&#9670;&nbsp;</a></span>TCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030038) Transmit Control/Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01917">1917</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a9ea8a1a6d1241e8cd0a183a531ce24fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea8a1a6d1241e8cd0a183a531ce24fc">&#9670;&nbsp;</a></span>TRBPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USIC_CH_TypeDef::TRBPTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030110) Transmit/Receive Buffer Pointer Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01950">1950</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a09a8f611eefcce6f0fead54d6dbd90f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a8f611eefcce6f0fead54d6dbd90f4">&#9670;&nbsp;</a></span>TRBSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t USIC_CH_TypeDef::TRBSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030118) Transmit/Receive Buffer Status Clear Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01952">1952</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a886ea592bdbb14114a284c0c71420291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886ea592bdbb14114a284c0c71420291">&#9670;&nbsp;</a></span>TRBSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USIC_CH_TypeDef::TRBSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40030114) Transmit/Receive Buffer Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01951">1951</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
