#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb  3 10:59:26 2022
# Process ID: 20612
# Current directory: F:/Kuliah/Riset_FPGA/matmul project/matmulproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16336 F:\Kuliah\Riset_FPGA\matmul project\matmulproject\matmulproject.xpr
# Log file: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/vivado.log
# Journal file: F:/Kuliah/Riset_FPGA/matmul project/matmulproject\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project {F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.xpr}uupdate_compile_order -fileset sources_1
update_files -from_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v}} -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulAcceleratorTop.v}} -filesets [get_filesets *]
update_files -from_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv}} -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulUnit.sv}} -filesets [get_filesets *]
update_files -from_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv}} -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulAccelerator.sv}} -filesets [get_filesets *]
update_files -from_files {{F:/Kuliah/Riset_FPGA/matmul project/Matmul.sv}} -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/Matmul.sv}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/common/Memory.sv -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/common/Memory.sv}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files {{F:/Kuliah/Riset_FPGA/matmul project/Matmul.sv}} -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/Matmul.sv}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXILiteSlave4.sv -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXILiteSlave4.sv}} -filesets [get_filesets *]
update_files -from_files F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXISMaster.sv -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXISMaster.sv}} -filesets [get_filesets *]
update_files -from_files F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXISSlave.sv -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXISSlave.sv}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference design_1_MatmulAcceleratorTop_0_0
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
open_bd_design {F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
open_bd_design {F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files {{F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}}] -top
add_files -norecurse {{F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
update_compile_order -fileset sources_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs design_1_axi_dma_0_0_synth_1
wait_on_run design_1_axi_dma_0_0_synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v}}] -no_script -reset -force -quiet
remove_files  {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference design_1_MatmulAcceleratorTop_0_0
export_ip_user_files -of_objects  [get_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv}}] -no_script -reset -force -quiet
remove_files  {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv}}] -no_script -reset -force -quiet
remove_files  {{F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
add_files -norecurse -scan_for_includes {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv} {F:/Kuliah/Riset_FPGA/matmul project/Matmul.sv} {F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v} {F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv} {F:/Kuliah/Riset_FPGA/matmul project/Matmul_tb.sv}}
import_files -norecurse {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv} {F:/Kuliah/Riset_FPGA/matmul project/Matmul.sv} {F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v} {F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv} {F:/Kuliah/Riset_FPGA/matmul project/Matmul_tb.sv}}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
