verilog work "netgen/par/Lab_8_crazy_counter_mealy_machine_timesim.v"
vhdl work "TB_01.vhw"
verilog work "C:/xilinx/92i/verilog/src/glbl.v"
