<?xml version="1.0" encoding="UTF-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 /Users/melina/Documents/js/scrape/grobid/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<encodingDesc>
			<appInfo>
				<application version="0.5.1-SNAPSHOT" ident="GROBID" when="2018-02-21T06:50+0000">
					<ref target="https://github.com/kermitt2/grobid">GROBID - A machine learning software for extracting information from scholarly documents</ref>
				</application>
			</appInfo>
		</encodingDesc>
		<fileDesc>
			<titleStmt>
				<title level="a" type="main">Digital Boltzmann VLSI for constraint satisfaction and learning Digital Boltzmann VLSI for Constraint Satisfaction and Learning</title>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability status="unknown"><licence/></availability>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Michael</forename><surname>Murray</surname></persName>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Department of Electrical Engineering</orgName>
								<orgName type="department" key="dep2">+Ricoh California Research Center</orgName>
								<orgName type="institution">Stanford University Stanford</orgName>
								<address>
									<addrLine>2882 Sand Hill Road Suite 115 Menlo Park</addrLine>
									<postCode>94305-4055, 94025-7022</postCode>
									<region>CA, CA</region>
								</address>
							</affiliation>
							<affiliation key="aff1">
								<orgName type="institution">Sun Mlcrosystems</orgName>
								<address>
									<addrLine>2550 Garcia Ave., MTV-29, room 203 Mountain View</addrLine>
									<postCode>94043</postCode>
									<region>CA</region>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Ming-Tak</forename><surname>Leung</surname></persName>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Department of Electrical Engineering</orgName>
								<orgName type="department" key="dep2">+Ricoh California Research Center</orgName>
								<orgName type="institution">Stanford University Stanford</orgName>
								<address>
									<addrLine>2882 Sand Hill Road Suite 115 Menlo Park</addrLine>
									<postCode>94305-4055, 94025-7022</postCode>
									<region>CA, CA</region>
								</address>
							</affiliation>
							<affiliation key="aff1">
								<orgName type="institution">Sun Mlcrosystems</orgName>
								<address>
									<addrLine>2550 Garcia Ave., MTV-29, room 203 Mountain View</addrLine>
									<postCode>94043</postCode>
									<region>CA</region>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Kan</forename><surname>Boonyanit</surname></persName>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Department of Electrical Engineering</orgName>
								<orgName type="department" key="dep2">+Ricoh California Research Center</orgName>
								<orgName type="institution">Stanford University Stanford</orgName>
								<address>
									<addrLine>2882 Sand Hill Road Suite 115 Menlo Park</addrLine>
									<postCode>94305-4055, 94025-7022</postCode>
									<region>CA, CA</region>
								</address>
							</affiliation>
							<affiliation key="aff1">
								<orgName type="institution">Sun Mlcrosystems</orgName>
								<address>
									<addrLine>2550 Garcia Ave., MTV-29, room 203 Mountain View</addrLine>
									<postCode>94043</postCode>
									<region>CA</region>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Kong</forename><surname>Kritayakirana</surname></persName>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Department of Electrical Engineering</orgName>
								<orgName type="department" key="dep2">+Ricoh California Research Center</orgName>
								<orgName type="institution">Stanford University Stanford</orgName>
								<address>
									<addrLine>2882 Sand Hill Road Suite 115 Menlo Park</addrLine>
									<postCode>94305-4055, 94025-7022</postCode>
									<region>CA, CA</region>
								</address>
							</affiliation>
							<affiliation key="aff1">
								<orgName type="institution">Sun Mlcrosystems</orgName>
								<address>
									<addrLine>2550 Garcia Ave., MTV-29, room 203 Mountain View</addrLine>
									<postCode>94043</postCode>
									<region>CA</region>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">James</forename><forename type="middle">B</forename><surname>Burrt</surname></persName>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Gregory</forename><forename type="middle">J</forename><surname>Wolff+</surname></persName>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Takahiro</forename><surname>Watanabe+</surname></persName>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Edward</forename><surname>Schwartz+</surname></persName>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">David</forename><forename type="middle">G</forename><surname>Storktt</surname></persName>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">Allen</forename><forename type="middle">M</forename><surname>Petersont</surname></persName>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">*</forename></persName>
						</author>
						<title level="a" type="main">Digital Boltzmann VLSI for constraint satisfaction and learning Digital Boltzmann VLSI for Constraint Satisfaction and Learning</title>
					</analytic>
					<monogr>
						<imprint>
							<date/>
						</imprint>
					</monogr>
					<note>896 897</note>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<profileDesc>
			<abstract>
				<p>We built a high-speed, digital mean-field Boltzmann chip and SBus board for general problems in constraint satjsfaction and learning. Each chip has 32 neural processors and 4 weight update processors, supporting an arbitrary topology of up to 160 functional neurons. On-chip learning is at a theoretical maximum rate of 3.5 x 10 8 connection updates/sec; recall is 12000 patterns/sec for typical conditions. The chip&apos;s high speed is due to parallel computation of inner products, limited (but adequate) precision for weights and activations (5 bits), fast clock (125 MHz), and several design insights.</p>
			</abstract>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
	</text>
</TEI>
