#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x152f0b8f0 .scope module, "mult_last_2_tb" "mult_last_2_tb" 2 567;
 .timescale 0 0;
v0x6000014b6400_0 .net *"_ivl_0", 31 0, L_0x6000017b4780;  1 drivers
v0x6000014b6490_0 .net *"_ivl_4", 31 0, L_0x6000017b48c0;  1 drivers
v0x6000014b6520_0 .var/i "nota", 31 0;
v0x6000014b65b0_0 .net "tests_passed_0", 31 0, v0x6000014b5050_0;  1 drivers
v0x6000014b6640_0 .net "tests_passed_1", 31 0, v0x6000014b5950_0;  1 drivers
v0x6000014b66d0_0 .net "tests_passed_2", 31 0, v0x6000014b6250_0;  1 drivers
v0x6000014b6760_0 .net "tests_passed_tb", 31 0, L_0x6000017b4960;  1 drivers
v0x6000014b67f0_0 .net "tests_total_0", 31 0, v0x6000014b50e0_0;  1 drivers
v0x6000014b6880_0 .net "tests_total_1", 31 0, v0x6000014b59e0_0;  1 drivers
v0x6000014b6910_0 .net "tests_total_2", 31 0, v0x6000014b62e0_0;  1 drivers
v0x6000014b69a0_0 .net "tests_total_tb", 31 0, L_0x6000017b4820;  1 drivers
L_0x6000017b4780 .arith/sum 32, v0x6000014b50e0_0, v0x6000014b59e0_0;
L_0x6000017b4820 .arith/sum 32, L_0x6000017b4780, v0x6000014b62e0_0;
L_0x6000017b48c0 .arith/sum 32, v0x6000014b5050_0, v0x6000014b5950_0;
L_0x6000017b4960 .arith/sum 32, L_0x6000017b48c0, v0x6000014b6250_0;
S_0x152f04cb0 .scope module, "tb_0" "mult_last2_tb0" 2 571, 2 28 0, S_0x152f0b8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "tests_total";
    .port_info 1 /OUTPUT 32 "tests_passed";
v0x6000014b4cf0_0 .net "act_out", 7 0, v0x6000014b4b40_0;  1 drivers
v0x6000014b4d80_0 .var "clk", 0 0;
v0x6000014b4e10_0 .var "exp_out", 7 0;
v0x6000014b4ea0_0 .var "in", 3 0;
v0x6000014b4f30_0 .var "ld", 0 0;
v0x6000014b4fc0_0 .var "rst_b", 0 0;
v0x6000014b5050_0 .var "tests_passed", 31 0;
v0x6000014b50e0_0 .var "tests_total", 31 0;
v0x6000014b5170_0 .net "verdict", 0 0, L_0x6000017b45a0;  1 drivers
L_0x6000017b45a0 .cmp/eeq 8, v0x6000014b4e10_0, v0x6000014b4b40_0;
S_0x152f04e20 .scope module, "uut" "mult_last2" 2 35, 2 6 0, S_0x152f04cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "rst_b";
    .port_info 4 /OUTPUT 8 "out";
P_0x6000008b3380 .param/l "ign" 0 2 6, +C4<00000000000000000000000000000000>;
P_0x6000008b33c0 .param/l "w" 0 2 6, +C4<00000000000000000000000000000100>;
v0x6000014b4900_0 .net "clk", 0 0, v0x6000014b4d80_0;  1 drivers
v0x6000014b4990_0 .net "in", 3 0, v0x6000014b4ea0_0;  1 drivers
v0x6000014b4a20_0 .var/i "k", 31 0;
v0x6000014b4ab0_0 .net "ld", 0 0, v0x6000014b4f30_0;  1 drivers
v0x6000014b4b40_0 .var "out", 7 0;
v0x6000014b4bd0_0 .var "prev", 3 0;
v0x6000014b4c60_0 .net "rst_b", 0 0, v0x6000014b4fc0_0;  1 drivers
E_0x6000033a3c80/0 .event negedge, v0x6000014b4c60_0;
E_0x6000033a3c80/1 .event posedge, v0x6000014b4ab0_0, v0x6000014b4900_0;
E_0x6000033a3c80 .event/or E_0x6000033a3c80/0, E_0x6000033a3c80/1;
S_0x152f043d0 .scope module, "tb_1" "mult_last2_tb1" 2 572, 2 207 0, S_0x152f0b8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "tests_total";
    .port_info 1 /OUTPUT 32 "tests_passed";
v0x6000014b55f0_0 .net "act_out", 7 0, v0x6000014b5440_0;  1 drivers
v0x6000014b5680_0 .var "clk", 0 0;
v0x6000014b5710_0 .var "exp_out", 7 0;
v0x6000014b57a0_0 .var "in", 3 0;
v0x6000014b5830_0 .var "ld", 0 0;
v0x6000014b58c0_0 .var "rst_b", 0 0;
v0x6000014b5950_0 .var "tests_passed", 31 0;
v0x6000014b59e0_0 .var "tests_total", 31 0;
v0x6000014b5a70_0 .net "verdict", 0 0, L_0x6000017b4640;  1 drivers
L_0x6000017b4640 .cmp/eeq 8, v0x6000014b5710_0, v0x6000014b5440_0;
S_0x152f04540 .scope module, "uut" "mult_last2" 2 214, 2 6 0, S_0x152f043d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "rst_b";
    .port_info 4 /OUTPUT 8 "out";
P_0x6000008b3500 .param/l "ign" 0 2 6, C4<1000>;
P_0x6000008b3540 .param/l "w" 0 2 6, +C4<00000000000000000000000000000100>;
v0x6000014b5200_0 .net "clk", 0 0, v0x6000014b5680_0;  1 drivers
v0x6000014b5290_0 .net "in", 3 0, v0x6000014b57a0_0;  1 drivers
v0x6000014b5320_0 .var/i "k", 31 0;
v0x6000014b53b0_0 .net "ld", 0 0, v0x6000014b5830_0;  1 drivers
v0x6000014b5440_0 .var "out", 7 0;
v0x6000014b54d0_0 .var "prev", 3 0;
v0x6000014b5560_0 .net "rst_b", 0 0, v0x6000014b58c0_0;  1 drivers
E_0x6000033a3d80/0 .event negedge, v0x6000014b5560_0;
E_0x6000033a3d80/1 .event posedge, v0x6000014b53b0_0, v0x6000014b5200_0;
E_0x6000033a3d80 .event/or E_0x6000033a3d80/0, E_0x6000033a3d80/1;
S_0x152f06390 .scope module, "tb_2" "mult_last2_tb2" 2 573, 2 387 0, S_0x152f0b8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "tests_total";
    .port_info 1 /OUTPUT 32 "tests_passed";
v0x6000014b5ef0_0 .net "act_out", 11 0, v0x6000014b5d40_0;  1 drivers
v0x6000014b5f80_0 .var "clk", 0 0;
v0x6000014b6010_0 .var "exp_out", 11 0;
v0x6000014b60a0_0 .var "in", 5 0;
v0x6000014b6130_0 .var "ld", 0 0;
v0x6000014b61c0_0 .var "rst_b", 0 0;
v0x6000014b6250_0 .var "tests_passed", 31 0;
v0x6000014b62e0_0 .var "tests_total", 31 0;
v0x6000014b6370_0 .net "verdict", 0 0, L_0x6000017b46e0;  1 drivers
L_0x6000017b46e0 .cmp/eeq 12, v0x6000014b6010_0, v0x6000014b5d40_0;
S_0x152f06500 .scope module, "uut" "mult_last2" 2 394, 2 6 0, S_0x152f06390;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "rst_b";
    .port_info 4 /OUTPUT 12 "out";
P_0x6000008b3680 .param/l "ign" 0 2 6, +C4<00000000000000000000000000000000>;
P_0x6000008b36c0 .param/l "w" 0 2 6, +C4<00000000000000000000000000000110>;
v0x6000014b5b00_0 .net "clk", 0 0, v0x6000014b5f80_0;  1 drivers
v0x6000014b5b90_0 .net "in", 5 0, v0x6000014b60a0_0;  1 drivers
v0x6000014b5c20_0 .var/i "k", 31 0;
v0x6000014b5cb0_0 .net "ld", 0 0, v0x6000014b6130_0;  1 drivers
v0x6000014b5d40_0 .var "out", 11 0;
v0x6000014b5dd0_0 .var "prev", 5 0;
v0x6000014b5e60_0 .net "rst_b", 0 0, v0x6000014b61c0_0;  1 drivers
E_0x6000033a3e80/0 .event negedge, v0x6000014b5e60_0;
E_0x6000033a3e80/1 .event posedge, v0x6000014b5cb0_0, v0x6000014b5b00_0;
E_0x6000033a3e80 .event/or E_0x6000033a3e80/0, E_0x6000033a3e80/1;
    .scope S_0x152f04e20;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000014b4bd0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014b4a20_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x152f04e20;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b4b40_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x152f04e20;
T_2 ;
    %wait E_0x6000033a3c80;
    %load/vec4 v0x6000014b4c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014b4b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000014b4bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014b4a20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000014b4ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000014b4990_0;
    %pad/u 32;
    %assign/vec4 v0x6000014b4a20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6000014b4990_0;
    %pad/u 32;
    %load/vec4 v0x6000014b4a20_0;
    %cmp/ne;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x6000014b4990_0;
    %pad/u 8;
    %load/vec4 v0x6000014b4bd0_0;
    %pad/u 8;
    %mul;
    %assign/vec4 v0x6000014b4b40_0, 0;
    %load/vec4 v0x6000014b4990_0;
    %assign/vec4 v0x6000014b4bd0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x152f04cb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b4d80_0, 0, 1;
    %pushi/vec4 34, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x6000014b4d80_0;
    %inv;
    %store/vec4 v0x6000014b4d80_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0x152f04cb0;
T_4 ;
    %vpi_call 2 44 "$display", "TESTBENCH 0: Valori implicite ale parametrilor" {0 0 0};
    %vpi_call 2 45 "$display", "Time\011clk\011ld\011rst_b\011in\011\011expected_out\011actual_out\011Passed(1)/Failed(0)" {0 0 0};
    %vpi_call 2 46 "$monitor", "%4t\011%3b\011%2b\011%5b\011%2d\011\011%12d\011%10d\011%18b", $time, v0x6000014b4d80_0, v0x6000014b4f30_0, v0x6000014b4fc0_0, v0x6000014b4ea0_0, v0x6000014b4e10_0, v0x6000014b4cf0_0, v0x6000014b5170_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b4f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014b4fc0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014b4f30_0, 0, 1;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b4f30_0, 0, 1;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 195, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 225, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b4fc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014b4fc0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000014b4ea0_0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000014b4e10_0, 0, 8;
    %load/vec4 v0x6000014b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b50e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5050_0;
    %load/vec4 v0x6000014b5170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5050_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x152f04540;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000014b54d0_0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000014b5320_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x152f04540;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b5440_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x152f04540;
T_7 ;
    %wait E_0x6000033a3d80;
    %load/vec4 v0x6000014b5560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014b5440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000014b54d0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x6000014b5320_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000014b53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x6000014b5290_0;
    %pad/u 32;
    %assign/vec4 v0x6000014b5320_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x6000014b5290_0;
    %pad/u 32;
    %load/vec4 v0x6000014b5320_0;
    %cmp/ne;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x6000014b5290_0;
    %pad/u 8;
    %load/vec4 v0x6000014b54d0_0;
    %pad/u 8;
    %mul;
    %assign/vec4 v0x6000014b5440_0, 0;
    %load/vec4 v0x6000014b5290_0;
    %assign/vec4 v0x6000014b54d0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x152f043d0;
T_8 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b5680_0, 0, 1;
    %pushi/vec4 34, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x6000014b5680_0;
    %inv;
    %store/vec4 v0x6000014b5680_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x152f043d0;
T_9 ;
    %delay 100, 0;
    %vpi_call 2 225 "$display", "TESTBENCH 1: Modificat valoarea de ignore" {0 0 0};
    %vpi_call 2 226 "$display", "Time\011clk\011ld\011rst_b\011in\011\011expected_out\011actual_out\011Passed(1)/Failed(0)" {0 0 0};
    %vpi_call 2 227 "$monitor", "%4t\011%3b\011%2b\011%5b\011%2d\011\011%12d\011%10d\011%18b", $time, v0x6000014b5680_0, v0x6000014b5830_0, v0x6000014b58c0_0, v0x6000014b57a0_0, v0x6000014b5710_0, v0x6000014b55f0_0, v0x6000014b5a70_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b5830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014b58c0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014b5830_0, 0, 1;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b5830_0, 0, 1;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 195, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 225, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014b58c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000014b57a0_0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000014b5710_0, 0, 8;
    %load/vec4 v0x6000014b59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b59e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b5950_0;
    %load/vec4 v0x6000014b5a70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b5950_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x152f06500;
T_10 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x6000014b5dd0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014b5c20_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x152f06500;
T_11 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014b5d40_0, 0, 12;
    %end;
    .thread T_11;
    .scope S_0x152f06500;
T_12 ;
    %wait E_0x6000033a3e80;
    %load/vec4 v0x6000014b5e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014b5d40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000014b5dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014b5c20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000014b5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000014b5b90_0;
    %pad/u 32;
    %assign/vec4 v0x6000014b5c20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x6000014b5b90_0;
    %pad/u 32;
    %load/vec4 v0x6000014b5c20_0;
    %cmp/ne;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x6000014b5b90_0;
    %pad/u 12;
    %load/vec4 v0x6000014b5dd0_0;
    %pad/u 12;
    %mul;
    %assign/vec4 v0x6000014b5d40_0, 0;
    %load/vec4 v0x6000014b5b90_0;
    %assign/vec4 v0x6000014b5dd0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x152f06390;
T_13 ;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b5f80_0, 0, 1;
    %pushi/vec4 34, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x6000014b5f80_0;
    %inv;
    %store/vec4 v0x6000014b5f80_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %end;
    .thread T_13;
    .scope S_0x152f06390;
T_14 ;
    %delay 200, 0;
    %vpi_call 2 405 "$display", "TESTBENCH 2: Modificat numarul de biti" {0 0 0};
    %vpi_call 2 406 "$display", "Time\011clk\011ld\011rst_b\011in\011\011expected_out\011actual_out\011Passed(1)/Failed(0)" {0 0 0};
    %vpi_call 2 407 "$monitor", "%4t\011%3b\011%2b\011%5b\011%2d\011\011%12d\011%10d\011%18b", $time, v0x6000014b5f80_0, v0x6000014b6130_0, v0x6000014b61c0_0, v0x6000014b60a0_0, v0x6000014b6010_0, v0x6000014b5ef0_0, v0x6000014b6370_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b6130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014b61c0_0, 0, 1;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %delay 1, 0;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 50, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 50, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 25, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 10, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014b6130_0, 0, 1;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b6130_0, 0, 1;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 10, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 65, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 169, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 819, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 3969, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014b61c0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014b61c0_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 10, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x6000014b60a0_0, 0, 6;
    %pushi/vec4 10, 0, 12;
    %store/vec4 v0x6000014b6010_0, 0, 12;
    %load/vec4 v0x6000014b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014b62e0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000014b6250_0;
    %load/vec4 v0x6000014b6370_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000014b6250_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x152f0b8f0;
T_15 ;
    %delay 300, 0;
    %vpi_call 2 580 "$display", "All Passed / All Total: %3d / %3d", v0x6000014b6760_0, v0x6000014b69a0_0 {0 0 0};
    %load/vec4 v0x6000014b6760_0;
    %muli 250, 0, 32;
    %load/vec4 v0x6000014b69a0_0;
    %div;
    %store/vec4 v0x6000014b6520_0, 0, 32;
    %load/vec4 v0x6000014b6520_0;
    %pushi/vec4 100, 0, 32;
    %div/s;
    %load/vec4 v0x6000014b6520_0;
    %pushi/vec4 100, 0, 32;
    %mod/s;
    %vpi_call 2 582 "$display", "Nota: %1d.%02d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ex3.v";
