{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_sim_clk_gen_0_0",
    "cell_name": "sim_clk_gen_0",
    "component_reference": "xilinx.com:ip:sim_clk_gen:1.0",
    "ip_revision": "5",
    "gen_directory": "../../../../../../project_1.gen/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0",
    "parameters": {
      "component_parameters": {
        "INITIAL_RESET_CLOCK_CYCLES": [ { "value": "100", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "CLOCK_CYCLES_BEFORE_SHUTDOWN": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "design_1_sim_clk_gen_0_0", "resolve_type": "user", "usage": "all" } ],
        "CLOCK_TYPE": [ { "value": "Differential", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "RESET_POLARITY": [ { "value": "ACTIVE_LOW", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "FREQ_HZ": [ { "value": "100000000", "resolve_type": "user", "format": "float", "usage": "all" } ]
      },
      "model_parameters": {
        "CLOCK_TYPE": [ { "value": "Differential", "resolve_type": "generated", "usage": "simulation.tlm" } ],
        "CLOCK_PERIOD": [ { "value": "10", "resolve_type": "generated", "format": "float", "usage": "all" } ],
        "INITIAL_RESET_CLOCK_CYCLES": [ { "value": "100", "resolve_type": "generated", "format": "long", "enabled": false, "usage": "all" } ],
        "CLOCK_CYCLES_BEFORE_SHUTDOWN": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "RESET_POLARITY": [ { "value": "0", "resolve_type": "generated", "format": "long", "enabled": false, "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "spartan7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7s50" } ],
        "PACKAGE": [ { "value": "csga324" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "5" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../project_1.gen/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk_n": [ { "direction": "out" } ],
        "clk_p": [ { "direction": "out" } ]
      },
      "interfaces": {
        "diff_clk": {
          "vlnv": "xilinx.com:interface:diff_clock:1.0",
          "abstraction_type": "xilinx.com:interface:diff_clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "CAN_DEBUG": [ { "value": "false", "value_permission": "bd", "resolve_type": "generated", "format": "bool", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "user", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK_N": [ { "physical_name": "clk_n" } ],
            "CLK_P": [ { "physical_name": "clk_p" } ]
          }
        }
      }
    }
  }
}