// Seed: 453633715
module module_0 (
    output tri id_0,
    output uwire id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri1 id_5
    , id_14,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input wire id_10,
    output supply0 id_11,
    output uwire id_12
);
  wire id_15;
  assign id_15 = id_7;
  wire id_16;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output supply1 id_2,
    input wand id_3
);
  assign id_2 = 1;
  assign id_0 = id_3;
  module_0(
      id_2, id_2, id_0, id_2, id_3, id_3, id_1, id_1, id_3, id_3, id_1, id_0, id_2
  );
endmodule
