<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICV_RPR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICV_RPR, Interrupt Controller Virtual Running Priority Register</h1><p>The ICV_RPR characteristics are:</p><h2>Purpose</h2>
          <p>Indicates the Running priority of the virtual CPU interface.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC virtual interface control registers functional group.</li></ul><h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>ICV_RPR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICV_RPR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="8"><a href="#Priority">Priority</a></td></tr></tbody></table><h4 id="0">
                Bits [31:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Priority">Priority, bits [7:0]
                  </h4>
              <p>The current running priority on the virtual CPU interface. This is the group priority of the current active virtual interrupt.</p>
            
              <p>The priority returned is the group priority as if the BPR for the current Exception level and Security state was set to the minimum value of BPR for the number of implemented priority bits.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>If 8 bits of priority are implemented the group priority is bits[7:1] of the priority.</p>
              </div>
            <div class="access_mechanisms"><h2>Accessing the ICV_RPR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c11, 3</td><td>000</td><td>011</td><td>1100</td><td>1111</td><td>1011</td></tr></table><ul></ul></div>
          <p>When <span class="xref">HCR</span>.{FMO, IMO} == {0, 0}, execution of this encoding at Non-secure EL1 results in an access to <a href="AArch32-icc_rpr.html">ICC_RPR</a>.</p>
        <h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="3">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">FMO</th><th class="accessibility_control">IMO</th><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr></table>
            <p>ICV_RPR is only accessible at Non-secure EL1 when <span class="xref">HCR</span>.{FMO, IMO} != {0, 0}.</p>
          
            <div class="note"><span class="note-header">Note</span>
              <p>When <span class="xref">HCR</span>.{FMO, IMO} == {0, 0}, at Non-secure EL1, the instruction encoding used to access ICV_RPR results in an access to <a href="AArch32-icc_rpr.html">ICC_RPR</a>.</p>
            </div>
          
            <p>If there are no active interrupts on the virtual CPU interface, or all active interrupts have undergone a priority drop, the value returned is the Idle priority.</p>
          
            <p>Software cannot determine the number of implemented priority bits from a read of this register.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
            Not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-icc_sre.html">ICC_SRE</a>.SRE==0, read accesses to this register from EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TC==1, read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
