m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/us1/github/MPSoC-RISCV/sim/verilog/regression/run/msim
vmpsoc_ahb3_mpram
Z1 DXx6 sv_std 3 std 0 22 ;edk3;YfCLjCm[Hd=`UGQ2
Z2 !s110 1582852667
!i10b 1
!s100 KF9hZZ1e^m3;QMFZDPFUF2
I@Ba8@kL5:glU<4?n91GMH0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 mpsoc_ahb3_mpram_sv_unit
S1
R0
Z4 w1582852392
8/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv
F/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv
Z5 L0 45
Z6 OV;L;10.6d;65
r1
!s85 0
31
Z7 !s108 1582852667.000000
!s107 /home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/mpsoc_pkg.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/mpsoc_dma_pkg.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/mpsoc_dbg_pkg.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/riscv_mpsoc_pkg.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_tx.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_rx.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_interrupt.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_fifo.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/ahb3/mpsoc_ahb3_uart.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/core/mpsoc_ram_1r1w.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/core/mpsoc_ram_1r1w_generic.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_wb.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_memory.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mmu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_mul.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_div.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dext.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/topology/mpsoc_noc_mesh.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_output.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_lookup.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_lookup_slice.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_input.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_vchannel_mux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_mux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_demux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_buffer.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_arbitrer_rr.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv|/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/verilog/core/mpsoc_apb_gpio.sv|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/verilog/ahb3/mpsoc_ahb3_peripheral_bridge.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_request_table.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_packet_buffer.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_initiator_nocreq.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_arbitrer_rr.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_top.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_target.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_interface.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_req.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_syncreg.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_syncflop.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_status_reg.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_module.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_biu.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_jsp_module_core.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_crc32.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_bytefifo.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_bus_module_core.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_top_ahb3.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_module.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_biu.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_ahb3_module.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_ahb3_biu.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_soc.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_simd.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_misd.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv|
Z8 !s90 -work|work|/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_misd.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_simd.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_soc.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_ahb3_biu.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_ahb3_module.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_biu.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_module.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_top_ahb3.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_bus_module_core.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_bytefifo.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_crc32.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_jsp_module_core.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_biu.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_module.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_status_reg.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_syncflop.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_syncreg.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_req.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_interface.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_target.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_top.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_arbitrer_rr.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_initiator_nocreq.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_packet_buffer.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_request_table.sv|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/verilog/ahb3/mpsoc_ahb3_peripheral_bridge.sv|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/verilog/core/mpsoc_apb_gpio.sv|/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_arbitrer_rr.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_buffer.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_demux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_mux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_vchannel_mux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_input.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_lookup_slice.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_lookup.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_output.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/topology/mpsoc_noc_mesh.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dext.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_div.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_mul.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mmu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_memory.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_wb.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/core/mpsoc_ram_1r1w_generic.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/core/mpsoc_ram_1r1w.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/ahb3/mpsoc_ahb3_uart.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_fifo.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_interrupt.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_rx.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_tx.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv|-sv|+incdir+/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg|
!i113 1
Z9 o-work work -sv
Z10 !s92 -work work -sv +incdir+/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg
Z11 tCvgOpt 0
vmpsoc_ahb3_peripheral_bridge
R1
R2
!i10b 1
!s100 iThP?USjdzWU;oPDl>Sb:2
IE?z_]3Eg]W87Z]jTPDanz2
R3
!s105 mpsoc_ahb3_peripheral_bridge_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/verilog/ahb3/mpsoc_ahb3_peripheral_bridge.sv
F/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/verilog/ahb3/mpsoc_ahb3_peripheral_bridge.sv
R5
R6
r1
!s85 0
31
R7
Z12 !s107 /home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/mpsoc_pkg.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/mpsoc_dma_pkg.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/mpsoc_dbg_pkg.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/riscv_mpsoc_pkg.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_tx.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_rx.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_interrupt.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_fifo.sv|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/ahb3/mpsoc_ahb3_uart.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/core/mpsoc_ram_1r1w.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/core/mpsoc_ram_1r1w_generic.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_wb.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_memory.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mmu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_mul.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_div.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dext.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/topology/mpsoc_noc_mesh.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_output.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_lookup.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_lookup_slice.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_input.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_vchannel_mux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_mux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_demux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_buffer.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_arbitrer_rr.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv|/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/verilog/core/mpsoc_apb_gpio.sv|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/verilog/ahb3/mpsoc_ahb3_peripheral_bridge.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_request_table.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_packet_buffer.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_initiator_nocreq.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_arbitrer_rr.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_top.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_target.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_interface.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_req.sv|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_syncreg.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_syncflop.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_status_reg.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_module.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_biu.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_jsp_module_core.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_crc32.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_bytefifo.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_bus_module_core.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_top_ahb3.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_module.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_biu.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_ahb3_module.sv|/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_ahb3_biu.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_soc.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_simd.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_misd.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv|
R8
!i113 1
R9
R10
R11
vmpsoc_ahb3_spram
R1
R2
!i10b 1
!s100 FPfWb=<][FMNHC_NE>BBQ2
In0[XW9<zPP1;bn>_HIe[P2
R3
!s105 mpsoc_ahb3_spram_sv_unit
S1
R0
Z13 w1582852393
8/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv
F/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_ahb3_uart
R1
R2
!i10b 1
!s100 1_TCE01?jYh>A0=2@=FYO3
ImI__IHcojTo[8S<oHmBHR2
R3
!s105 mpsoc_ahb3_uart_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/ahb3/mpsoc_ahb3_uart.sv
F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/ahb3/mpsoc_ahb3_uart.sv
Z14 L0 43
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_apb_gpio
R1
R2
!i10b 1
!s100 M:1QHb47B0Bb^LSB[ei2X1
IzF`Y[CADlP[RZD`VQQ_ID1
R3
!s105 mpsoc_apb_gpio_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/verilog/core/mpsoc_apb_gpio.sv
F/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/verilog/core/mpsoc_apb_gpio.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_ahb3_biu
R1
R2
!i10b 1
!s100 Rhojf=9S@bG?Wg`N114di3
IUZB?XO`iefCVB[_NYU4NH2
R3
!s105 mpsoc_dbg_ahb3_biu_sv_unit
S1
R0
Z15 w1582852381
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_ahb3_biu.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_ahb3_biu.sv
Z16 L0 46
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_ahb3_module
R1
R2
!i10b 1
!s100 `:DSXe734dTDfPGk@b;ei3
I>>3ZbHFjR_JR>1DkT_52V0
R3
!s105 mpsoc_dbg_ahb3_module_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_ahb3_module.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_ahb3_module.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_bus_module_core
R1
R2
!i10b 1
!s100 @?A4DULH^NSl?RCY<<FDd3
INmZfR?Jl_@94K@>iX^AVm2
R3
!s105 mpsoc_dbg_bus_module_core_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_bus_module_core.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_bus_module_core.sv
Z17 L0 44
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_bytefifo
R1
R2
!i10b 1
!s100 K0^:JTOAY09LP3b_:Ma?42
IV?c]8zPWkl=_AhkcBj]Sk2
R3
!s105 mpsoc_dbg_bytefifo_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_bytefifo.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_bytefifo.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_crc32
R1
R2
!i10b 1
!s100 NGbI@mO2:DoGUCAXWf2md0
IJijZUoiMM>>>a>8C7NTf@2
R3
!s105 mpsoc_dbg_crc32_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_crc32.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_crc32.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_jsp_apb_biu
R1
R2
!i10b 1
!s100 DgVTZB3N[^9MBXb@^Ba5G0
IT4]z[4fKjAVeYS6zdz@z=2
R3
!s105 mpsoc_dbg_jsp_apb_biu_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_biu.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_biu.sv
R16
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_jsp_apb_module
R1
R2
!i10b 1
!s100 zcJaSf0]H[93Le66::U5P3
IAko@A=f;U9ng0;2]T`ZIk2
R3
!s105 mpsoc_dbg_jsp_apb_module_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_module.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_module.sv
R16
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_jsp_module_core
R1
R2
!i10b 1
!s100 0^V05X10Q0]0<^>o_9BLU3
I6ef>]F83^Z5F6J`zdMZJa1
R3
!s105 mpsoc_dbg_jsp_module_core_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_jsp_module_core.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_jsp_module_core.sv
Z18 L0 47
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_or1k_biu
R1
R2
!i10b 1
!s100 N=F:lHGYRIcBGZFPzQIC43
Inn8V3EYf1T522QW;0_6OO0
R3
!s105 mpsoc_dbg_or1k_biu_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_biu.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_biu.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_or1k_module
R1
R2
!i10b 1
!s100 JiWAU<ADeNSYgfBhe[<On1
IMY^=3`cBUVLIVCVo>40Yi1
R3
!s105 mpsoc_dbg_or1k_module_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_module.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_module.sv
R18
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_or1k_status_reg
R1
R2
!i10b 1
!s100 hR<zNMBZRn^OJlnlXBdU13
If]9;lzg[<lfD5iHf2`e5F2
R3
!s105 mpsoc_dbg_or1k_status_reg_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_status_reg.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_or1k_status_reg.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_syncflop
R1
R2
!i10b 1
!s100 CWFamcD9hF403a881T[1R1
I>R2CYThb5a2[_0FcW7;nj1
R3
!s105 mpsoc_dbg_syncflop_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_syncflop.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_syncflop.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_syncreg
R1
R2
!i10b 1
!s100 YYA1G>z4HX;^aEHU@D`EN2
I>S3IUM>U[lLdSEAGDAeb^3
R3
!s105 mpsoc_dbg_syncreg_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_syncreg.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/core/mpsoc_dbg_syncreg.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dbg_top_ahb3
R1
R2
!i10b 1
!s100 IZ`>8D9LBa7DJ4`<cgJa91
I=RKzPzzT=>keXG0ei=fOc1
R3
!s105 mpsoc_dbg_top_ahb3_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_top_ahb3.sv
F/home/us1/github/MPSoC-RISCV/dbg/rtl/verilog/ahb3/mpsoc_dbg_top_ahb3.sv
R16
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dma_ahb3_initiator
R1
R2
!i10b 1
!s100 onY1KdcO5[bh<edAY6<ea1
IU^ekH72F;fOX9TDYWcf002
R3
!s105 mpsoc_dma_ahb3_initiator_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator.sv
F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dma_ahb3_initiator_nocres
R1
R2
!i10b 1
!s100 ;5GM9]1hIjkj?M14[nkSB1
I2JgahEZQ[e?]IH8NHQl6m1
R3
!s105 mpsoc_dma_ahb3_initiator_nocres_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dma_ahb3_initiator_req
R1
R2
!i10b 1
!s100 Nz::dCTFD3eY:@nMig]G@1
IZg[UkK2[o>L6HS5RbiF;=3
R3
!s105 mpsoc_dma_ahb3_initiator_req_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_req.sv
F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_req.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dma_ahb3_interface
R1
R2
!i10b 1
!s100 7L[F`REoWe1692T<YB:^b2
IO]oUCZkUjc0TjWeoXI<SL2
R3
!s105 mpsoc_dma_ahb3_interface_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_interface.sv
F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_interface.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dma_ahb3_target
R1
R2
!i10b 1
!s100 R?6LhB4>;bDMGZ[LB@Z=T2
ICmQ0`^JmL>n>J:X1VlP?F2
R3
!s105 mpsoc_dma_ahb3_target_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_target.sv
F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_target.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dma_ahb3_top
R1
R2
!i10b 1
!s100 URadzlN7WTWfQm;=?68Z_0
I3Pj:ThXORO`1o@;QgJdGW1
R3
!s105 mpsoc_dma_ahb3_top_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_top.sv
F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_top.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dma_arbitrer_rr
R1
R2
!i10b 1
!s100 G`2;c;QU:>;2XbLAa2LZO0
I_]aeJAZYK3]LXRhL`MNSk0
R3
!s105 mpsoc_dma_arbitrer_rr_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_arbitrer_rr.sv
F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_arbitrer_rr.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dma_initiator_nocreq
R1
R2
!i10b 1
!s100 7Ab9nV5NAg<<OcZI]GXd>3
I=WeHi5<KGaQTcM268WND22
R3
!s105 mpsoc_dma_initiator_nocreq_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_initiator_nocreq.sv
F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_initiator_nocreq.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dma_packet_buffer
R1
R2
!i10b 1
!s100 9d^o?]3@W09k^1FM>dHhj3
IeAgVmDoUkgJPmS826F8fd1
R3
!s105 mpsoc_dma_packet_buffer_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_packet_buffer.sv
F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_packet_buffer.sv
R16
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_dma_request_table
R1
R2
!i10b 1
!s100 :M8RFL?KWH0]S_KVECd_B2
IdeSo48ZAI:KfKAknGhmB>1
R3
!s105 mpsoc_dma_request_table_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_request_table.sv
F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/verilog/core/mpsoc_dma_request_table.sv
R16
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_msi_ahb3_interface
R1
R2
!i10b 1
!s100 h3ckOOVb?X2CAfm602T]:1
I3j>J]<o7Fki:4aeD2m_dK3
R3
!s105 mpsoc_msi_ahb3_interface_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv
F/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_msi_ahb3_master_port
R1
R2
!i10b 1
!s100 z4;1Ea535ac9L5QWV2Sk`1
Ih6BVUF?AQiYXP9>PcGF?F0
R3
!s105 mpsoc_msi_ahb3_master_port_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv
F/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_msi_ahb3_slave_port
R1
R2
!i10b 1
!s100 ogg?COzclVOzDce_Bem7Z3
ITlZo4zBLWaCWD[J_G<5Df3
R3
!s105 mpsoc_msi_ahb3_slave_port_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv
F/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_arbitrer_rr
R1
R2
!i10b 1
!s100 S1h^<YaDdgaCA:eb4HSzf0
I@891c4_HT1SlZG:T6Y0Mm3
R3
!s105 mpsoc_noc_arbitrer_rr_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_arbitrer_rr.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_arbitrer_rr.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_buffer
R1
R2
!i10b 1
!s100 :6U5zjf;zi?SLYFYFR]OY2
I:G@VW3?GU7KlzJJaDbC<E2
R3
!s105 mpsoc_noc_buffer_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_buffer.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_buffer.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_demux
R1
R2
!i10b 1
!s100 JMLDV7Wo_R4eA>ajDeYB71
Io7bQ74:fScazOPFMGG9:_3
R3
!s105 mpsoc_noc_demux_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_demux.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_demux.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_mesh
R1
R2
!i10b 1
!s100 KJglK@m^M:>26gkGU;NzA1
IcFa>Cd]WaYVRTIX^Qiok22
R3
!s105 mpsoc_noc_mesh_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/topology/mpsoc_noc_mesh.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/topology/mpsoc_noc_mesh.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_mux
R1
R2
!i10b 1
!s100 :?eW2k?3T8GjiSm<G8R>]1
I>z@`el5m3oe^7`>ROM6131
R3
!s105 mpsoc_noc_mux_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_mux.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_mux.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_router
R1
R2
!i10b 1
!s100 ;LddzfLH?KQf]A?2gY6C12
I0m;0QP8=^b2L??BW9lRAH3
R3
!s105 mpsoc_noc_router_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_router_input
R1
R2
!i10b 1
!s100 iYQQi0PI9>fA4MVjW?Chk3
IATBJPVQ4h:DJ?;I<EcJmB3
R3
!s105 mpsoc_noc_router_input_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_input.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_input.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_router_lookup
R1
R2
!i10b 1
!s100 lj@G:`0F4DhTG3jd0B]Wh0
I:L_A82SelQfHOogk5Mb]f2
R3
!s105 mpsoc_noc_router_lookup_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_lookup.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_lookup.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_router_lookup_slice
R1
R2
!i10b 1
!s100 EI`e:Ejmi_XC_F;]W5Xmi2
I:8_kgDHMZzel0eZnK:c@22
R3
!s105 mpsoc_noc_router_lookup_slice_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_lookup_slice.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_lookup_slice.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_router_output
R1
R2
!i10b 1
!s100 ojc;QZfTnkdcLS9]jD_XF1
I[7EJ9;]]V?_o[fF:9HeM:0
R3
!s105 mpsoc_noc_router_output_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_output.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_output.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_noc_vchannel_mux
R1
R2
!i10b 1
!s100 bW2J9M;nKfEhJd]gTNaj32
I>oKXTK2OG5o=dm0:1hV^f2
R3
!s105 mpsoc_noc_vchannel_mux_sv_unit
S1
R0
R15
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_vchannel_mux.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_vchannel_mux.sv
R17
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_ram_1r1w
R1
R2
!i10b 1
!s100 _]A3kJ_S46iY[h?9WmF6^2
INLb6jDo2JB>>W4?`]_C0l1
R3
!s105 mpsoc_ram_1r1w_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/core/mpsoc_ram_1r1w.sv
F/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/core/mpsoc_ram_1r1w.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_ram_1r1w_generic
R1
R2
!i10b 1
!s100 4hZ9QbA:gO];5]E8RF2PD3
ImR]VOI7bILm[]M324XHQ<1
R3
!s105 mpsoc_ram_1r1w_generic_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/core/mpsoc_ram_1r1w_generic.sv
F/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/core/mpsoc_ram_1r1w_generic.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_uart_fifo
R1
R2
!i10b 1
!s100 XJN:@4Ad`PNOhX0fG5HEK2
I]PbX00Hb4U>;D7cX85ISN2
R3
!s105 mpsoc_uart_fifo_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_fifo.sv
F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_fifo.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_uart_interrupt
R1
R2
!i10b 1
!s100 ]zQlI@3]o[[8E]jIl;7Xm0
IHkcz7C_mh0cN`z6X1XJKV3
R3
!s105 mpsoc_uart_interrupt_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_interrupt.sv
F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_interrupt.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_uart_rx
R1
R2
!i10b 1
!s100 F1?f][WR@dabWLJfDT`MB2
I4D9P681JIPT_?idSB92SV3
R3
!s105 mpsoc_uart_rx_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_rx.sv
F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_rx.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vmpsoc_uart_tx
R1
R2
!i10b 1
!s100 QUd^Iz:z05j5dTeKk0Cg83
IhQgk[6;<>i^X>_j^0X_nO3
R3
!s105 mpsoc_uart_tx_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_tx.sv
F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/verilog/core/mpsoc_uart_tx.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_alu
R1
R2
!i10b 1
!s100 Y=VYd9U57FfJ1LVFYH6@j0
IdOnb2iInnTAIRE4@5g2N^0
R3
!s105 riscv_alu_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_biu
R1
R2
!i10b 1
!s100 _i;Z5gmDo4j3YN>m65P992
I[X5Xh;f6?XXoC:9J^5:3_1
R3
!s105 riscv_biu_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_bp
R1
R2
!i10b 1
!s100 IiDzFLA14C@K9bHKXCK9;0
IPfj44m4];ZoEgk3T=@V_Y2
R3
!s105 riscv_bp_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_bu
R1
R2
!i10b 1
!s100 BP7[DZBCe?ZRIIzHogBGW3
I19C?bgioL3lb3z[;kMCT20
R3
!s105 riscv_bu_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_core
R1
R2
!i10b 1
!s100 T@=O[EEF>0I@K>288RW7G0
IPHU1EPYZ<1FM0R_XVSfDM0
R3
!s105 riscv_core_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_dbg_bfm
R1
R2
!i10b 1
!s100 clcnMYUKLE]6]4i3=jah50
IFd;k?HQmWRZ?i1gOi6zI01
R3
!s105 riscv_dbg_bfm_sv_unit
S1
R0
Z19 w1582852377
8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv
F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_dcache_core
R1
R2
!i10b 1
!s100 emBHG:RLmbX^=OKXUE4Xh0
I_c:[QE3@jUB]YXbI`6Ch92
R3
!s105 riscv_dcache_core_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_dext
R1
R2
!i10b 1
!s100 e_INlLbl@6?jla<cB>E>_2
IB>ZBa8@NEclSzSXY>:bfB1
R3
!s105 riscv_dext_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dext.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dext.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_div
R1
R2
!i10b 1
!s100 9beWUSYoDdfk?LI2=nUdA0
I4;HYGLIIdF]lbUc_2IFPH1
R3
!s105 riscv_div_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_div.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_div.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_dmem_ctrl
R1
R2
!i10b 1
!s100 @[n4;N5]B=30L_oiMN5F01
IGmDP_YU1iiYX1QJZH3zg`0
R3
!s105 riscv_dmem_ctrl_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_du
R1
R2
!i10b 1
!s100 76bloH2THIzoCcSSI]1Kh2
I;1gPQN]La5nbSCPC]cCje0
R3
!s105 riscv_du_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_execution
R1
R2
!i10b 1
!s100 J3O;jlVZdRzoJRNIgT;UI0
I7N3HgacYlNdP<z3FZ<SZY3
R3
!s105 riscv_execution_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_htif
R1
R2
!i10b 1
!s100 YPQT9Fi>`omMDlh_j30YW0
IEo@Gz88=FIXYh3==fSMzY0
R3
Z20 !s105 riscv_testbench_sv_unit
S1
R0
R19
Z21 8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv
Z22 F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv
L0 1372
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_icache_core
R1
R2
!i10b 1
!s100 hBMYbzNh;cQ2[8`EB:c;_2
Ii`J@e1M6[V>fnLMbA09Ak1
R3
!s105 riscv_icache_core_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_id
R1
R2
!i10b 1
!s100 ^IJQk2Q:3:99?i3VZ`d<F3
IG9RUYXKl?0<AUl3AXKX?61
R3
!s105 riscv_id_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_if
R1
R2
!i10b 1
!s100 ^Al>oR?=:LIBVHb6ziFAh0
IVF1:cDh:3@aXnP`HDofOS1
R3
!s105 riscv_if_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_imem_ctrl
R1
R2
!i10b 1
!s100 F7okg7QGjVIERPK?W12Ic1
ITd:RcN2OJ:e@QmRCO1>?71
R3
!s105 riscv_imem_ctrl_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_lsu
R1
R2
!i10b 1
!s100 mMOmigFgSIcDeNzGQhP<K3
IHcRA=A4eDhF;WYCXSTKnU3
R3
!s105 riscv_lsu_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_membuf
R1
R2
!i10b 1
!s100 LhkLbHG]PTEO:2IB7Fh5_3
IDBG6`Znk;Mhl0NOgcM<6]2
R3
!s105 riscv_membuf_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_memmisaligned
R1
R2
!i10b 1
!s100 TFCP9>D5GHVf4NnM7U;D:2
IOmQSZ?S2^`IeHM:EZAY]n2
R3
!s105 riscv_memmisaligned_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_memory
R1
R2
!i10b 1
!s100 MfPBYz7l2YBTOjoPd<_jB0
IkYdH]H7dLQ1K3DR7Oh[2=2
R3
!s105 riscv_memory_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_memory.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_memory.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_memory_model
R1
R2
!i10b 1
!s100 <>cW3bUf:zlPkPzF`f9^Z1
I_@I2E]z=LFgf`iN7LZPfm1
R3
!s105 riscv_memory_model_sv_unit
S1
R0
R19
8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv
F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_misd
R1
R2
!i10b 1
!s100 ^H3XGI4]06zUR4S371obD0
IaCenUBO^T6?4DcBLEV:M40
R3
!s105 riscv_misd_sv_unit
S1
R0
R19
8/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_misd.sv
F/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_misd.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_mmio_if
R1
R2
!i10b 1
!s100 ZBn:McV1Q0j9I@8eDZ3^k2
I24;A3lE5l41ao[zhZEmjj2
R3
R20
S1
R0
R19
R21
R22
L0 1252
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_mmu
R1
R2
!i10b 1
!s100 H]NmDLF2gHNS1Mg^zY;2M1
I<8_Th<UZKCc:SzC7UF29F3
R3
!s105 riscv_mmu_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mmu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mmu.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_mpsoc
R1
R2
!i10b 1
!s100 a3_Ehj8M2mh<UnROK[[H=2
IkZG6X0X?V[ic[?3F5C:V[1
R3
!s105 riscv_mpsoc_sv_unit
S1
R0
R19
8/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv
F/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_mul
R1
R2
!i10b 1
!s100 kjNQLCBcW6g1nY0QF5;2C2
IP19MkjaBOPfN5B?>iIBMi2
R3
!s105 riscv_mul_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_mul.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_mul.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_mux
R1
R2
!i10b 1
!s100 NLX:_=I^>:>B^;T;@z3UD0
IjT^;Kz95TiS@DO0hbdOHC1
R3
!s105 riscv_mux_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_pmachk
R1
R2
!i10b 1
!s100 Ae^8CjM1VcEZDZSaThe5V3
IN0hDV@0cX`]ScXoEmkCAL1
R3
!s105 riscv_pmachk_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_pmpchk
R1
R2
!i10b 1
!s100 OjXe;J>k7kN1`Radk^AJE2
IdCne^X4Z>LIB?^;EgPEC^1
R3
!s105 riscv_pmpchk_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_pu
R1
R2
!i10b 1
!s100 l0G6`kPhEVk]h85c:BQ920
I7i>0^=b0zGgiB6MF:`e>10
R3
!s105 riscv_pu_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_ram_1r1w
R1
R2
!i10b 1
!s100 Si2B<O9iOU@DMc_ebmZjo0
I??Gl>`4^9C:dg5m6F1<bM1
R3
!s105 riscv_ram_1r1w_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_ram_1r1w_generic
R1
R2
!i10b 1
!s100 0;@XMh3fU9VEA13Bh=Dlk2
I:X=dhhP9>dGeUb=bVhSAh2
R3
!s105 riscv_ram_1r1w_generic_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_ram_1rw
R1
R2
!i10b 1
!s100 Mnf2efHh22nefLF5cNLY@2
I1>k4^`0kk6;lG_dZ@Q@WB3
R3
!s105 riscv_ram_1rw_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_ram_1rw_generic
R1
R2
!i10b 1
!s100 l_A4ReAeM:TH^>N^EB9TJ3
I1LgMmVBOB2`X2_`MakKk`1
R3
!s105 riscv_ram_1rw_generic_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_ram_queue
R1
R2
!i10b 1
!s100 P4`aTR098Th@X8_WbPlL41
IPY<05G:ST?Vd3eae4P0KF0
R3
!s105 riscv_ram_queue_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv
R14
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_rf
R1
R2
!i10b 1
!s100 Q<3=fjROQfFXb5gzW=>`c0
I;LC;8Hdnm_RLhofm@KKQ33
R3
!s105 riscv_rf_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_simd
R1
R2
!i10b 1
!s100 AoQ29XfEKHz1D241Maj:a0
IH[A7>zZn>gU<gEd^JOW:^3
R3
!s105 riscv_simd_sv_unit
S1
R0
R19
8/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_simd.sv
F/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_simd.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_soc
R1
R2
!i10b 1
!s100 3:X2FJXAVMzkPQQ>aCk600
Imz9=R3B3]IOKDQ]ke4Icz0
R3
!s105 riscv_soc_sv_unit
S1
R0
R19
8/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_soc.sv
F/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_soc.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_state
R1
R2
!i10b 1
!s100 4XF12j];]AWL99Z5ST7kf3
I^gi?;RM0Kb^=JAKfJ:2kn0
R3
!s105 riscv_state_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_testbench
R1
R2
!i10b 1
!s100 ez6dbLR=[41mK?FYDXV>c0
IzO6HeFkW=hS^o35Fc@QN62
R3
R20
S1
R0
R19
R21
R22
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
vriscv_wb
R1
R2
!i10b 1
!s100 5aDJZdS1C;9a?UE;h`mP72
IhSkafOdA>IKkz6?@Ff^Fi3
R3
!s105 riscv_wb_sv_unit
S1
R0
R13
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_wb.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_wb.sv
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 1
R9
R10
R11
