Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 23 12:53:20 2021
| Host         : DESKTOP-ROGFEQL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    45          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.563        0.000                      0                   92        0.156        0.000                      0                   92        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.563        0.000                      0                   10        0.227        0.000                      0                   10        3.000        0.000                       0                    12  
  clk_out1_clk_wiz_0        8.748        0.000                      0                   82        0.156        0.000                      0                   82       11.969        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.580ns (23.860%)  route 1.851ns (76.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_reg[1]/Q
                         net (fo=6, routed)           1.851     7.618    count_reg_n_0_[1]
    SLICE_X0Y105         LUT2 (Prop_lut2_I1_O)        0.124     7.742 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.742    plusOp__1[1]
    SLICE_X0Y105         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.029    15.305    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.606ns (24.665%)  route 1.851ns (75.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_reg[1]/Q
                         net (fo=6, routed)           1.851     7.618    count_reg_n_0_[1]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.150     7.768 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.768    plusOp__1[2]
    SLICE_X0Y105         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.075    15.351    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.704ns (29.514%)  route 1.681ns (70.486%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_reg[0]/Q
                         net (fo=7, routed)           0.857     6.624    count_reg_n_0_[0]
    SLICE_X0Y105         LUT6 (Prop_lut6_I3_O)        0.124     6.748 r  count[9]_i_2/O
                         net (fo=4, routed)           0.824     7.573    count[9]_i_2_n_0
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.124     7.697 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.697    plusOp__1[6]
    SLICE_X0Y104         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.029    15.280    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.704ns (29.603%)  route 1.674ns (70.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_reg[0]/Q
                         net (fo=7, routed)           0.857     6.624    count_reg_n_0_[0]
    SLICE_X0Y105         LUT6 (Prop_lut6_I3_O)        0.124     6.748 r  count[9]_i_2/O
                         net (fo=4, routed)           0.817     7.565    count[9]_i_2_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.124     7.689 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.689    plusOp__1[8]
    SLICE_X0Y104         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.031    15.282    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.732ns (30.332%)  route 1.681ns (69.668%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_reg[0]/Q
                         net (fo=7, routed)           0.857     6.624    count_reg_n_0_[0]
    SLICE_X0Y105         LUT6 (Prop_lut6_I3_O)        0.124     6.748 r  count[9]_i_2/O
                         net (fo=4, routed)           0.824     7.573    count[9]_i_2_n_0
    SLICE_X0Y104         LUT3 (Prop_lut3_I0_O)        0.152     7.725 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.725    plusOp__1[7]
    SLICE_X0Y104         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.075    15.326    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.732ns (30.423%)  route 1.674ns (69.577%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_reg[0]/Q
                         net (fo=7, routed)           0.857     6.624    count_reg_n_0_[0]
    SLICE_X0Y105         LUT6 (Prop_lut6_I3_O)        0.124     6.748 r  count[9]_i_2/O
                         net (fo=4, routed)           0.817     7.565    count[9]_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I1_O)        0.152     7.717 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.717    plusOp__1[9]
    SLICE_X0Y104         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.075    15.326    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             8.176ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.580ns (31.883%)  route 1.239ns (68.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_reg[1]/Q
                         net (fo=6, routed)           1.239     7.006    count_reg_n_0_[1]
    SLICE_X0Y105         LUT4 (Prop_lut4_I0_O)        0.124     7.130 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.130    plusOp__1[3]
    SLICE_X0Y105         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.031    15.307    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  8.176    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.608ns (32.916%)  route 1.239ns (67.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_reg[1]/Q
                         net (fo=6, routed)           1.239     7.006    count_reg_n_0_[1]
    SLICE_X0Y105         LUT5 (Prop_lut5_I2_O)        0.152     7.158 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.158    plusOp__1[4]
    SLICE_X0Y105         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.075    15.351    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.580ns (40.397%)  route 0.856ns (59.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  count_reg[0]/Q
                         net (fo=7, routed)           0.856     6.623    count_reg_n_0_[0]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     6.747 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.747    plusOp__1[5]
    SLICE_X0Y105         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.031    15.282    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.580ns (52.071%)  route 0.534ns (47.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  count_reg[0]/Q
                         net (fo=7, routed)           0.534     6.301    count_reg_n_0_[0]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     6.425 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.425    plusOp__1[0]
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589    15.011    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.029    15.305    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  8.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.318%)  route 0.133ns (41.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  count_reg[5]/Q
                         net (fo=2, routed)           0.133     1.791    count_reg_n_0_[5]
    SLICE_X0Y105         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    plusOp__1[5]
    SLICE_X0Y105         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.092     1.609    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.113%)  route 0.196ns (50.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  count_reg[0]/Q
                         net (fo=7, routed)           0.196     1.854    count_reg_n_0_[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I0_O)        0.048     1.902 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    plusOp__1[2]
    SLICE_X0Y105         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.107     1.640    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.713%)  route 0.196ns (51.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  count_reg[0]/Q
                         net (fo=7, routed)           0.196     1.854    count_reg_n_0_[0]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.045     1.899 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    plusOp__1[1]
    SLICE_X0Y105         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.091     1.624    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.832%)  route 0.220ns (54.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  count_reg[0]/Q
                         net (fo=7, routed)           0.220     1.878    count_reg_n_0_[0]
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.045     1.923 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.923    plusOp__1[4]
    SLICE_X0Y105         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.107     1.640    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  count_reg[0]/Q
                         net (fo=7, routed)           0.197     1.855    count_reg_n_0_[0]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.045     1.900 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    plusOp__1[0]
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.091     1.608    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.818    count_reg_n_0_[7]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.103     1.921 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.921    plusOp__1[9]
    SLICE_X0Y104         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.107     1.624    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.832%)  route 0.220ns (54.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  count_reg[0]/Q
                         net (fo=7, routed)           0.220     1.878    count_reg_n_0_[0]
    SLICE_X0Y105         LUT4 (Prop_lut4_I1_O)        0.045     1.923 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.923    plusOp__1[3]
    SLICE_X0Y105         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.092     1.625    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.818    count_reg_n_0_[7]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.099     1.917 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.917    plusOp__1[8]
    SLICE_X0Y104         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.092     1.609    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.453%)  route 0.294ns (56.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  count_reg[7]/Q
                         net (fo=3, routed)           0.294     1.940    count_reg_n_0_[7]
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.098     2.038 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.038    plusOp__1[7]
    SLICE_X0Y104         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.107     1.624    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.231ns (35.087%)  route 0.427ns (64.913%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    clk_in_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  count_reg[5]/Q
                         net (fo=2, routed)           0.134     1.793    count_reg_n_0_[5]
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  count[9]_i_2/O
                         net (fo=4, routed)           0.293     2.131    count[9]_i_2_n_0
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.045     2.176 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.176    plusOp__1[6]
    SLICE_X0Y104         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    clk_in_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.091     1.624    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.551    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y106     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y105     count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y105     count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y105     count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y105     count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y105     count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y104     count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y104     count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y106     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y106     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y106     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y106     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y105     count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.748ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.939ns  (logic 9.245ns (58.002%)  route 6.694ns (41.998%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 29.860 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X6Y100         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/pixel_col_reg[3]/Q
                         net (fo=8, routed)           1.324     7.157    add_bb/leqOp_inferred__5/i__carry__0_2[2]
    SLICE_X7Y96          LUT4 (Prop_lut4_I1_O)        0.124     7.281 r  add_bb/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     7.281    add_bb/i__carry_i_7__2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.831 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.831    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.988 f  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.599     9.587    vga_driver/multOp_0[0]
    SLICE_X8Y95          LUT2 (Prop_lut2_I1_O)        0.355     9.942 r  vga_driver/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     9.942    add_bb/multOp_0[0]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.413 r  add_bb/_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.413    add_bb/_inferred__10/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.530 r  add_bb/_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.530    add_bb/_inferred__10/i__carry__0_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.853 r  add_bb/_inferred__10/i__carry__1/O[1]
                         net (fo=2, routed)           0.536    11.389    add_bb/_inferred__10/i__carry__1_n_6
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.607 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.609    add_bb/multOp_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.127 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.001    18.127    add_bb/plusOp_n_99
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    18.251 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    18.251    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.783 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.783    add_bb/ltOp_carry_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.900    19.798    add_bb/ltOp
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.124    19.922 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           1.333    21.254    vga_driver/green_out_reg[3]_0
    SLICE_X14Y122        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.497    29.860    vga_driver/CLK
    SLICE_X14Y122        FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.257    30.118    
                         clock uncertainty           -0.084    30.034    
    SLICE_X14Y122        FDRE (Setup_fdre_C_D)       -0.031    30.003    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.003    
                         arrival time                         -21.254    
  -------------------------------------------------------------------
                         slack                                  8.748    

Slack (MET) :             8.924ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.750ns  (logic 9.245ns (58.699%)  route 6.505ns (41.301%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 29.860 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X6Y100         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/pixel_col_reg[3]/Q
                         net (fo=8, routed)           1.324     7.157    add_bb/leqOp_inferred__5/i__carry__0_2[2]
    SLICE_X7Y96          LUT4 (Prop_lut4_I1_O)        0.124     7.281 r  add_bb/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     7.281    add_bb/i__carry_i_7__2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.831 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.831    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.988 f  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.599     9.587    vga_driver/multOp_0[0]
    SLICE_X8Y95          LUT2 (Prop_lut2_I1_O)        0.355     9.942 r  vga_driver/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     9.942    add_bb/multOp_0[0]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.413 r  add_bb/_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.413    add_bb/_inferred__10/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.530 r  add_bb/_inferred__10/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.530    add_bb/_inferred__10/i__carry__0_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.853 r  add_bb/_inferred__10/i__carry__1/O[1]
                         net (fo=2, routed)           0.536    11.389    add_bb/_inferred__10/i__carry__1_n_6
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.607 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.609    add_bb/multOp_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.127 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.001    18.127    add_bb/plusOp_n_99
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    18.251 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    18.251    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.783 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.783    add_bb/ltOp_carry_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.900    19.798    add_bb/ltOp
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.124    19.922 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           1.144    21.065    vga_driver/green_out_reg[3]_0
    SLICE_X14Y122        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.497    29.860    vga_driver/CLK
    SLICE_X14Y122        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    30.118    
                         clock uncertainty           -0.084    30.034    
    SLICE_X14Y122        FDRE (Setup_fdre_C_D)       -0.045    29.989    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.989    
                         arrival time                         -21.065    
  -------------------------------------------------------------------
                         slack                                  8.924    

Slack (MET) :             19.727ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.964ns (21.058%)  route 3.614ns (78.942%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 29.953 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.477     7.211    vga_driver/h_cnt_reg[8]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.297     7.508 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.466     7.974    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.844     8.942    vga_driver/eqOp
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.827     9.893    vga_driver/v_cnt0
    SLICE_X6Y103         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.590    29.953    vga_driver/CLK
    SLICE_X6Y103         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.274    30.228    
                         clock uncertainty           -0.084    30.144    
    SLICE_X6Y103         FDRE (Setup_fdre_C_R)       -0.524    29.620    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.620    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 19.727    

Slack (MET) :             19.727ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.964ns (21.058%)  route 3.614ns (78.942%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 29.953 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.477     7.211    vga_driver/h_cnt_reg[8]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.297     7.508 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.466     7.974    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.844     8.942    vga_driver/eqOp
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.827     9.893    vga_driver/v_cnt0
    SLICE_X6Y103         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.590    29.953    vga_driver/CLK
    SLICE_X6Y103         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.274    30.228    
                         clock uncertainty           -0.084    30.144    
    SLICE_X6Y103         FDRE (Setup_fdre_C_R)       -0.524    29.620    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.620    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 19.727    

Slack (MET) :             19.727ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.964ns (21.058%)  route 3.614ns (78.942%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 29.953 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.477     7.211    vga_driver/h_cnt_reg[8]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.297     7.508 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.466     7.974    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.844     8.942    vga_driver/eqOp
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.827     9.893    vga_driver/v_cnt0
    SLICE_X6Y103         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.590    29.953    vga_driver/CLK
    SLICE_X6Y103         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.274    30.228    
                         clock uncertainty           -0.084    30.144    
    SLICE_X6Y103         FDRE (Setup_fdre_C_R)       -0.524    29.620    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.620    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 19.727    

Slack (MET) :             20.002ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.964ns (22.398%)  route 3.340ns (77.602%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 29.954 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.477     7.211    vga_driver/h_cnt_reg[8]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.297     7.508 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.466     7.974    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.844     8.942    vga_driver/eqOp
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.553     9.619    vga_driver/v_cnt0
    SLICE_X6Y102         FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.591    29.954    vga_driver/CLK
    SLICE_X6Y102         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.274    30.229    
                         clock uncertainty           -0.084    30.145    
    SLICE_X6Y102         FDRE (Setup_fdre_C_R)       -0.524    29.621    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.621    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 20.002    

Slack (MET) :             20.002ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.964ns (22.398%)  route 3.340ns (77.602%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 29.954 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.477     7.211    vga_driver/h_cnt_reg[8]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.297     7.508 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.466     7.974    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.844     8.942    vga_driver/eqOp
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.553     9.619    vga_driver/v_cnt0
    SLICE_X6Y102         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.591    29.954    vga_driver/CLK
    SLICE_X6Y102         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.274    30.229    
                         clock uncertainty           -0.084    30.145    
    SLICE_X6Y102         FDRE (Setup_fdre_C_R)       -0.524    29.621    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.621    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 20.002    

Slack (MET) :             20.097ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.964ns (22.398%)  route 3.340ns (77.602%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 29.954 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.477     7.211    vga_driver/h_cnt_reg[8]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.297     7.508 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.466     7.974    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.844     8.942    vga_driver/eqOp
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.553     9.619    vga_driver/v_cnt0
    SLICE_X7Y102         FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.591    29.954    vga_driver/CLK
    SLICE_X7Y102         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.274    30.229    
                         clock uncertainty           -0.084    30.145    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.429    29.716    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.716    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 20.097    

Slack (MET) :             20.097ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.964ns (22.398%)  route 3.340ns (77.602%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 29.954 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.477     7.211    vga_driver/h_cnt_reg[8]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.297     7.508 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.466     7.974    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.844     8.942    vga_driver/eqOp
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.553     9.619    vga_driver/v_cnt0
    SLICE_X7Y102         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.591    29.954    vga_driver/CLK
    SLICE_X7Y102         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.274    30.229    
                         clock uncertainty           -0.084    30.145    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.429    29.716    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.716    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 20.097    

Slack (MET) :             20.097ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.964ns (22.398%)  route 3.340ns (77.602%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 29.954 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           1.477     7.211    vga_driver/h_cnt_reg[8]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.297     7.508 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.466     7.974    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.844     8.942    vga_driver/eqOp
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.553     9.619    vga_driver/v_cnt0
    SLICE_X7Y102         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.591    29.954    vga_driver/CLK
    SLICE_X7Y102         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.274    30.229    
                         clock uncertainty           -0.084    30.145    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.429    29.716    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.716    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 20.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.908%)  route 0.111ns (37.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X7Y101         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.111     1.774    vga_driver/v_cnt_reg[0]
    SLICE_X6Y101         LUT4 (Prop_lut4_I3_O)        0.048     1.822 r  vga_driver/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    vga_driver/v_cnt[3]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  vga_driver/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X6Y101         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.131     1.665    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X7Y101         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.111     1.774    vga_driver/v_cnt_reg[0]
    SLICE_X6Y101         LUT3 (Prop_lut3_I2_O)        0.045     1.819 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga_driver/plusOp__0[2]
    SLICE_X6Y101         FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X6Y101         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.120     1.654    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.802%)  route 0.088ns (32.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=9, routed)           0.088     1.751    vga_driver/h_cnt_reg[7]
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.796    vga_driver/plusOp[10]
    SLICE_X5Y100         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.092     1.626    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.612%)  route 0.132ns (48.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.132     1.795    vga_driver/h_cnt_reg[10]
    SLICE_X7Y100         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X7Y100         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.075     1.612    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.110     1.772    vga_driver/h_cnt_reg[4]
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_driver/plusOp[5]
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     1.626    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.602     1.523    vga_driver/CLK
    SLICE_X6Y99          FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.122     1.810    vga_driver/h_cnt_reg[2]
    SLICE_X6Y98          FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.873     2.040    vga_driver/CLK
    SLICE_X6Y98          FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.059     1.598    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.872%)  route 0.143ns (43.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          0.143     1.806    vga_driver/h_cnt_reg[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I2_O)        0.048     1.854 r  vga_driver/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga_driver/plusOp[4]
    SLICE_X5Y100         FDRE                                         r  vga_driver/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.639    vga_driver/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.287%)  route 0.104ns (29.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.599     1.520    vga_driver/CLK
    SLICE_X6Y103         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.148     1.668 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=8, routed)           0.104     1.772    vga_driver/v_cnt_reg[8]
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.098     1.870 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.870    vga_driver/plusOp__0[9]
    SLICE_X6Y103         FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.869     2.037    vga_driver/CLK
    SLICE_X6Y103         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.121     1.641    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.505%)  route 0.162ns (53.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X4Y100         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          0.162     1.825    vga_driver/h_cnt_reg[1]
    SLICE_X6Y100         FDRE                                         r  vga_driver/pixel_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X6Y100         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.052     1.589    vga_driver/pixel_col_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.084%)  route 0.185ns (49.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X7Y102         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.185     1.848    vga_driver/v_cnt_reg[5]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.045     1.893 r  vga_driver/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.893    vga_driver/plusOp__0[6]
    SLICE_X6Y102         FDRE                                         r  vga_driver/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X6Y102         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     1.655    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y0    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X14Y122    vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X14Y122    vga_driver/green_out_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y100     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X5Y100     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y100     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X6Y99      vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y100     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X5Y100     vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y122    vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y122    vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y122    vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y122    vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y100     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y100     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y100     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y100     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y100     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y100     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y122    vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y122    vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y122    vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y122    vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y100     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y100     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y100     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y100     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y100     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X4Y100     vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



