<div align="center"><div class="table-wrap"><table class="confluenceTable"><thead><tr><td class="confluenceTd"><p align="center">Parameter</p></td><td class="confluenceTd"><p align="center">Config 1</p></td><td class="confluenceTd"><p align="center">Config 2</p></td><td colspan="1" class="confluenceTd">Config 3</td><td colspan="1" class="confluenceTd">Config 4</td><td class="confluenceTd"><p align="center">Description</p></td></tr></thead><tbody><tr><td class="confluenceTd"><p>nSets</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>X</p></td><td colspan="1" class="confluenceTd">X</td><td colspan="1" class="confluenceTd">X</td><td class="confluenceTd"><p>Number of sets in the cache.</p></td></tr><tr><td class="confluenceTd"><p>wCacheLineOffset</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">6</td><td class="confluenceTd"><p>Width of the system cacheline offset. This parameter defines the width of the Concerto system cacheline offset.  The size of the system cacheline in bytes is equal to 2^wCachelineOffset.</p></td></tr><tr><td class="confluenceTd"><p>wSecurity</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td class="confluenceTd"><p>This parameter decides width of security bus associated with the address. If this parameter is 0 then security bus is not present.</p></td></tr><tr><td class="confluenceTd"><p>wCacheState</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">2</td><td class="confluenceTd"><p>This parameter defines width of cache state based on cache model</p></td></tr><tr><td class="confluenceTd"><p>nTableEntries</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>8</p></td><td colspan="1" class="confluenceTd">13</td><td colspan="1" class="confluenceTd">17</td><td class="confluenceTd"><p>This parameter defines number of transaction table entries in the control logic. CCP uses it generate width of the fill ID on the fill interface.</p></td></tr><tr><td class="confluenceTd"><p>nWays</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>2</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">3</td><td class="confluenceTd"><p>Number of ways in the cache</p></td></tr><tr><td class="confluenceTd"><p>wData</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>128</p></td><td colspan="1" class="confluenceTd">256</td><td colspan="1" class="confluenceTd">128</td><td class="confluenceTd"><p>Width of data interface to the cache in Bits</p></td></tr><tr><td class="confluenceTd"><p>nDataBeatsPerBank</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p>Number of beats of data stored in data array bank. Please not that all data bank operations are done on a beat wide basis. Entire cacheline resides in the same bank. Above parameter decides each operation in data array is done on how many beats together.e.g. If nDataBeat = 2, DataBank accesses are performed for 2 beats together. So, we could have wider memories.</p></td></tr><tr><td class="confluenceTd"><p>nTagBanks</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">2</td><td class="confluenceTd"><p>Number of Tag Banks</p></td></tr><tr><td class="confluenceTd"><p>nDataBanks</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">4</td><td class="confluenceTd"><p>Number of data banks</p></td></tr><tr><td class="confluenceTd"><p>TagErrInfo</p></td><td class="confluenceTd"><p>ECC</p></td><td class="confluenceTd"><p>ECC</p></td><td colspan="1" class="confluenceTd">ECC</td><td colspan="1" class="confluenceTd">ECC</td><td class="confluenceTd"><p>NONE, PARITY and ECC Variants</p></td></tr><tr><td class="confluenceTd"><p>DataErrInfo</p></td><td class="confluenceTd"><p>ECC64</p></td><td class="confluenceTd"><p>ECC128</p></td><td colspan="1" class="confluenceTd">ECC64</td><td colspan="1" class="confluenceTd">ECC64</td><td class="confluenceTd"><p>NONE, PARITY and ECC Variants</p></td></tr><tr><td class="confluenceTd"><p>nClkDiv</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p>This indicates clock frequency at which data arrays are to be run at.</p></td></tr><tr><td class="confluenceTd"><p>SetSelctInfo[]</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"><p><span>Bits selecting Index</span></p></td></tr><tr><td class="confluenceTd"><p>TagBankSelectInfo[]</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"><p>Bits selecting Tag Bank</p></td></tr><tr><td class="confluenceTd"><p>PortSelInfo[]</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"><p><span>Bits selecting CCP Port</span></p></td></tr><tr><td class="confluenceTd"><p>DataBankSelectInfo[]</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"><p>Bits selecting data bank array</p></td></tr><tr><td class="confluenceTd"><p>wAddr</p></td><td class="confluenceTd"><p>45</p></td><td class="confluenceTd"><p>42</p></td><td colspan="1" class="confluenceTd">40</td><td colspan="1" class="confluenceTd">48</td><td class="confluenceTd"><p><span>Byte address width</span></p></td></tr><tr><td class="confluenceTd"><p>nRPPorts</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>X</p></td><td colspan="1" class="confluenceTd">X</td><td colspan="1" class="confluenceTd">2</td><td class="confluenceTd"><p>Number of ports to RP bank</p></td></tr><tr><td class="confluenceTd"><p>useRepPolicy</p></td><td class="confluenceTd"><p>NRU</p></td><td class="confluenceTd"><p>Random</p></td><td colspan="1" class="confluenceTd">Random</td><td colspan="1" class="confluenceTd">NRU</td><td class="confluenceTd"><p>NRU,Random</p></td></tr><tr><td class="confluenceTd"><p>useDinBuff</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td class="confluenceTd"><p>If this buffering is enabled, then logic expects data coming on write and fill buffer to be buffered inside data bank (for timing and performance reason)</p></td></tr><tr><td class="confluenceTd"><p>useDoutBuff</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><p>If this buffering is enabled, then data coming out on evict and readrsp port is buffered after reading from data arrays</p></td></tr></tbody></table></div></div>