23:20:27
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 23:20:33 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Top entity is set to uartRx.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD126 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":10:4:10:4|Expecting identifier
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":15:35:15:35|No identifier "fetch" in scope
@E: CD200 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":44:16:44:22|Misspelled variable, signal or procedure name?
3 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:20:34 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:20:34 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 23:21:34 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Top entity is set to uartRx.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:28:46:31|Expecting keyword is
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:21:34 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:21:34 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 23:21:55 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Top entity is set to uartRx.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD242 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":52:24:52:27|Expecting ;
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":65:55:65:55|No identifier "rarg2" in scope
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:21:55 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:21:55 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 23:23:57 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Top entity is set to uartRx.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":51:48:51:48|No identifier "efetcharg1" in scope
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:23:57 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:23:57 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 23:24:15 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Top entity is set to uartRx.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":74:48:74:48|Expecting <=
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:24:15 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:24:15 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 23:24:29 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Top entity is set to uartRx.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:24:29 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:24:30 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:24:30 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:24:31 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 23:24:31 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist uartRx

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start           Requested     Requested     Clock        Clock                     Clock
Clock           Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
uartRx|iClk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     22   
========================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found inferred clock uartRx|iClk which controls 22 sequential elements including rCycleCounter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:24:32 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 23:24:32 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance rDataReady is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found counter in view:work.uartRx(rtc) instance rCycleCounter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  48 /        22
   2		0h:00m:00s		    -2.05ns		  48 /        22

   3		0h:00m:00s		    -2.05ns		  48 /        22
   4		0h:00m:00s		    -2.05ns		  49 /        22

@N: FX271 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Replicating instance rState[0] (in view: work.uartRx(rtc)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Replicating instance rState[1] (in view: work.uartRx(rtc)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:00s		    -0.65ns		  54 /        26
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":10:2:10:5|SB_GB_IO inserted on the port iClk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       iClk_ibuf_gb_io     SB_GB_IO               26         rState_1_rep1  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock uartRx|iClk with period 8.17ns. Please declare a user-defined clock on object "p:iClk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 23:24:33 2019
#


Top view:               uartRx
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
uartRx|iClk        122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------
uartRx|iClk  uartRx|iClk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: uartRx|iClk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                  Arrival           
Instance             Reference       Type         Pin     Net                  Time        Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
rCycleCounter[4]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[4]     0.540       -1.442
rCycleCounter[5]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[5]     0.540       -1.393
rCycleCounter[0]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[0]     0.540       -1.371
rCycleCounter[6]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[6]     0.540       -1.371
rCycleCounter[1]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[1]     0.540       -1.322
rCycleCounter[7]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[7]     0.540       -1.308
rCycleCounter[2]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[2]     0.540       -1.301
rCycleCounter[3]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[3]     0.540       -1.238
rDataCounter[0]      uartRx|iClk     SB_DFFSR     Q       rDataCounter[0]      0.540       0.329 
rState_0_rep1        uartRx|iClk     SB_DFFE      Q       rState_0_rep1        0.540       0.378 
=================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                     Required           
Instance             Reference       Type         Pin     Net                     Time         Slack 
                     Clock                                                                           
-----------------------------------------------------------------------------------------------------
rDataCounter[2]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[2]     8.063        -1.442
rDataCounter[0]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[0]     8.063        -1.357
rDataCounter[1]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[1]     8.063        -1.357
rCycleCounter[4]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[4]     8.063        -1.329
rCycleCounter[7]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[7]     8.063        -1.329
rCycleCounter[2]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[2]     8.063        0.329 
rCycleCounter[3]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[3]     8.063        0.329 
rCycleCounter[5]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[5]     8.063        0.329 
rCycleCounter[6]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[6]     8.063        0.329 
rCycleCounter[0]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[0]     8.063        0.399 
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[4] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[4]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[4]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.449     2.588       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.779       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.178       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.549       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[4] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[4]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[4]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.449     2.588       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rState_0_rep1_RNIU3065        SB_LUT4      I0       In      -         5.779       -         
rState_0_rep1_RNIU3065        SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_0_sqmuxa         Net          -        -       1.371     -           3         
rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.598       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.998       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[5] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[5]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[5]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I1       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.400     2.539       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.910       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.729       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.129       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.500       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.949       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
============================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[5] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[5]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[5]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I1       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.400     2.539       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.910       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rState_0_rep1_RNIU3065        SB_LUT4      I0       In      -         5.729       -         
rState_0_rep1_RNIU3065        SB_LUT4      O        Out     0.449     6.178       -         
rDataCounter_0_sqmuxa         Net          -        -       1.371     -           3         
rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.549       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.949       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
============================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.372

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[0] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[0]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[0]              Net          -        -       1.599     -           4         
rCycleCounter_RNIEVAN1[0]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIEVAN1[0]     SB_LUT4      O        Out     0.449     2.588       -         
rCycleCounter_RNIEVAN1[0]     Net          -        -       1.371     -           1         
rCycleCounter_RNICFME3[0]     SB_LUT4      I2       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.379     4.338       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.708       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.108       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.479       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.928       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.435       -         
============================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for uartRx 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        7 uses
SB_DFF          1 use
SB_DFFE         22 uses
SB_DFFSR        3 uses
SB_LUT4         51 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   uartRx|iClk: 1

@S |Mapping Summary:
Total  LUTs: 51 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:24:33 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 23:28:48 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Top entity is set to uartRx.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:28:48 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:28:48 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:28:48 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:28:50 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 23:28:50 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist uartRx

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start           Requested     Requested     Clock        Clock                     Clock
Clock           Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
uartRx|iClk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     22   
========================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found inferred clock uartRx|iClk which controls 22 sequential elements including rCycleCounter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:28:50 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 23:28:50 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance rDataReady is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found counter in view:work.uartRx(rtc) instance rCycleCounter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  48 /        22
   2		0h:00m:00s		    -2.05ns		  48 /        22

   3		0h:00m:00s		    -2.05ns		  48 /        22
   4		0h:00m:00s		    -2.05ns		  49 /        22

@N: FX271 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Replicating instance rState[0] (in view: work.uartRx(rtc)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Replicating instance rState[1] (in view: work.uartRx(rtc)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:00s		    -0.65ns		  54 /        26
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":10:2:10:5|SB_GB_IO inserted on the port iClk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       iClk_ibuf_gb_io     SB_GB_IO               26         rState_1_rep1  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock uartRx|iClk with period 8.17ns. Please declare a user-defined clock on object "p:iClk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 23:28:51 2019
#


Top view:               uartRx
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
uartRx|iClk        122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------
uartRx|iClk  uartRx|iClk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: uartRx|iClk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                  Arrival           
Instance             Reference       Type         Pin     Net                  Time        Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
rCycleCounter[4]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[4]     0.540       -1.442
rCycleCounter[5]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[5]     0.540       -1.393
rCycleCounter[0]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[0]     0.540       -1.371
rCycleCounter[6]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[6]     0.540       -1.371
rCycleCounter[1]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[1]     0.540       -1.322
rCycleCounter[7]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[7]     0.540       -1.308
rCycleCounter[2]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[2]     0.540       -1.301
rCycleCounter[3]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[3]     0.540       -1.238
rDataCounter[0]      uartRx|iClk     SB_DFFSR     Q       rDataCounter[0]      0.540       0.329 
rState_0_rep1        uartRx|iClk     SB_DFFE      Q       rState_0_rep1        0.540       0.378 
=================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                     Required           
Instance             Reference       Type         Pin     Net                     Time         Slack 
                     Clock                                                                           
-----------------------------------------------------------------------------------------------------
rDataCounter[2]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[2]     8.063        -1.442
rDataCounter[0]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[0]     8.063        -1.357
rDataCounter[1]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[1]     8.063        -1.357
rCycleCounter[4]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[4]     8.063        -1.329
rCycleCounter[7]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[7]     8.063        -1.329
rCycleCounter[2]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[2]     8.063        0.329 
rCycleCounter[3]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[3]     8.063        0.329 
rCycleCounter[5]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[5]     8.063        0.329 
rCycleCounter[6]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[6]     8.063        0.329 
rCycleCounter[0]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[0]     8.063        0.399 
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[4] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[4]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[4]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.449     2.588       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.779       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.178       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.549       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[4] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[4]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[4]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.449     2.588       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rState_0_rep1_RNIU3065        SB_LUT4      I0       In      -         5.779       -         
rState_0_rep1_RNIU3065        SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_0_sqmuxa         Net          -        -       1.371     -           3         
rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.598       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.998       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[5] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[5]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[5]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I1       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.400     2.539       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.910       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.729       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.129       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.500       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.949       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
============================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[5] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[5]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[5]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I1       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.400     2.539       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.910       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rState_0_rep1_RNIU3065        SB_LUT4      I0       In      -         5.729       -         
rState_0_rep1_RNIU3065        SB_LUT4      O        Out     0.449     6.178       -         
rDataCounter_0_sqmuxa         Net          -        -       1.371     -           3         
rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.549       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.949       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
============================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.372

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[0] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[0]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[0]              Net          -        -       1.599     -           4         
rCycleCounter_RNIEVAN1[0]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIEVAN1[0]     SB_LUT4      O        Out     0.449     2.588       -         
rCycleCounter_RNIEVAN1[0]     Net          -        -       1.371     -           1         
rCycleCounter_RNICFME3[0]     SB_LUT4      I2       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.379     4.338       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.708       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.108       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.479       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.928       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.435       -         
============================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for uartRx 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        7 uses
SB_DFF          1 use
SB_DFFE         22 uses
SB_DFFSR        3 uses
SB_LUT4         51 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   uartRx|iClk: 1

@S |Mapping Summary:
Total  LUTs: 51 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:28:52 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 23:29:45 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Top entity is set to uartRx.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:29:45 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:29:45 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:29:46 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:29:47 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 23:29:47 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist uartRx

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start           Requested     Requested     Clock        Clock                     Clock
Clock           Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
uartRx|iClk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     22   
========================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found inferred clock uartRx|iClk which controls 22 sequential elements including rCycleCounter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:29:47 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 23:29:47 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance rDataReady is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found counter in view:work.uartRx(rtc) instance rCycleCounter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  48 /        22
   2		0h:00m:00s		    -2.05ns		  48 /        22

   3		0h:00m:00s		    -2.05ns		  48 /        22
   4		0h:00m:00s		    -2.05ns		  49 /        22

@N: FX271 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Replicating instance rState[0] (in view: work.uartRx(rtc)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Replicating instance rState[1] (in view: work.uartRx(rtc)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:00s		    -0.65ns		  54 /        26
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":10:2:10:5|SB_GB_IO inserted on the port iClk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       iClk_ibuf_gb_io     SB_GB_IO               26         rState_1_rep1  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock uartRx|iClk with period 8.17ns. Please declare a user-defined clock on object "p:iClk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 23:29:48 2019
#


Top view:               uartRx
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
uartRx|iClk        122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------
uartRx|iClk  uartRx|iClk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: uartRx|iClk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                  Arrival           
Instance             Reference       Type         Pin     Net                  Time        Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
rCycleCounter[4]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[4]     0.540       -1.442
rCycleCounter[5]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[5]     0.540       -1.393
rCycleCounter[0]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[0]     0.540       -1.371
rCycleCounter[6]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[6]     0.540       -1.371
rCycleCounter[1]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[1]     0.540       -1.322
rCycleCounter[7]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[7]     0.540       -1.308
rCycleCounter[2]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[2]     0.540       -1.301
rCycleCounter[3]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[3]     0.540       -1.238
rDataCounter[0]      uartRx|iClk     SB_DFFSR     Q       rDataCounter[0]      0.540       0.329 
rState_0_rep1        uartRx|iClk     SB_DFFE      Q       rState_0_rep1        0.540       0.378 
=================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                     Required           
Instance             Reference       Type         Pin     Net                     Time         Slack 
                     Clock                                                                           
-----------------------------------------------------------------------------------------------------
rDataCounter[2]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[2]     8.063        -1.442
rDataCounter[0]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[0]     8.063        -1.357
rDataCounter[1]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[1]     8.063        -1.357
rCycleCounter[4]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[4]     8.063        -1.329
rCycleCounter[7]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[7]     8.063        -1.329
rCycleCounter[2]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[2]     8.063        0.329 
rCycleCounter[3]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[3]     8.063        0.329 
rCycleCounter[5]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[5]     8.063        0.329 
rCycleCounter[6]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[6]     8.063        0.329 
rCycleCounter[0]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[0]     8.063        0.399 
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[4] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[4]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[4]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.449     2.588       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.779       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.178       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.549       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[4] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[4]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[4]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.449     2.588       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rState_0_rep1_RNIU3065        SB_LUT4      I0       In      -         5.779       -         
rState_0_rep1_RNIU3065        SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_0_sqmuxa         Net          -        -       1.371     -           3         
rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.598       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.998       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[5] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[5]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[5]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I1       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.400     2.539       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.910       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.729       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.129       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.500       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.949       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
============================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[5] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[5]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[5]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I1       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.400     2.539       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.910       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rState_0_rep1_RNIU3065        SB_LUT4      I0       In      -         5.729       -         
rState_0_rep1_RNIU3065        SB_LUT4      O        Out     0.449     6.178       -         
rDataCounter_0_sqmuxa         Net          -        -       1.371     -           3         
rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.549       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.949       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
============================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.372

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[0] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[0]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[0]              Net          -        -       1.599     -           4         
rCycleCounter_RNIEVAN1[0]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIEVAN1[0]     SB_LUT4      O        Out     0.449     2.588       -         
rCycleCounter_RNIEVAN1[0]     Net          -        -       1.371     -           1         
rCycleCounter_RNICFME3[0]     SB_LUT4      I2       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.379     4.338       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.708       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.108       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.479       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.928       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.435       -         
============================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for uartRx 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        7 uses
SB_DFF          1 use
SB_DFFE         22 uses
SB_DFFSR        3 uses
SB_LUT4         51 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   uartRx|iClk: 1

@S |Mapping Summary:
Total  LUTs: 51 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:29:49 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 23:30:53 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Top entity is set to uartRx.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:30:53 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:30:53 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:30:53 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Selected library: work cell: uartRx view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:30:54 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 23:30:55 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist uartRx

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start           Requested     Requested     Clock        Clock                     Clock
Clock           Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
uartRx|iClk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     22   
========================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found inferred clock uartRx|iClk which controls 22 sequential elements including rCycleCounter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:30:55 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 23:30:55 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance rDataReady is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found counter in view:work.uartRx(rtc) instance rCycleCounter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  48 /        22
   2		0h:00m:00s		    -2.05ns		  48 /        22

   3		0h:00m:00s		    -2.05ns		  48 /        22
   4		0h:00m:00s		    -2.05ns		  49 /        22

@N: FX271 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Replicating instance rState[0] (in view: work.uartRx(rtc)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Replicating instance rState[1] (in view: work.uartRx(rtc)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:00s		    -0.65ns		  54 /        26
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":10:2:10:5|SB_GB_IO inserted on the port iClk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       iClk_ibuf_gb_io     SB_GB_IO               26         rState_1_rep1  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock uartRx|iClk with period 8.17ns. Please declare a user-defined clock on object "p:iClk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 23:30:56 2019
#


Top view:               uartRx
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
uartRx|iClk        122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------
uartRx|iClk  uartRx|iClk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: uartRx|iClk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                  Arrival           
Instance             Reference       Type         Pin     Net                  Time        Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
rCycleCounter[4]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[4]     0.540       -1.442
rCycleCounter[5]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[5]     0.540       -1.393
rCycleCounter[0]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[0]     0.540       -1.371
rCycleCounter[6]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[6]     0.540       -1.371
rCycleCounter[1]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[1]     0.540       -1.322
rCycleCounter[7]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[7]     0.540       -1.308
rCycleCounter[2]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[2]     0.540       -1.301
rCycleCounter[3]     uartRx|iClk     SB_DFFE      Q       rCycleCounter[3]     0.540       -1.238
rDataCounter[0]      uartRx|iClk     SB_DFFSR     Q       rDataCounter[0]      0.540       0.329 
rState_0_rep1        uartRx|iClk     SB_DFFE      Q       rState_0_rep1        0.540       0.378 
=================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                     Required           
Instance             Reference       Type         Pin     Net                     Time         Slack 
                     Clock                                                                           
-----------------------------------------------------------------------------------------------------
rDataCounter[2]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[2]     8.063        -1.442
rDataCounter[0]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[0]     8.063        -1.357
rDataCounter[1]      uartRx|iClk     SB_DFFSR     D       rDataCounter_set[1]     8.063        -1.357
rCycleCounter[4]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[4]     8.063        -1.329
rCycleCounter[7]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[7]     8.063        -1.329
rCycleCounter[2]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[2]     8.063        0.329 
rCycleCounter[3]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[3]     8.063        0.329 
rCycleCounter[5]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[5]     8.063        0.329 
rCycleCounter[6]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[6]     8.063        0.329 
rCycleCounter[0]     uartRx|iClk     SB_DFFE      D       rCycleCounter_lm[0]     8.063        0.399 
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[4] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[4]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[4]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.449     2.588       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.779       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.178       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.549       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[4] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[4]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[4]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.449     2.588       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rState_0_rep1_RNIU3065        SB_LUT4      I0       In      -         5.779       -         
rState_0_rep1_RNIU3065        SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_0_sqmuxa         Net          -        -       1.371     -           3         
rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.598       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.998       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[5] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[5]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[5]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I1       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.400     2.539       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.910       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.729       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.129       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.500       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.949       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
============================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[5] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[5]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[5]              Net          -        -       1.599     -           3         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      I1       In      -         2.139       -         
rCycleCounter_RNIUFBN1[7]     SB_LUT4      O        Out     0.400     2.539       -         
pReceive\.un12_rstate_4       Net          -        -       1.371     -           2         
rCycleCounter_RNICFME3[0]     SB_LUT4      I0       In      -         3.910       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rState_0_rep1_RNIU3065        SB_LUT4      I0       In      -         5.729       -         
rState_0_rep1_RNIU3065        SB_LUT4      O        Out     0.449     6.178       -         
rDataCounter_0_sqmuxa         Net          -        -       1.371     -           3         
rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.549       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.949       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
============================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.372

    Number of logic level(s):                4
    Starting point:                          rCycleCounter[0] / Q
    Ending point:                            rDataCounter[2] / D
    The start point is clocked by            uartRx|iClk [rising] on pin C
    The end   point is clocked by            uartRx|iClk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
rCycleCounter[0]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[0]              Net          -        -       1.599     -           4         
rCycleCounter_RNIEVAN1[0]     SB_LUT4      I0       In      -         2.139       -         
rCycleCounter_RNIEVAN1[0]     SB_LUT4      O        Out     0.449     2.588       -         
rCycleCounter_RNIEVAN1[0]     Net          -        -       1.371     -           1         
rCycleCounter_RNICFME3[0]     SB_LUT4      I2       In      -         3.959       -         
rCycleCounter_RNICFME3[0]     SB_LUT4      O        Out     0.379     4.338       -         
N_97_0_i                      Net          -        -       1.371     -           14        
rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.708       -         
rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.108       -         
rDataCounter_RNO_0[2]         Net          -        -       1.371     -           1         
rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.479       -         
rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.928       -         
rDataCounter_set[2]           Net          -        -       1.507     -           1         
rDataCounter[2]               SB_DFFSR     D        In      -         9.435       -         
============================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for uartRx 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        7 uses
SB_DFF          1 use
SB_DFFE         22 uses
SB_DFFSR        3 uses
SB_LUT4         51 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   uartRx|iClk: 1

@S |Mapping Summary:
Total  LUTs: 51 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:30:56 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf " "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf...
Parsing constraint file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: uartRx

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx" --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\uartRx_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx --outdir C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\uartRx_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx
SDC file             - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	51
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	26
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	30
        CARRY Only       	:	1
        LUT with CARRY   	:	6
    LogicCells                  :	63/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	63/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: uartRx|iClk | Frequency: 163.09 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\uartRx_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\uartRx_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 174
used logic cells: 63
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\uartRx_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\uartRx_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 174
used logic cells: 63
Translating sdc file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\uartRx_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\uartRx_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-uartRx" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\uartRx_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\uartRx_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-uartRx C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\uartRx_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\uartRx_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design uartRx
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 74 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design uartRx
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\uartRx_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\uartRx_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\uartRx_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\uartRx_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\uartRx_sbt.v
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\uartRx_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\uartRx_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\uartRx_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\uartRx_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\uartRx_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\uartRx_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\uartRx_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-uartRx" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 00:52:58 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD126 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":8:4:8:4|Expecting identifier
@E: CD213 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":35:4:35:11|Undefined identifier
@E: CD213 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":36:4:36:8|Undefined identifier
@E: CD213 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":37:4:37:15|Undefined identifier
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":39:28:39:28|No identifier "iclk" in scope
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":39:80:39:88|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":40:84:40:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":41:84:41:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":42:84:42:92|idatafull is not readable.  This may cause a simulation mismatch.
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:52:58 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:52:58 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 00:55:40 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD126 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":8:4:8:4|Expecting identifier
@E: CD213 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":35:4:35:11|Undefined identifier
@E: CD213 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":36:4:36:8|Undefined identifier
@E: CD213 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":37:4:37:15|Undefined identifier
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":39:28:39:28|No identifier "iclk" in scope
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":39:80:39:88|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":40:84:40:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":41:84:41:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":42:84:42:92|idatafull is not readable.  This may cause a simulation mismatch.
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:55:41 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:55:41 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 00:55:45 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD126 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":8:4:8:4|Expecting identifier
@E: CD213 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":35:4:35:11|Undefined identifier
@E: CD213 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":36:4:36:8|Undefined identifier
@E: CD213 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":37:4:37:15|Undefined identifier
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":39:28:39:28|No identifier "iclk" in scope
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":39:80:39:88|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":40:84:40:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":41:84:41:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":42:84:42:92|idatafull is not readable.  This may cause a simulation mismatch.
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:55:45 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:55:45 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 00:56:00 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD126 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":17:4:17:4|Expecting identifier
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":47:72:47:72|No identifier "ireaddata" in scope
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":39:80:39:88|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":40:84:40:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":41:84:41:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":42:84:42:92|idatafull is not readable.  This may cause a simulation mismatch.
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:56:00 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:56:00 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 00:56:33 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":56:45:56:45|No identifier "ireaddata" in scope
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":39:80:39:88|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":40:84:40:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":41:84:41:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":42:84:42:92|idatafull is not readable.  This may cause a simulation mismatch.
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:56:34 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:56:34 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 00:56:46 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":39:80:39:88|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":40:84:40:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":41:84:41:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":42:84:42:92|idatafull is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
@E: CD648 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":47:70:47:80|Expression does not match type integer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:56:46 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:56:46 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 00:58:04 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":39:80:39:88|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":40:84:40:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":41:84:41:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":42:84:42:92|idatafull is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
@E: CD648 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":37:73:37:83|Expression does not match type integer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:58:04 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:58:04 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 00:58:20 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":39:80:39:88|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":40:84:40:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":41:84:41:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":42:84:42:92|idatafull is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
@E: CD715 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":37:84:37:91|Cast of incompatible types
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:58:20 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:58:20 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:01:18 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":39:80:39:88|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":40:84:40:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":41:84:41:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":42:84:42:92|idatafull is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
@E: CD715 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":47:81:47:88|Cast of incompatible types
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:01:19 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:01:19 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:01:31 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":39:80:39:88|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":40:84:40:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":41:84:41:92|idatafull is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":42:84:42:92|idatafull is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@W: CL240 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":17:8:17:16|Signal iDataFull is floating; a simulation mismatch is possible.
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:8:35:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:8:35:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:8:35:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:8:35:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:8:35:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:8:35:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:8:35:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:8:35:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:8:35:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:8:35:9|Found RAM rRamValues, depth=4096, width=1
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 13 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":15:8:15:19|Input port bits 15 to 13 of iaddressfull(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":15:8:15:19|Input port bit 0 of iaddressfull(15 downto 0) is unused 
@N: CL159 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":18:8:18:23|Input iWriteEnableFull is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 118MB peak: 168MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Sun Sep 29 01:01:35 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:01:35 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Sun Sep 29 01:01:35 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:01:36 2019

###########################################################]
Pre-mapping Report

# Sun Sep 29 01:01:36 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist ram

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
ram|iClk     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     10   
=====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Found inferred clock ram|iClk which controls 10 sequential elements including rRamValues[3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:01:37 2019

###########################################################]
Map & Optimize Report

# Sun Sep 29 01:01:37 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Unable to map RAM instance rRamValues[3] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Unable to map RAM instance rRamValues[2] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Unable to map RAM instance rRamValues_1[1] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Unable to map RAM instance rRamValues_1[0] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Unable to map RAM instance rRamValues[5] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Unable to map RAM instance rRamValues[4] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Unable to map RAM instance rRamValues[6] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Unable to map RAM instance rRamValues[0] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Unable to map RAM instance rRamValues[7] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|Unable to map RAM instance rRamValues[1] to RAM for technology specified. 
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|RAM rRamValues[3] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|RAM rRamValues[2] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|RAM rRamValues_1[1] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|RAM rRamValues_1[0] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|RAM rRamValues[5] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|RAM rRamValues[4] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|RAM rRamValues[6] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|RAM rRamValues[0] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|RAM rRamValues[7] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":35:8:35:9|RAM rRamValues[1] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF794 |RAM rRamValues[3] required 40960 registers during mapping 
@E: MF274 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":5:7:5:9|The number of registers used to synthesize RAMs in 'view:work.ram(rtc)' (40960) is larger than the total number of registers available on the chip ice40hx1kvq100 (1280).
Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sun Sep 29 01:01:40 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 11 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:09:43 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
VHDL syntax check successful!
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=4096, width=1
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 13 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 97MB peak: 142MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Sep 29 01:09:45 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:09:45 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Sep 29 01:09:45 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:09:47 2019

###########################################################]
Pre-mapping Report

# Sun Sep 29 01:09:47 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist ram

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
ram|iClk     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     2    
=====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Found inferred clock ram|iClk which controls 2 sequential elements including rRamValues[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:09:47 2019

###########################################################]
Map & Optimize Report

# Sun Sep 29 01:09:47 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Unable to map RAM instance rRamValues[0] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Unable to map RAM instance rRamValues[1] to RAM for technology specified. 
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|RAM rRamValues[0] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|RAM rRamValues[1] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF794 |RAM rRamValues[0] required 8192 registers during mapping 
@E: MF274 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":5:7:5:9|The number of registers used to synthesize RAMs in 'view:work.ram(rtc)' (8192) is larger than the total number of registers available on the chip ice40hx1kvq100 (1280).
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:09:48 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:11:00 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=4096, width=1
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 13 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:11:00 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:11:00 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:11:00 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:11:01 2019

###########################################################]
Pre-mapping Report

# Sun Sep 29 01:11:01 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist ram

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
ram|iClk     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     2    
=====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Found inferred clock ram|iClk which controls 2 sequential elements including rRamValues[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:11:02 2019

###########################################################]
Map & Optimize Report

# Sun Sep 29 01:11:02 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Unable to map RAM instance rRamValues[0] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Unable to map RAM instance rRamValues[1] to RAM for technology specified. 
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|RAM rRamValues[0] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|RAM rRamValues[1] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF794 |RAM rRamValues[0] required 8192 registers during mapping 
@E: MF274 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":5:7:5:9|The number of registers used to synthesize RAMs in 'view:work.ram(rtc)' (8192) is larger than the total number of registers available on the chip ice40hx1kvq100 (1280).
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:11:02 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:11:45 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=4096, width=1
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 13 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:11:45 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:11:45 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:11:45 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:11:46 2019

###########################################################]
Pre-mapping Report

# Sun Sep 29 01:11:46 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist ram

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
ram|iClk     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     2    
=====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Found inferred clock ram|iClk which controls 2 sequential elements including rRamValues[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:11:47 2019

###########################################################]
Map & Optimize Report

# Sun Sep 29 01:11:47 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Unable to map RAM instance rRamValues[0] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Unable to map RAM instance rRamValues[1] to RAM for technology specified. 
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|RAM rRamValues[0] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|RAM rRamValues[1] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF794 |RAM rRamValues[0] required 8192 registers during mapping 
@E: MF274 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":5:7:5:9|The number of registers used to synthesize RAMs in 'view:work.ram(rtc)' (8192) is larger than the total number of registers available on the chip ice40hx1kvq100 (1280).
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:11:47 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:12:17 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Top entity is set to ram.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=4096, width=1
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 13 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:12:17 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:12:17 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:12:17 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Selected library: work cell: ram view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:12:19 2019

###########################################################]
Pre-mapping Report

# Sun Sep 29 01:12:19 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist ram

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
ram|iClk     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     2    
=====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Found inferred clock ram|iClk which controls 2 sequential elements including rRamValues[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:12:19 2019

###########################################################]
Map & Optimize Report

# Sun Sep 29 01:12:19 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Unable to map RAM instance rRamValues[0] to RAM for technology specified. 
@W: FX703 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|Unable to map RAM instance rRamValues[1] to RAM for technology specified. 
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|RAM rRamValues[0] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF135 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":31:8:31:9|RAM rRamValues[1] (in view: work.ram(rtc)) is 4096 words by 1 bits.
@N: MF794 |RAM rRamValues[0] required 8192 registers during mapping 
@E: MF274 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":5:7:5:9|The number of registers used to synthesize RAMs in 'view:work.ram(rtc)' (8192) is larger than the total number of registers available on the chip ice40hx1kvq100 (1280).
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:12:20 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:12:44 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:Can't find top module!
Top entity isn't set yet!
Options changed - recompiling
@E: CD632 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:12:5:13|duplicate entity name core
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":34:25:34:25|No identifier "i_clk" in scope
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":40:28:40:28|Expecting keyword is
@E: CD632 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":49:25:49:25|duplicate entity name work
@E: CD632 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":59:26:59:26|duplicate entity name work
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:12:44 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:12:44 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:13:10 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:13|Top entity is set to package.
Options changed - recompiling
@E: CD421 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:13|Expecting entity name, got keyword package
@E: CD420 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:15:5:16|Expecting package name
@E: CD420 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":11:11:11:11|Expecting package name
@E: CD557 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":13:20:13:26|Expecting entity name
@E: CD420 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":13:28:13:29|Expecting package name
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":30:28:30:28|Expecting keyword is
@E: CD632 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":40:28:40:28|duplicate entity name work
@E: CD632 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":49:25:49:25|duplicate entity name work
@E: CD632 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":59:26:59:26|duplicate entity name work
9 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:13:10 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:13:10 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:13:40 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Top entity is set to corePackage.
Options changed - recompiling
@E: CD242 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":81:16:81:17|Expecting ;
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":82:37:82:37|Expecting <=
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:13:40 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:13:40 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:13:56 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Top entity is set to corePackage.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":82:37:82:37|Expecting <=
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:13:56 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:13:56 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:14:07 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Top entity is set to corePackage.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":85:37:85:37|Expecting <=
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:14:07 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:14:07 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:14:16 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Top entity is set to corePackage.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Synthesizing work.corepackage.rtc.
@E: CD395 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":27:63:27:79|Constant width 15 does not match context width 16
Synthesis failed
1 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:14:16 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:14:16 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:15:21 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Top entity is set to corePackage.
Options changed - recompiling
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":78:46:78:46|No identifier "rramaddressfull" in scope
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:15:22 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:15:22 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:16:00 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Top entity is set to corePackage.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Synthesizing work.corepackage.rtc.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":15:11:15:17|Signal rtxbyte is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":17:11:17:15|Signal rtxdv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":24:11:24:16|Signal rreset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":25:11:25:20|Signal rinterrupt is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":21:16:21:17|Using sequential encoding for type tphase.
@E: CD371 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":64:34:64:58|No matching overload for "and"
@W: CD648 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":73:51:73:58|Expression does not match type std_logic_vector
?"and"( EQ(signal:racc,std_ulogic:'0'),  EQ(signal:rarg,std_ulogic:'1'))
@E: CD308 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":64:34:64:58|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:16:00 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:16:00 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:16:54 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Top entity is set to corePackage.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Synthesizing work.corepackage.rtc.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":15:11:15:17|Signal rtxbyte is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":17:11:17:15|Signal rtxdv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":24:11:24:16|Signal rreset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":25:11:25:20|Signal rinterrupt is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":21:16:21:17|Using sequential encoding for type tphase.
@E: CD371 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":64:35:64:61|No matching overload for "and"
@W: CD648 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":73:51:73:58|Expression does not match type std_logic_vector
?"and"( EQ(signal:racc,std_ulogic:'0'),  EQ(signal:rarg,std_ulogic:'1'))
@E: CD308 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":64:35:64:61|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:16:55 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:16:55 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:18:28 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Top entity is set to corePackage.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Synthesizing work.corepackage.rtc.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":15:11:15:17|Signal rtxbyte is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":17:11:17:15|Signal rtxdv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":24:11:24:16|Signal rreset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":25:11:25:20|Signal rinterrupt is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":21:16:21:17|Using sequential encoding for type tphase.
@W: CD648 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":73:51:73:58|Expression does not match type std_logic_vector
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":31:11:31:16|Signal rcarry is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.core.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.corepackage.rtc
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":73:8:73:9|Pruning unused register rRamWriteCounter_5(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":73:8:73:9|Pruning unused register rRamWriteData_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":73:8:73:9|Pruning unused register rRamAddress_4(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":73:8:73:9|Pruning unused register rWriting_6. Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":58:22:58:30|Removing instance coreInst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":48:21:48:28|Removing instance ramInst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":39:24:39:34|Removing instance uartRxInst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=4096, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=4096, width=1
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 13 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":41:8:41:9|Trying to extract state machine for register rPhase.
@N: CL159 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":12:8:12:17|Input iInterrupt is unused.
@N: CL159 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":8:8:8:16|Input i_UART_RX is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 99MB peak: 146MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Sep 29 01:18:30 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Selected library: work cell: corePackage view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Selected library: work cell: corePackage view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:18:30 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Sep 29 01:18:30 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Selected library: work cell: corePackage view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Selected library: work cell: corePackage view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:18:32 2019

###########################################################]
Pre-mapping Report

# Sun Sep 29 01:18:32 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist corePackage

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                 Requested     Requested     Clock        Clock                     Clock
Clock                 Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
corePackage|i_Clk     152.9 MHz     6.539         inferred     Autoconstr_clkgroup_0     14   
==============================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock corePackage|i_Clk which controls 14 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:18:32 2019

###########################################################]
Map & Optimize Report

# Sun Sep 29 01:18:32 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  27 /        14
   2		0h:00m:00s		    -1.56ns		  27 /        14

   3		0h:00m:00s		    -1.56ns		  32 /        14


   4		0h:00m:00s		    -1.56ns		  34 /        14
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\package.vhd":7:8:7:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance        
------------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               14         uartTxInst.rBitIndex[1]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock corePackage|i_Clk with period 6.66ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 01:18:34 2019
#


Top view:               corePackage
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.176

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
corePackage|i_Clk     150.1 MHz     127.6 MHz     6.664         7.840         -1.176     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
corePackage|i_Clk  corePackage|i_Clk  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: corePackage|i_Clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                    Arrival           
Instance                    Reference             Type         Pin     Net              Time        Slack 
                            Clock                                                                         
----------------------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[0]     corePackage|i_Clk     SB_DFFSR     Q       rBitIndex[0]     0.540       -1.176
uartTxInst.rClkCount[0]     corePackage|i_Clk     SB_DFF       Q       rClkCount[0]     0.540       -1.176
uartTxInst.rBitIndex[1]     corePackage|i_Clk     SB_DFF       Q       rBitIndex[1]     0.540       -1.127
uartTxInst.rClkCount[1]     corePackage|i_Clk     SB_DFF       Q       rClkCount[1]     0.540       -1.127
uartTxInst.rClkCount[2]     corePackage|i_Clk     SB_DFF       Q       rClkCount[2]     0.540       -1.106
uartTxInst.rClkCount[3]     corePackage|i_Clk     SB_DFF       Q       rClkCount[3]     0.540       -1.106
uartTxInst.rTxState[0]      corePackage|i_Clk     SB_DFF       Q       rTxState[0]      0.540       -1.106
uartTxInst.rClkCount[4]     corePackage|i_Clk     SB_DFF       Q       rClkCount[4]     0.540       -1.057
uartTxInst.rClkCount[5]     corePackage|i_Clk     SB_DFF       Q       rClkCount[5]     0.540       -1.043
uartTxInst.rClkCount[6]     corePackage|i_Clk     SB_DFF       Q       rClkCount[6]     0.540       -1.036
==========================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                        Required           
Instance                    Reference             Type         Pin     Net                  Time         Slack 
                            Clock                                                                              
---------------------------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[0]     corePackage|i_Clk     SB_DFFSR     D       rBitIndex_RNO[0]     6.559        -1.176
uartTxInst.rBitIndex[2]     corePackage|i_Clk     SB_DFF       D       rBitIndex_0          6.559        -1.176
uartTxInst.rTxState[0]      corePackage|i_Clk     SB_DFF       D       N_15                 6.559        -1.176
uartTxInst.rClkCount[4]     corePackage|i_Clk     SB_DFF       D       rClkCount_RNO[4]     6.559        -1.127
uartTxInst.rClkCount[7]     corePackage|i_Clk     SB_DFF       D       rClkCount_RNO[7]     6.559        -1.127
uartTxInst.rClkCount[6]     corePackage|i_Clk     SB_DFF       D       rClkCount_RNO[6]     6.559        -1.106
uartTxInst.rBitIndex[1]     corePackage|i_Clk     SB_DFF       D       rBitIndex            6.559        -1.064
uartTxInst.oSerial          corePackage|i_Clk     SB_DFFSS     D       oSerial              6.559        0.644 
uartTxInst.rClkCount[3]     corePackage|i_Clk     SB_DFF       D       rClkCount_RNO[3]     6.559        0.644 
uartTxInst.rTxState[1]      corePackage|i_Clk     SB_DFF       D       rTxState_RNO[1]      6.559        0.644 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          uartTxInst.rBitIndex[0] / Q
    Ending point:                            uartTxInst.rBitIndex[2] / D
    The start point is clocked by            corePackage|i_Clk [rising] on pin C
    The end   point is clocked by            corePackage|i_Clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[0]           SB_DFFSR     Q        Out     0.540     0.540       -         
rBitIndex[0]                      Net          -        -       1.599     -           5         
uartTxInst.rBitIndex_RNO_1[2]     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.rBitIndex_RNO_1[2]     SB_LUT4      O        Out     0.449     2.588       -         
rTxState_10_0_x2_0_o2_1_0[1]      Net          -        -       1.371     -           1         
uartTxInst.rBitIndex_RNO_0[2]     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.rBitIndex_RNO_0[2]     SB_LUT4      O        Out     0.449     4.408       -         
N_20                              Net          -        -       1.371     -           1         
uartTxInst.rBitIndex_RNO[2]       SB_LUT4      I0       In      -         5.779       -         
uartTxInst.rBitIndex_RNO[2]       SB_LUT4      O        Out     0.449     6.227       -         
rBitIndex_0                       Net          -        -       1.507     -           1         
uartTxInst.rBitIndex[2]           SB_DFF       D        In      -         7.734       -         
================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          uartTxInst.rClkCount[0] / Q
    Ending point:                            uartTxInst.rBitIndex[0] / D
    The start point is clocked by            corePackage|i_Clk [rising] on pin C
    The end   point is clocked by            corePackage|i_Clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
uartTxInst.rClkCount[0]             SB_DFF       Q        Out     0.540     0.540       -         
rClkCount[0]                        Net          -        -       1.599     -           9         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4      O        Out     0.449     2.588       -         
un2_rclkcount_5                     Net          -        -       1.371     -           4         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4      O        Out     0.449     4.408       -         
SUM_N_3_mux                         Net          -        -       1.371     -           5         
uartTxInst.rBitIndex_RNO[0]         SB_LUT4      I0       In      -         5.779       -         
uartTxInst.rBitIndex_RNO[0]         SB_LUT4      O        Out     0.449     6.227       -         
rBitIndex_RNO[0]                    Net          -        -       1.507     -           1         
uartTxInst.rBitIndex[0]             SB_DFFSR     D        In      -         7.734       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          uartTxInst.rClkCount[0] / Q
    Ending point:                            uartTxInst.rTxState[0] / D
    The start point is clocked by            corePackage|i_Clk [rising] on pin C
    The end   point is clocked by            corePackage|i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
uartTxInst.rClkCount[0]             SB_DFF      Q        Out     0.540     0.540       -         
rClkCount[0]                        Net         -        -       1.599     -           9         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4     I0       In      -         2.139       -         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4     O        Out     0.449     2.588       -         
un2_rclkcount_5                     Net         -        -       1.371     -           4         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4     I0       In      -         3.959       -         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4     O        Out     0.449     4.408       -         
SUM_N_3_mux                         Net         -        -       1.371     -           5         
uartTxInst.rTxState_RNO[0]          SB_LUT4     I0       In      -         5.779       -         
uartTxInst.rTxState_RNO[0]          SB_LUT4     O        Out     0.449     6.227       -         
N_15                                Net         -        -       1.507     -           1         
uartTxInst.rTxState[0]              SB_DFF      D        In      -         7.734       -         
=================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.rBitIndex[2] / D
    The start point is clocked by            corePackage|i_Clk [rising] on pin C
    The end   point is clocked by            corePackage|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]           SB_DFF      Q        Out     0.540     0.540       -         
rBitIndex[1]                      Net         -        -       1.599     -           3         
uartTxInst.rBitIndex_RNO_1[2]     SB_LUT4     I1       In      -         2.139       -         
uartTxInst.rBitIndex_RNO_1[2]     SB_LUT4     O        Out     0.400     2.539       -         
rTxState_10_0_x2_0_o2_1_0[1]      Net         -        -       1.371     -           1         
uartTxInst.rBitIndex_RNO_0[2]     SB_LUT4     I0       In      -         3.910       -         
uartTxInst.rBitIndex_RNO_0[2]     SB_LUT4     O        Out     0.449     4.359       -         
N_20                              Net         -        -       1.371     -           1         
uartTxInst.rBitIndex_RNO[2]       SB_LUT4     I0       In      -         5.729       -         
uartTxInst.rBitIndex_RNO[2]       SB_LUT4     O        Out     0.449     6.178       -         
rBitIndex_0                       Net         -        -       1.507     -           1         
uartTxInst.rBitIndex[2]           SB_DFF      D        In      -         7.685       -         
===============================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          uartTxInst.rClkCount[1] / Q
    Ending point:                            uartTxInst.rBitIndex[0] / D
    The start point is clocked by            corePackage|i_Clk [rising] on pin C
    The end   point is clocked by            corePackage|i_Clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
uartTxInst.rClkCount[1]             SB_DFF       Q        Out     0.540     0.540       -         
rClkCount[1]                        Net          -        -       1.599     -           8         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4      I1       In      -         2.139       -         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4      O        Out     0.400     2.539       -         
un2_rclkcount_5                     Net          -        -       1.371     -           4         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4      I0       In      -         3.910       -         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4      O        Out     0.449     4.359       -         
SUM_N_3_mux                         Net          -        -       1.371     -           5         
uartTxInst.rBitIndex_RNO[0]         SB_LUT4      I0       In      -         5.729       -         
uartTxInst.rBitIndex_RNO[0]         SB_LUT4      O        Out     0.449     6.178       -         
rBitIndex_RNO[0]                    Net          -        -       1.507     -           1         
uartTxInst.rBitIndex[0]             SB_DFFSR     D        In      -         7.685       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for corePackage 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_DFF          12 uses
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         34 uses

I/O ports: 3
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (1%)
Total load per clock:
   corePackage|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 34 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:18:34 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sun Sep 29 01:19:12 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Top entity is set to corePackage.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd changed - recompiling
VHDL syntax check successful!
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd changed - recompiling
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Synthesizing work.corepackage.rtc.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":15:11:15:17|Signal rtxbyte is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":17:11:17:15|Signal rtxdv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":24:11:24:16|Signal rreset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":25:11:25:20|Signal rinterrupt is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":21:16:21:17|Using sequential encoding for type tphase.
@W: CD648 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":73:51:73:58|Expression does not match type std_logic_vector
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":31:11:31:16|Signal rcarry is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.core.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.corepackage.rtc
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":73:8:73:9|Pruning unused register rRamWriteCounter_5(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":73:8:73:9|Pruning unused register rRamWriteData_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":73:8:73:9|Pruning unused register rRamAddress_4(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":73:8:73:9|Pruning unused register rWriting_6. Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":58:22:58:30|Removing instance coreInst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":48:21:48:28|Removing instance ramInst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":39:24:39:34|Removing instance uartRxInst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=8192, width=1
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":31:8:31:9|Found RAM rRamValues, depth=8192, width=1
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 14 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":41:8:41:9|Trying to extract state machine for register rPhase.
@N: CL159 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":12:8:12:17|Input iInterrupt is unused.
@N: CL159 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":8:8:8:16|Input i_UART_RX is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 118MB peak: 210MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sun Sep 29 01:19:17 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Selected library: work cell: corePackage view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Selected library: work cell: corePackage view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:19:18 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sun Sep 29 01:19:18 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Selected library: work cell: corePackage view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\package.vhd":5:7:5:17|Selected library: work cell: corePackage view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 01:19:19 2019

###########################################################]
Pre-mapping Report

# Sun Sep 29 01:19:19 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist corePackage

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                 Requested     Requested     Clock        Clock                     Clock
Clock                 Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
corePackage|i_Clk     152.9 MHz     6.539         inferred     Autoconstr_clkgroup_0     14   
==============================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock corePackage|i_Clk which controls 14 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:19:19 2019

###########################################################]
Map & Optimize Report

# Sun Sep 29 01:19:19 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  27 /        14
   2		0h:00m:00s		    -1.56ns		  27 /        14

   3		0h:00m:00s		    -1.56ns		  32 /        14


   4		0h:00m:00s		    -1.56ns		  34 /        14
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\package.vhd":7:8:7:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance        
------------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               14         uartTxInst.rBitIndex[1]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock corePackage|i_Clk with period 6.66ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 01:19:21 2019
#


Top view:               corePackage
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.176

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
corePackage|i_Clk     150.1 MHz     127.6 MHz     6.664         7.840         -1.176     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
corePackage|i_Clk  corePackage|i_Clk  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: corePackage|i_Clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                    Arrival           
Instance                    Reference             Type         Pin     Net              Time        Slack 
                            Clock                                                                         
----------------------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[0]     corePackage|i_Clk     SB_DFFSR     Q       rBitIndex[0]     0.540       -1.176
uartTxInst.rClkCount[0]     corePackage|i_Clk     SB_DFF       Q       rClkCount[0]     0.540       -1.176
uartTxInst.rBitIndex[1]     corePackage|i_Clk     SB_DFF       Q       rBitIndex[1]     0.540       -1.127
uartTxInst.rClkCount[1]     corePackage|i_Clk     SB_DFF       Q       rClkCount[1]     0.540       -1.127
uartTxInst.rClkCount[2]     corePackage|i_Clk     SB_DFF       Q       rClkCount[2]     0.540       -1.106
uartTxInst.rClkCount[3]     corePackage|i_Clk     SB_DFF       Q       rClkCount[3]     0.540       -1.106
uartTxInst.rTxState[0]      corePackage|i_Clk     SB_DFF       Q       rTxState[0]      0.540       -1.106
uartTxInst.rClkCount[4]     corePackage|i_Clk     SB_DFF       Q       rClkCount[4]     0.540       -1.057
uartTxInst.rClkCount[5]     corePackage|i_Clk     SB_DFF       Q       rClkCount[5]     0.540       -1.043
uartTxInst.rClkCount[6]     corePackage|i_Clk     SB_DFF       Q       rClkCount[6]     0.540       -1.036
==========================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                        Required           
Instance                    Reference             Type         Pin     Net                  Time         Slack 
                            Clock                                                                              
---------------------------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[0]     corePackage|i_Clk     SB_DFFSR     D       rBitIndex_RNO[0]     6.559        -1.176
uartTxInst.rBitIndex[2]     corePackage|i_Clk     SB_DFF       D       rBitIndex_0          6.559        -1.176
uartTxInst.rTxState[0]      corePackage|i_Clk     SB_DFF       D       N_15                 6.559        -1.176
uartTxInst.rClkCount[4]     corePackage|i_Clk     SB_DFF       D       rClkCount_RNO[4]     6.559        -1.127
uartTxInst.rClkCount[7]     corePackage|i_Clk     SB_DFF       D       rClkCount_RNO[7]     6.559        -1.127
uartTxInst.rClkCount[6]     corePackage|i_Clk     SB_DFF       D       rClkCount_RNO[6]     6.559        -1.106
uartTxInst.rBitIndex[1]     corePackage|i_Clk     SB_DFF       D       rBitIndex            6.559        -1.064
uartTxInst.oSerial          corePackage|i_Clk     SB_DFFSS     D       oSerial              6.559        0.644 
uartTxInst.rClkCount[3]     corePackage|i_Clk     SB_DFF       D       rClkCount_RNO[3]     6.559        0.644 
uartTxInst.rTxState[1]      corePackage|i_Clk     SB_DFF       D       rTxState_RNO[1]      6.559        0.644 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          uartTxInst.rBitIndex[0] / Q
    Ending point:                            uartTxInst.rBitIndex[2] / D
    The start point is clocked by            corePackage|i_Clk [rising] on pin C
    The end   point is clocked by            corePackage|i_Clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[0]           SB_DFFSR     Q        Out     0.540     0.540       -         
rBitIndex[0]                      Net          -        -       1.599     -           5         
uartTxInst.rBitIndex_RNO_1[2]     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.rBitIndex_RNO_1[2]     SB_LUT4      O        Out     0.449     2.588       -         
rTxState_10_0_x2_0_o2_1_0[1]      Net          -        -       1.371     -           1         
uartTxInst.rBitIndex_RNO_0[2]     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.rBitIndex_RNO_0[2]     SB_LUT4      O        Out     0.449     4.408       -         
N_20                              Net          -        -       1.371     -           1         
uartTxInst.rBitIndex_RNO[2]       SB_LUT4      I0       In      -         5.779       -         
uartTxInst.rBitIndex_RNO[2]       SB_LUT4      O        Out     0.449     6.227       -         
rBitIndex_0                       Net          -        -       1.507     -           1         
uartTxInst.rBitIndex[2]           SB_DFF       D        In      -         7.734       -         
================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          uartTxInst.rClkCount[0] / Q
    Ending point:                            uartTxInst.rBitIndex[0] / D
    The start point is clocked by            corePackage|i_Clk [rising] on pin C
    The end   point is clocked by            corePackage|i_Clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
uartTxInst.rClkCount[0]             SB_DFF       Q        Out     0.540     0.540       -         
rClkCount[0]                        Net          -        -       1.599     -           9         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4      O        Out     0.449     2.588       -         
un2_rclkcount_5                     Net          -        -       1.371     -           4         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4      O        Out     0.449     4.408       -         
SUM_N_3_mux                         Net          -        -       1.371     -           5         
uartTxInst.rBitIndex_RNO[0]         SB_LUT4      I0       In      -         5.779       -         
uartTxInst.rBitIndex_RNO[0]         SB_LUT4      O        Out     0.449     6.227       -         
rBitIndex_RNO[0]                    Net          -        -       1.507     -           1         
uartTxInst.rBitIndex[0]             SB_DFFSR     D        In      -         7.734       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          uartTxInst.rClkCount[0] / Q
    Ending point:                            uartTxInst.rTxState[0] / D
    The start point is clocked by            corePackage|i_Clk [rising] on pin C
    The end   point is clocked by            corePackage|i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
uartTxInst.rClkCount[0]             SB_DFF      Q        Out     0.540     0.540       -         
rClkCount[0]                        Net         -        -       1.599     -           9         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4     I0       In      -         2.139       -         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4     O        Out     0.449     2.588       -         
un2_rclkcount_5                     Net         -        -       1.371     -           4         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4     I0       In      -         3.959       -         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4     O        Out     0.449     4.408       -         
SUM_N_3_mux                         Net         -        -       1.371     -           5         
uartTxInst.rTxState_RNO[0]          SB_LUT4     I0       In      -         5.779       -         
uartTxInst.rTxState_RNO[0]          SB_LUT4     O        Out     0.449     6.227       -         
N_15                                Net         -        -       1.507     -           1         
uartTxInst.rTxState[0]              SB_DFF      D        In      -         7.734       -         
=================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.rBitIndex[2] / D
    The start point is clocked by            corePackage|i_Clk [rising] on pin C
    The end   point is clocked by            corePackage|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]           SB_DFF      Q        Out     0.540     0.540       -         
rBitIndex[1]                      Net         -        -       1.599     -           3         
uartTxInst.rBitIndex_RNO_1[2]     SB_LUT4     I1       In      -         2.139       -         
uartTxInst.rBitIndex_RNO_1[2]     SB_LUT4     O        Out     0.400     2.539       -         
rTxState_10_0_x2_0_o2_1_0[1]      Net         -        -       1.371     -           1         
uartTxInst.rBitIndex_RNO_0[2]     SB_LUT4     I0       In      -         3.910       -         
uartTxInst.rBitIndex_RNO_0[2]     SB_LUT4     O        Out     0.449     4.359       -         
N_20                              Net         -        -       1.371     -           1         
uartTxInst.rBitIndex_RNO[2]       SB_LUT4     I0       In      -         5.729       -         
uartTxInst.rBitIndex_RNO[2]       SB_LUT4     O        Out     0.449     6.178       -         
rBitIndex_0                       Net         -        -       1.507     -           1         
uartTxInst.rBitIndex[2]           SB_DFF      D        In      -         7.685       -         
===============================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          uartTxInst.rClkCount[1] / Q
    Ending point:                            uartTxInst.rBitIndex[0] / D
    The start point is clocked by            corePackage|i_Clk [rising] on pin C
    The end   point is clocked by            corePackage|i_Clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
uartTxInst.rClkCount[1]             SB_DFF       Q        Out     0.540     0.540       -         
rClkCount[1]                        Net          -        -       1.599     -           8         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4      I1       In      -         2.139       -         
uartTxInst.rClkCount_RNIC6KC[2]     SB_LUT4      O        Out     0.400     2.539       -         
un2_rclkcount_5                     Net          -        -       1.371     -           4         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4      I0       In      -         3.910       -         
uartTxInst.rClkCount_RNI4P8P[3]     SB_LUT4      O        Out     0.449     4.359       -         
SUM_N_3_mux                         Net          -        -       1.371     -           5         
uartTxInst.rBitIndex_RNO[0]         SB_LUT4      I0       In      -         5.729       -         
uartTxInst.rBitIndex_RNO[0]         SB_LUT4      O        Out     0.449     6.178       -         
rBitIndex_RNO[0]                    Net          -        -       1.507     -           1         
uartTxInst.rBitIndex[0]             SB_DFFSR     D        In      -         7.685       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for corePackage 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_DFF          12 uses
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         34 uses

I/O ports: 3
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (1%)
Total load per clock:
   corePackage|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 34 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 01:19:21 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf " "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf...
Parsing constraint file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: corePackage

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage" --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\corePackage_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage --outdir C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\corePackage_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage
SDC file             - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_UART_RX, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	34
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	14
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	34/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.1 (sec)

Final Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	34/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: corePackage|i_Clk | Frequency: 230.44 MHz | Target: 150.15 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\corePackage_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\corePackage_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 49
used logic cells: 34
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\corePackage_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\corePackage_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 49
used logic cells: 34
Translating sdc file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\corePackage_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\corePackage_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-corePackage" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\corePackage_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\corePackage_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-corePackage C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\corePackage_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\corePackage_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design corePackage
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 39 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design corePackage
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\corePackage_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\corePackage_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\corePackage_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\corePackage_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\corePackage_sbt.v
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\corePackage_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\corePackage_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\corePackage_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\corePackage_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\corePackage_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\corePackage_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\corePackage_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-corePackage" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
09:37:55
