// Seed: 1732364469
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = id_2;
  assign id_2 = 1;
  always @(posedge id_2 or posedge id_2);
  assign id_1 = id_2;
  assign id_2 = 1;
  logic id_2, id_3, id_4, id_5 = 1;
  logic id_6 = 1;
  type_1 id_7 (
      (1),
      &id_4,
      id_5
  );
  reg id_8;
  always @(posedge 1 & 1 & id_2 & id_4) begin
    #1 id_8 <= id_4 == id_8;
  end
endmodule
