// Seed: 152868020
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output wand id_2,
    input id_3,
    input id_4
    , id_11,
    input id_5,
    input id_6,
    output id_7,
    input logic id_8,
    input logic id_9,
    output id_10
);
  type_18(
      id_9, id_10[1]
  );
  assign id_2[1]  = {id_5, 1};
  assign id_10[1] = id_6[""];
  logic id_12;
endmodule
