simVerilogNetlistFileList = '(
    (("8_Bit_CSL_Adder" "sim_8_Bit_CSL_Adder") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("8_Bit_CSL_Adder" "8_Bit_CSL_Adder") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("D_flip_flop" "D_flip_flop") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("D_flip_flop" "tristate_nand") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("D_flip_flop" "tristate_inverter") 
	("cds5/netlist" "cds5/map" "schematic")
    )
    (("D_flip_flop" "nand") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("D_flip_flop" "transmission_gate") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("8_Bit_CSL_Adder" "2-to-1-mux") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("D_flip_flop" "inverter") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("8_Bit_CSL_Adder" "1_bit_mirror_full_adder") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("8_Bit_CSL_Adder" "D_flip_flop")
simVerilogNetlistFileCellList = '(
    ("8_Bit_CSL_Adder" 
	("1_bit_mirror_full_adder" "2-to-1-mux" "8_Bit_CSL_Adder" "sim_8_Bit_CSL_Adder")
    ) 
    ("D_flip_flop" 
	("inverter" "transmission_gate" "nand" "tristate_inverter" "tristate_nand"
	    "D_flip_flop"
	)
    )
)
hnlIncrementalDirectory = '"ihnl"
