
Lab678.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008558  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003114  080086e8  080086e8  000186e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7fc  0800b7fc  0002015c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b7fc  0800b7fc  0001b7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b804  0800b804  0002015c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b804  0800b804  0001b804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b808  0800b808  0001b808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000015c  20000000  0800b80c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002015c  2**0
                  CONTENTS
 10 .bss          000003e8  2000015c  2000015c  0002015c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000544  20000544  0002015c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021ef3  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004567  00000000  00000000  0004207f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001730  00000000  00000000  000465e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001560  00000000  00000000  00047d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026de3  00000000  00000000  00049278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fa8d  00000000  00000000  0007005b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2208  00000000  00000000  0008fae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00171cf0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a94  00000000  00000000  00171d44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  001787d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  001787fc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000015c 	.word	0x2000015c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080086d0 	.word	0x080086d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000160 	.word	0x20000160
 80001cc:	080086d0 	.word	0x080086d0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800057e:	463b      	mov	r3, r7
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	609a      	str	r2, [r3, #8]
 8000588:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800058a:	4b3d      	ldr	r3, [pc, #244]	; (8000680 <MX_ADC1_Init+0x108>)
 800058c:	4a3d      	ldr	r2, [pc, #244]	; (8000684 <MX_ADC1_Init+0x10c>)
 800058e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000590:	4b3b      	ldr	r3, [pc, #236]	; (8000680 <MX_ADC1_Init+0x108>)
 8000592:	2200      	movs	r2, #0
 8000594:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000596:	4b3a      	ldr	r3, [pc, #232]	; (8000680 <MX_ADC1_Init+0x108>)
 8000598:	2200      	movs	r2, #0
 800059a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800059c:	4b38      	ldr	r3, [pc, #224]	; (8000680 <MX_ADC1_Init+0x108>)
 800059e:	2201      	movs	r2, #1
 80005a0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005a2:	4b37      	ldr	r3, [pc, #220]	; (8000680 <MX_ADC1_Init+0x108>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005a8:	4b35      	ldr	r3, [pc, #212]	; (8000680 <MX_ADC1_Init+0x108>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b0:	4b33      	ldr	r3, [pc, #204]	; (8000680 <MX_ADC1_Init+0x108>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b6:	4b32      	ldr	r3, [pc, #200]	; (8000680 <MX_ADC1_Init+0x108>)
 80005b8:	4a33      	ldr	r2, [pc, #204]	; (8000688 <MX_ADC1_Init+0x110>)
 80005ba:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005bc:	4b30      	ldr	r3, [pc, #192]	; (8000680 <MX_ADC1_Init+0x108>)
 80005be:	2200      	movs	r2, #0
 80005c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 80005c2:	4b2f      	ldr	r3, [pc, #188]	; (8000680 <MX_ADC1_Init+0x108>)
 80005c4:	2205      	movs	r2, #5
 80005c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005c8:	4b2d      	ldr	r3, [pc, #180]	; (8000680 <MX_ADC1_Init+0x108>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d0:	4b2b      	ldr	r3, [pc, #172]	; (8000680 <MX_ADC1_Init+0x108>)
 80005d2:	2201      	movs	r2, #1
 80005d4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d6:	482a      	ldr	r0, [pc, #168]	; (8000680 <MX_ADC1_Init+0x108>)
 80005d8:	f001 ffac 	bl	8002534 <HAL_ADC_Init>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005e2:	f001 f982 	bl	80018ea <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80005e6:	2308      	movs	r3, #8
 80005e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005ea:	2301      	movs	r3, #1
 80005ec:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005ee:	2300      	movs	r3, #0
 80005f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f2:	463b      	mov	r3, r7
 80005f4:	4619      	mov	r1, r3
 80005f6:	4822      	ldr	r0, [pc, #136]	; (8000680 <MX_ADC1_Init+0x108>)
 80005f8:	f002 f90e 	bl	8002818 <HAL_ADC_ConfigChannel>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000602:	f001 f972 	bl	80018ea <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000606:	2309      	movs	r3, #9
 8000608:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800060a:	2302      	movs	r3, #2
 800060c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800060e:	463b      	mov	r3, r7
 8000610:	4619      	mov	r1, r3
 8000612:	481b      	ldr	r0, [pc, #108]	; (8000680 <MX_ADC1_Init+0x108>)
 8000614:	f002 f900 	bl	8002818 <HAL_ADC_ConfigChannel>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800061e:	f001 f964 	bl	80018ea <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000622:	230a      	movs	r3, #10
 8000624:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000626:	2303      	movs	r3, #3
 8000628:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800062a:	463b      	mov	r3, r7
 800062c:	4619      	mov	r1, r3
 800062e:	4814      	ldr	r0, [pc, #80]	; (8000680 <MX_ADC1_Init+0x108>)
 8000630:	f002 f8f2 	bl	8002818 <HAL_ADC_ConfigChannel>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800063a:	f001 f956 	bl	80018ea <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800063e:	230b      	movs	r3, #11
 8000640:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000642:	2304      	movs	r3, #4
 8000644:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000646:	463b      	mov	r3, r7
 8000648:	4619      	mov	r1, r3
 800064a:	480d      	ldr	r0, [pc, #52]	; (8000680 <MX_ADC1_Init+0x108>)
 800064c:	f002 f8e4 	bl	8002818 <HAL_ADC_ConfigChannel>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000656:	f001 f948 	bl	80018ea <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800065a:	230c      	movs	r3, #12
 800065c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800065e:	2305      	movs	r3, #5
 8000660:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000662:	463b      	mov	r3, r7
 8000664:	4619      	mov	r1, r3
 8000666:	4806      	ldr	r0, [pc, #24]	; (8000680 <MX_ADC1_Init+0x108>)
 8000668:	f002 f8d6 	bl	8002818 <HAL_ADC_ConfigChannel>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000672:	f001 f93a 	bl	80018ea <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000676:	bf00      	nop
 8000678:	3710      	adds	r7, #16
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	2000020c 	.word	0x2000020c
 8000684:	40012000 	.word	0x40012000
 8000688:	0f000001 	.word	0x0f000001

0800068c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08a      	sub	sp, #40	; 0x28
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000694:	f107 0314 	add.w	r3, r7, #20
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a3c      	ldr	r2, [pc, #240]	; (800079c <HAL_ADC_MspInit+0x110>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d171      	bne.n	8000792 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006ae:	2300      	movs	r3, #0
 80006b0:	613b      	str	r3, [r7, #16]
 80006b2:	4b3b      	ldr	r3, [pc, #236]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006b6:	4a3a      	ldr	r2, [pc, #232]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006bc:	6453      	str	r3, [r2, #68]	; 0x44
 80006be:	4b38      	ldr	r3, [pc, #224]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006c6:	613b      	str	r3, [r7, #16]
 80006c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	4b34      	ldr	r3, [pc, #208]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	4a33      	ldr	r2, [pc, #204]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	6313      	str	r3, [r2, #48]	; 0x30
 80006da:	4b31      	ldr	r3, [pc, #196]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	f003 0304 	and.w	r3, r3, #4
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	60bb      	str	r3, [r7, #8]
 80006ea:	4b2d      	ldr	r3, [pc, #180]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	4a2c      	ldr	r2, [pc, #176]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006f0:	f043 0302 	orr.w	r3, r3, #2
 80006f4:	6313      	str	r3, [r2, #48]	; 0x30
 80006f6:	4b2a      	ldr	r3, [pc, #168]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	f003 0302 	and.w	r3, r3, #2
 80006fe:	60bb      	str	r3, [r7, #8]
 8000700:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000702:	2307      	movs	r3, #7
 8000704:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000706:	2303      	movs	r3, #3
 8000708:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	2300      	movs	r3, #0
 800070c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	4619      	mov	r1, r3
 8000714:	4823      	ldr	r0, [pc, #140]	; (80007a4 <HAL_ADC_MspInit+0x118>)
 8000716:	f003 f833 	bl	8003780 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800071a:	2303      	movs	r3, #3
 800071c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800071e:	2303      	movs	r3, #3
 8000720:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000722:	2300      	movs	r3, #0
 8000724:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000726:	f107 0314 	add.w	r3, r7, #20
 800072a:	4619      	mov	r1, r3
 800072c:	481e      	ldr	r0, [pc, #120]	; (80007a8 <HAL_ADC_MspInit+0x11c>)
 800072e:	f003 f827 	bl	8003780 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000732:	4b1e      	ldr	r3, [pc, #120]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000734:	4a1e      	ldr	r2, [pc, #120]	; (80007b0 <HAL_ADC_MspInit+0x124>)
 8000736:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000738:	4b1c      	ldr	r3, [pc, #112]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800073a:	2200      	movs	r2, #0
 800073c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800073e:	4b1b      	ldr	r3, [pc, #108]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000744:	4b19      	ldr	r3, [pc, #100]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800074a:	4b18      	ldr	r3, [pc, #96]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800074c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000750:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000752:	4b16      	ldr	r3, [pc, #88]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000754:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000758:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800075a:	4b14      	ldr	r3, [pc, #80]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800075c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000760:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000762:	4b12      	ldr	r3, [pc, #72]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000764:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000768:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800076a:	4b10      	ldr	r3, [pc, #64]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800076c:	2200      	movs	r2, #0
 800076e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000770:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000772:	2200      	movs	r2, #0
 8000774:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000776:	480d      	ldr	r0, [pc, #52]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000778:	f002 fc00 	bl	8002f7c <HAL_DMA_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000782:	f001 f8b2 	bl	80018ea <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4a08      	ldr	r2, [pc, #32]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800078a:	639a      	str	r2, [r3, #56]	; 0x38
 800078c:	4a07      	ldr	r2, [pc, #28]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000792:	bf00      	nop
 8000794:	3728      	adds	r7, #40	; 0x28
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40012000 	.word	0x40012000
 80007a0:	40023800 	.word	0x40023800
 80007a4:	40020800 	.word	0x40020800
 80007a8:	40020400 	.word	0x40020400
 80007ac:	20000254 	.word	0x20000254
 80007b0:	40026410 	.word	0x40026410

080007b4 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80007b8:	2201      	movs	r2, #1
 80007ba:	2108      	movs	r1, #8
 80007bc:	4802      	ldr	r0, [pc, #8]	; (80007c8 <button_init+0x14>)
 80007be:	f003 f97b 	bl	8003ab8 <HAL_GPIO_WritePin>
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40020c00 	.word	0x40020c00

080007cc <button_Scan>:

void button_Scan(){
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2108      	movs	r1, #8
 80007d6:	482f      	ldr	r0, [pc, #188]	; (8000894 <button_Scan+0xc8>)
 80007d8:	f003 f96e 	bl	8003ab8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80007dc:	2201      	movs	r2, #1
 80007de:	2108      	movs	r1, #8
 80007e0:	482c      	ldr	r0, [pc, #176]	; (8000894 <button_Scan+0xc8>)
 80007e2:	f003 f969 	bl	8003ab8 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80007e6:	230a      	movs	r3, #10
 80007e8:	2202      	movs	r2, #2
 80007ea:	492b      	ldr	r1, [pc, #172]	; (8000898 <button_Scan+0xcc>)
 80007ec:	482b      	ldr	r0, [pc, #172]	; (800089c <button_Scan+0xd0>)
 80007ee:	f004 f8fa 	bl	80049e6 <HAL_SPI_Receive>
	  int button_index = 0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80007f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007fa:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80007fc:	2300      	movs	r3, #0
 80007fe:	607b      	str	r3, [r7, #4]
 8000800:	e03f      	b.n	8000882 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	2b00      	cmp	r3, #0
 8000806:	db06      	blt.n	8000816 <button_Scan+0x4a>
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2b03      	cmp	r3, #3
 800080c:	dc03      	bgt.n	8000816 <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	3304      	adds	r3, #4
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	e018      	b.n	8000848 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2b03      	cmp	r3, #3
 800081a:	dd07      	ble.n	800082c <button_Scan+0x60>
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b07      	cmp	r3, #7
 8000820:	dc04      	bgt.n	800082c <button_Scan+0x60>
			  button_index = 7 - i;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	f1c3 0307 	rsb	r3, r3, #7
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	e00d      	b.n	8000848 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b07      	cmp	r3, #7
 8000830:	dd06      	ble.n	8000840 <button_Scan+0x74>
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2b0b      	cmp	r3, #11
 8000836:	dc03      	bgt.n	8000840 <button_Scan+0x74>
			  button_index = i + 4;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	3304      	adds	r3, #4
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	e003      	b.n	8000848 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	f1c3 0317 	rsb	r3, r3, #23
 8000846:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000848:	4b13      	ldr	r3, [pc, #76]	; (8000898 <button_Scan+0xcc>)
 800084a:	881a      	ldrh	r2, [r3, #0]
 800084c:	897b      	ldrh	r3, [r7, #10]
 800084e:	4013      	ands	r3, r2
 8000850:	b29b      	uxth	r3, r3
 8000852:	2b00      	cmp	r3, #0
 8000854:	d005      	beq.n	8000862 <button_Scan+0x96>
 8000856:	4a12      	ldr	r2, [pc, #72]	; (80008a0 <button_Scan+0xd4>)
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	2100      	movs	r1, #0
 800085c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000860:	e009      	b.n	8000876 <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000862:	4a0f      	ldr	r2, [pc, #60]	; (80008a0 <button_Scan+0xd4>)
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800086a:	3301      	adds	r3, #1
 800086c:	b299      	uxth	r1, r3
 800086e:	4a0c      	ldr	r2, [pc, #48]	; (80008a0 <button_Scan+0xd4>)
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 8000876:	897b      	ldrh	r3, [r7, #10]
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3301      	adds	r3, #1
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	2b0f      	cmp	r3, #15
 8000886:	ddbc      	ble.n	8000802 <button_Scan+0x36>
	  }
}
 8000888:	bf00      	nop
 800088a:	bf00      	nop
 800088c:	3710      	adds	r7, #16
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40020c00 	.word	0x40020c00
 8000898:	20000178 	.word	0x20000178
 800089c:	200003c0 	.word	0x200003c0
 80008a0:	200002b4 	.word	0x200002b4

080008a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <MX_DMA_Init+0x3c>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	4a0b      	ldr	r2, [pc, #44]	; (80008e0 <MX_DMA_Init+0x3c>)
 80008b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008b8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <MX_DMA_Init+0x3c>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2100      	movs	r1, #0
 80008ca:	2038      	movs	r0, #56	; 0x38
 80008cc:	f002 fb1f 	bl	8002f0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008d0:	2038      	movs	r0, #56	; 0x38
 80008d2:	f002 fb38 	bl	8002f46 <HAL_NVIC_EnableIRQ>

}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800

080008e4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08e      	sub	sp, #56	; 0x38
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
 80008f8:	611a      	str	r2, [r3, #16]
 80008fa:	615a      	str	r2, [r3, #20]
 80008fc:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80008fe:	463b      	mov	r3, r7
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]
 800090a:	611a      	str	r2, [r3, #16]
 800090c:	615a      	str	r2, [r3, #20]
 800090e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000910:	4b2f      	ldr	r3, [pc, #188]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000912:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000916:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000918:	4b2d      	ldr	r3, [pc, #180]	; (80009d0 <MX_FSMC_Init+0xec>)
 800091a:	4a2e      	ldr	r2, [pc, #184]	; (80009d4 <MX_FSMC_Init+0xf0>)
 800091c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800091e:	4b2c      	ldr	r3, [pc, #176]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000924:	4b2a      	ldr	r3, [pc, #168]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000926:	2200      	movs	r2, #0
 8000928:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800092a:	4b29      	ldr	r3, [pc, #164]	; (80009d0 <MX_FSMC_Init+0xec>)
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000930:	4b27      	ldr	r3, [pc, #156]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000932:	2210      	movs	r2, #16
 8000934:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000936:	4b26      	ldr	r3, [pc, #152]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000938:	2200      	movs	r2, #0
 800093a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800093c:	4b24      	ldr	r3, [pc, #144]	; (80009d0 <MX_FSMC_Init+0xec>)
 800093e:	2200      	movs	r2, #0
 8000940:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000942:	4b23      	ldr	r3, [pc, #140]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000944:	2200      	movs	r2, #0
 8000946:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000948:	4b21      	ldr	r3, [pc, #132]	; (80009d0 <MX_FSMC_Init+0xec>)
 800094a:	2200      	movs	r2, #0
 800094c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800094e:	4b20      	ldr	r3, [pc, #128]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000950:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000954:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000956:	4b1e      	ldr	r3, [pc, #120]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000958:	2200      	movs	r2, #0
 800095a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800095c:	4b1c      	ldr	r3, [pc, #112]	; (80009d0 <MX_FSMC_Init+0xec>)
 800095e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000962:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000964:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000966:	2200      	movs	r2, #0
 8000968:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800096a:	4b19      	ldr	r3, [pc, #100]	; (80009d0 <MX_FSMC_Init+0xec>)
 800096c:	2200      	movs	r2, #0
 800096e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000972:	2200      	movs	r2, #0
 8000974:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000976:	230f      	movs	r3, #15
 8000978:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800097a:	230f      	movs	r3, #15
 800097c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800097e:	233c      	movs	r3, #60	; 0x3c
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000982:	2300      	movs	r3, #0
 8000984:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000986:	2310      	movs	r3, #16
 8000988:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800098a:	2311      	movs	r3, #17
 800098c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800098e:	2300      	movs	r3, #0
 8000990:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000992:	2308      	movs	r3, #8
 8000994:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000996:	230f      	movs	r3, #15
 8000998:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800099a:	2309      	movs	r3, #9
 800099c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80009a2:	2310      	movs	r3, #16
 80009a4:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80009a6:	2311      	movs	r3, #17
 80009a8:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80009aa:	2300      	movs	r3, #0
 80009ac:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80009ae:	463a      	mov	r2, r7
 80009b0:	f107 031c 	add.w	r3, r7, #28
 80009b4:	4619      	mov	r1, r3
 80009b6:	4806      	ldr	r0, [pc, #24]	; (80009d0 <MX_FSMC_Init+0xec>)
 80009b8:	f004 fbf8 	bl	80051ac <HAL_SRAM_Init>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80009c2:	f000 ff92 	bl	80018ea <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80009c6:	bf00      	nop
 80009c8:	3738      	adds	r7, #56	; 0x38
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	200002d4 	.word	0x200002d4
 80009d4:	a0000104 	.word	0xa0000104

080009d8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009de:	1d3b      	adds	r3, r7, #4
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80009ec:	4b1c      	ldr	r3, [pc, #112]	; (8000a60 <HAL_FSMC_MspInit+0x88>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d131      	bne.n	8000a58 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80009f4:	4b1a      	ldr	r3, [pc, #104]	; (8000a60 <HAL_FSMC_MspInit+0x88>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	603b      	str	r3, [r7, #0]
 80009fe:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <HAL_FSMC_MspInit+0x8c>)
 8000a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a02:	4a18      	ldr	r2, [pc, #96]	; (8000a64 <HAL_FSMC_MspInit+0x8c>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	6393      	str	r3, [r2, #56]	; 0x38
 8000a0a:	4b16      	ldr	r3, [pc, #88]	; (8000a64 <HAL_FSMC_MspInit+0x8c>)
 8000a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000a16:	f64f 7388 	movw	r3, #65416	; 0xff88
 8000a1a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a24:	2303      	movs	r3, #3
 8000a26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a28:	230c      	movs	r3, #12
 8000a2a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a2c:	1d3b      	adds	r3, r7, #4
 8000a2e:	4619      	mov	r1, r3
 8000a30:	480d      	ldr	r0, [pc, #52]	; (8000a68 <HAL_FSMC_MspInit+0x90>)
 8000a32:	f002 fea5 	bl	8003780 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000a36:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8000a3a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a44:	2303      	movs	r3, #3
 8000a46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a48:	230c      	movs	r3, #12
 8000a4a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a4c:	1d3b      	adds	r3, r7, #4
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4806      	ldr	r0, [pc, #24]	; (8000a6c <HAL_FSMC_MspInit+0x94>)
 8000a52:	f002 fe95 	bl	8003780 <HAL_GPIO_Init>
 8000a56:	e000      	b.n	8000a5a <HAL_FSMC_MspInit+0x82>
    return;
 8000a58:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000a5a:	3718      	adds	r7, #24
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	2000017c 	.word	0x2000017c
 8000a64:	40023800 	.word	0x40023800
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	40020c00 	.word	0x40020c00

08000a70 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000a78:	f7ff ffae 	bl	80009d8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08e      	sub	sp, #56	; 0x38
 8000a88:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
 8000a98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	623b      	str	r3, [r7, #32]
 8000a9e:	4b87      	ldr	r3, [pc, #540]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	4a86      	ldr	r2, [pc, #536]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000aa4:	f043 0310 	orr.w	r3, r3, #16
 8000aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aaa:	4b84      	ldr	r3, [pc, #528]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	f003 0310 	and.w	r3, r3, #16
 8000ab2:	623b      	str	r3, [r7, #32]
 8000ab4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61fb      	str	r3, [r7, #28]
 8000aba:	4b80      	ldr	r3, [pc, #512]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	4a7f      	ldr	r2, [pc, #508]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000ac0:	f043 0304 	orr.w	r3, r3, #4
 8000ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac6:	4b7d      	ldr	r3, [pc, #500]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	f003 0304 	and.w	r3, r3, #4
 8000ace:	61fb      	str	r3, [r7, #28]
 8000ad0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61bb      	str	r3, [r7, #24]
 8000ad6:	4b79      	ldr	r3, [pc, #484]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a78      	ldr	r2, [pc, #480]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000adc:	f043 0320 	orr.w	r3, r3, #32
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b76      	ldr	r3, [pc, #472]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f003 0320 	and.w	r3, r3, #32
 8000aea:	61bb      	str	r3, [r7, #24]
 8000aec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	617b      	str	r3, [r7, #20]
 8000af2:	4b72      	ldr	r3, [pc, #456]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	4a71      	ldr	r2, [pc, #452]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000afc:	6313      	str	r3, [r2, #48]	; 0x30
 8000afe:	4b6f      	ldr	r3, [pc, #444]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b06:	617b      	str	r3, [r7, #20]
 8000b08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	613b      	str	r3, [r7, #16]
 8000b0e:	4b6b      	ldr	r3, [pc, #428]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	4a6a      	ldr	r2, [pc, #424]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b14:	f043 0301 	orr.w	r3, r3, #1
 8000b18:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1a:	4b68      	ldr	r3, [pc, #416]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	613b      	str	r3, [r7, #16]
 8000b24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b26:	2300      	movs	r3, #0
 8000b28:	60fb      	str	r3, [r7, #12]
 8000b2a:	4b64      	ldr	r3, [pc, #400]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2e:	4a63      	ldr	r2, [pc, #396]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b30:	f043 0302 	orr.w	r3, r3, #2
 8000b34:	6313      	str	r3, [r2, #48]	; 0x30
 8000b36:	4b61      	ldr	r3, [pc, #388]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3a:	f003 0302 	and.w	r3, r3, #2
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	4b5d      	ldr	r3, [pc, #372]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	4a5c      	ldr	r2, [pc, #368]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b4c:	f043 0308 	orr.w	r3, r3, #8
 8000b50:	6313      	str	r3, [r2, #48]	; 0x30
 8000b52:	4b5a      	ldr	r3, [pc, #360]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	f003 0308 	and.w	r3, r3, #8
 8000b5a:	60bb      	str	r3, [r7, #8]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	4b56      	ldr	r3, [pc, #344]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	4a55      	ldr	r2, [pc, #340]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b6e:	4b53      	ldr	r3, [pc, #332]	; (8000cbc <MX_GPIO_Init+0x238>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b76:	607b      	str	r3, [r7, #4]
 8000b78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	2170      	movs	r1, #112	; 0x70
 8000b7e:	4850      	ldr	r0, [pc, #320]	; (8000cc0 <MX_GPIO_Init+0x23c>)
 8000b80:	f002 ff9a 	bl	8003ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b8a:	484e      	ldr	r0, [pc, #312]	; (8000cc4 <MX_GPIO_Init+0x240>)
 8000b8c:	f002 ff94 	bl	8003ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b96:	484c      	ldr	r0, [pc, #304]	; (8000cc8 <MX_GPIO_Init+0x244>)
 8000b98:	f002 ff8e 	bl	8003ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2140      	movs	r1, #64	; 0x40
 8000ba0:	484a      	ldr	r0, [pc, #296]	; (8000ccc <MX_GPIO_Init+0x248>)
 8000ba2:	f002 ff89 	bl	8003ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bac:	4848      	ldr	r0, [pc, #288]	; (8000cd0 <MX_GPIO_Init+0x24c>)
 8000bae:	f002 ff83 	bl	8003ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2108      	movs	r1, #8
 8000bb6:	4847      	ldr	r0, [pc, #284]	; (8000cd4 <MX_GPIO_Init+0x250>)
 8000bb8:	f002 ff7e 	bl	8003ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000bbc:	2370      	movs	r3, #112	; 0x70
 8000bbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	483b      	ldr	r0, [pc, #236]	; (8000cc0 <MX_GPIO_Init+0x23c>)
 8000bd4:	f002 fdd4 	bl	8003780 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000bd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bdc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bde:	2301      	movs	r3, #1
 8000be0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be6:	2300      	movs	r3, #0
 8000be8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000bea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4834      	ldr	r0, [pc, #208]	; (8000cc4 <MX_GPIO_Init+0x240>)
 8000bf2:	f002 fdc5 	bl	8003780 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_BUSY_Pin;
 8000bf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ESP12_BUSY_GPIO_Port, &GPIO_InitStruct);
 8000c04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c08:	4619      	mov	r1, r3
 8000c0a:	482f      	ldr	r0, [pc, #188]	; (8000cc8 <MX_GPIO_Init+0x244>)
 8000c0c:	f002 fdb8 	bl	8003780 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_PWR_Pin;
 8000c10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c16:	2301      	movs	r3, #1
 8000c18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ESP12_PWR_GPIO_Port, &GPIO_InitStruct);
 8000c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c26:	4619      	mov	r1, r3
 8000c28:	4827      	ldr	r0, [pc, #156]	; (8000cc8 <MX_GPIO_Init+0x244>)
 8000c2a:	f002 fda9 	bl	8003780 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000c2e:	23c0      	movs	r3, #192	; 0xc0
 8000c30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c32:	2300      	movs	r3, #0
 8000c34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4823      	ldr	r0, [pc, #140]	; (8000cd0 <MX_GPIO_Init+0x24c>)
 8000c42:	f002 fd9d 	bl	8003780 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000c46:	2330      	movs	r3, #48	; 0x30
 8000c48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c56:	4619      	mov	r1, r3
 8000c58:	481a      	ldr	r0, [pc, #104]	; (8000cc4 <MX_GPIO_Init+0x240>)
 8000c5a:	f002 fd91 	bl	8003780 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000c5e:	2340      	movs	r3, #64	; 0x40
 8000c60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c62:	2301      	movs	r3, #1
 8000c64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c66:	2300      	movs	r3, #0
 8000c68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000c6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c72:	4619      	mov	r1, r3
 8000c74:	4815      	ldr	r0, [pc, #84]	; (8000ccc <MX_GPIO_Init+0x248>)
 8000c76:	f002 fd83 	bl	8003780 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000c7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c80:	2301      	movs	r3, #1
 8000c82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000c8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c90:	4619      	mov	r1, r3
 8000c92:	480f      	ldr	r0, [pc, #60]	; (8000cd0 <MX_GPIO_Init+0x24c>)
 8000c94:	f002 fd74 	bl	8003780 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000c98:	2308      	movs	r3, #8
 8000c9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000ca8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cac:	4619      	mov	r1, r3
 8000cae:	4809      	ldr	r0, [pc, #36]	; (8000cd4 <MX_GPIO_Init+0x250>)
 8000cb0:	f002 fd66 	bl	8003780 <HAL_GPIO_Init>

}
 8000cb4:	bf00      	nop
 8000cb6:	3738      	adds	r7, #56	; 0x38
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	40023800 	.word	0x40023800
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	40020800 	.word	0x40020800
 8000cc8:	40021400 	.word	0x40021400
 8000ccc:	40021800 	.word	0x40021800
 8000cd0:	40020000 	.word	0x40020000
 8000cd4:	40020c00 	.word	0x40020c00

08000cd8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cdc:	4b12      	ldr	r3, [pc, #72]	; (8000d28 <MX_I2C1_Init+0x50>)
 8000cde:	4a13      	ldr	r2, [pc, #76]	; (8000d2c <MX_I2C1_Init+0x54>)
 8000ce0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ce2:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <MX_I2C1_Init+0x50>)
 8000ce4:	4a12      	ldr	r2, [pc, #72]	; (8000d30 <MX_I2C1_Init+0x58>)
 8000ce6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ce8:	4b0f      	ldr	r3, [pc, #60]	; (8000d28 <MX_I2C1_Init+0x50>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000cee:	4b0e      	ldr	r3, [pc, #56]	; (8000d28 <MX_I2C1_Init+0x50>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	; (8000d28 <MX_I2C1_Init+0x50>)
 8000cf6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cfa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cfc:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <MX_I2C1_Init+0x50>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d02:	4b09      	ldr	r3, [pc, #36]	; (8000d28 <MX_I2C1_Init+0x50>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d08:	4b07      	ldr	r3, [pc, #28]	; (8000d28 <MX_I2C1_Init+0x50>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d0e:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <MX_I2C1_Init+0x50>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d14:	4804      	ldr	r0, [pc, #16]	; (8000d28 <MX_I2C1_Init+0x50>)
 8000d16:	f002 fee9 	bl	8003aec <HAL_I2C_Init>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d20:	f000 fde3 	bl	80018ea <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000324 	.word	0x20000324
 8000d2c:	40005400 	.word	0x40005400
 8000d30:	000186a0 	.word	0x000186a0

08000d34 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b08a      	sub	sp, #40	; 0x28
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3c:	f107 0314 	add.w	r3, r7, #20
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	605a      	str	r2, [r3, #4]
 8000d46:	609a      	str	r2, [r3, #8]
 8000d48:	60da      	str	r2, [r3, #12]
 8000d4a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a19      	ldr	r2, [pc, #100]	; (8000db8 <HAL_I2C_MspInit+0x84>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d12b      	bne.n	8000dae <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	613b      	str	r3, [r7, #16]
 8000d5a:	4b18      	ldr	r3, [pc, #96]	; (8000dbc <HAL_I2C_MspInit+0x88>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5e:	4a17      	ldr	r2, [pc, #92]	; (8000dbc <HAL_I2C_MspInit+0x88>)
 8000d60:	f043 0302 	orr.w	r3, r3, #2
 8000d64:	6313      	str	r3, [r2, #48]	; 0x30
 8000d66:	4b15      	ldr	r3, [pc, #84]	; (8000dbc <HAL_I2C_MspInit+0x88>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	613b      	str	r3, [r7, #16]
 8000d70:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d72:	23c0      	movs	r3, #192	; 0xc0
 8000d74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d76:	2312      	movs	r3, #18
 8000d78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7e:	2303      	movs	r3, #3
 8000d80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d82:	2304      	movs	r3, #4
 8000d84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d86:	f107 0314 	add.w	r3, r7, #20
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	480c      	ldr	r0, [pc, #48]	; (8000dc0 <HAL_I2C_MspInit+0x8c>)
 8000d8e:	f002 fcf7 	bl	8003780 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	4b09      	ldr	r3, [pc, #36]	; (8000dbc <HAL_I2C_MspInit+0x88>)
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	4a08      	ldr	r2, [pc, #32]	; (8000dbc <HAL_I2C_MspInit+0x88>)
 8000d9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000da0:	6413      	str	r3, [r2, #64]	; 0x40
 8000da2:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <HAL_I2C_MspInit+0x88>)
 8000da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000dae:	bf00      	nop
 8000db0:	3728      	adds	r7, #40	; 0x28
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40005400 	.word	0x40005400
 8000dbc:	40023800 	.word	0x40023800
 8000dc0:	40020400 	.word	0x40020400

08000dc4 <lab8_init>:
#include "lab8.h"
#include <stdlib.h> 

void lab8_init() {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
    sensor_init();
 8000dc8:	f000 fd94 	bl	80018f4 <sensor_init>
    uart_init_rs232();
 8000dcc:	f001 f90a 	bl	8001fe4 <uart_init_rs232>
    button_init();
 8000dd0:	f7ff fcf0 	bl	80007b4 <button_init>
    lcd_init();
 8000dd4:	f000 fa96 	bl	8001304 <lcd_init>
	lcd_Clear(BLACK);
 8000dd8:	2000      	movs	r0, #0
 8000dda:	f000 f955 	bl	8001088 <lcd_Clear>
    timerInit();
 8000dde:	f000 fd97 	bl	8001910 <timerInit>
    setTimer(0, 50);
 8000de2:	2132      	movs	r1, #50	; 0x32
 8000de4:	2000      	movs	r0, #0
 8000de6:	f000 fd9d 	bl	8001924 <setTimer>
    setTimer(1, 30000);
 8000dea:	f247 5130 	movw	r1, #30000	; 0x7530
 8000dee:	2001      	movs	r0, #1
 8000df0:	f000 fd98 	bl	8001924 <setTimer>
    sendTemperature();
 8000df4:	f000 f87a 	bl	8000eec <sendTemperature>
}
 8000df8:	bf00      	nop
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <lab8_run>:

void lab8_run() {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
    if (checkTimerFlag(0)) {
 8000e00:	2000      	movs	r0, #0
 8000e02:	f000 fdb9 	bl	8001978 <checkTimerFlag>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d005      	beq.n	8000e18 <lab8_run+0x1c>
        button_Scan();
 8000e0c:	f7ff fcde 	bl	80007cc <button_Scan>
        lightProcess();
 8000e10:	f000 f80c 	bl	8000e2c <lightProcess>
        test_Esp();
 8000e14:	f000 f844 	bl	8000ea0 <test_Esp>
    }
    if (checkTimerFlag(1)) {
 8000e18:	2001      	movs	r0, #1
 8000e1a:	f000 fdad 	bl	8001978 <checkTimerFlag>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <lab8_run+0x2c>
        sendTemperature();
 8000e24:	f000 f862 	bl	8000eec <sendTemperature>
    }
}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <lightProcess>:

uint8_t check_esp = 0;
uint8_t light_status = 0;

void lightProcess() {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
    if (button_count[13] == 1) {
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <lightProcess+0x5c>)
 8000e32:	8b5b      	ldrh	r3, [r3, #26]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d115      	bne.n	8000e64 <lightProcess+0x38>
        light_status = 1 - light_status;
 8000e38:	4b14      	ldr	r3, [pc, #80]	; (8000e8c <lightProcess+0x60>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	f1c3 0301 	rsb	r3, r3, #1
 8000e40:	b2da      	uxtb	r2, r3
 8000e42:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <lightProcess+0x60>)
 8000e44:	701a      	strb	r2, [r3, #0]
        if (light_status == 1)
 8000e46:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <lightProcess+0x60>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d105      	bne.n	8000e5a <lightProcess+0x2e>
            uart_Rs232SendBytes(&ctx_uart2, "A", 1);
 8000e4e:	2201      	movs	r2, #1
 8000e50:	490f      	ldr	r1, [pc, #60]	; (8000e90 <lightProcess+0x64>)
 8000e52:	4810      	ldr	r0, [pc, #64]	; (8000e94 <lightProcess+0x68>)
 8000e54:	f001 f8f5 	bl	8002042 <uart_Rs232SendBytes>
 8000e58:	e004      	b.n	8000e64 <lightProcess+0x38>
        else
            uart_Rs232SendBytes(&ctx_uart2, "a", 1);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	490e      	ldr	r1, [pc, #56]	; (8000e98 <lightProcess+0x6c>)
 8000e5e:	480d      	ldr	r0, [pc, #52]	; (8000e94 <lightProcess+0x68>)
 8000e60:	f001 f8ef 	bl	8002042 <uart_Rs232SendBytes>
    }
    if (light_status == 1)
 8000e64:	4b09      	ldr	r3, [pc, #36]	; (8000e8c <lightProcess+0x60>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d105      	bne.n	8000e78 <lightProcess+0x4c>
        HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 1);
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	2120      	movs	r1, #32
 8000e70:	480a      	ldr	r0, [pc, #40]	; (8000e9c <lightProcess+0x70>)
 8000e72:	f002 fe21 	bl	8003ab8 <HAL_GPIO_WritePin>
    else
        HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
}
 8000e76:	e004      	b.n	8000e82 <lightProcess+0x56>
        HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2120      	movs	r1, #32
 8000e7c:	4807      	ldr	r0, [pc, #28]	; (8000e9c <lightProcess+0x70>)
 8000e7e:	f002 fe1b 	bl	8003ab8 <HAL_GPIO_WritePin>
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	200002b4 	.word	0x200002b4
 8000e8c:	20000181 	.word	0x20000181
 8000e90:	080086e8 	.word	0x080086e8
 8000e94:	20000080 	.word	0x20000080
 8000e98:	080086ec 	.word	0x080086ec
 8000e9c:	40021000 	.word	0x40021000

08000ea0 <test_Esp>:

void test_Esp() {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af04      	add	r7, sp, #16
    if (check_esp == 0) uart_Rs232SendBytes(&ctx_uart2, "o", 1);
 8000ea6:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <test_Esp+0x3c>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d105      	bne.n	8000eba <test_Esp+0x1a>
 8000eae:	2201      	movs	r2, #1
 8000eb0:	490b      	ldr	r1, [pc, #44]	; (8000ee0 <test_Esp+0x40>)
 8000eb2:	480c      	ldr	r0, [pc, #48]	; (8000ee4 <test_Esp+0x44>)
 8000eb4:	f001 f8c5 	bl	8002042 <uart_Rs232SendBytes>
    else lcd_ShowStr(10, 50, "ESP Connect", GREEN, BLACK, 24, 0);
}
 8000eb8:	e00c      	b.n	8000ed4 <test_Esp+0x34>
    else lcd_ShowStr(10, 50, "ESP Connect", GREEN, BLACK, 24, 0);
 8000eba:	2300      	movs	r3, #0
 8000ebc:	9302      	str	r3, [sp, #8]
 8000ebe:	2318      	movs	r3, #24
 8000ec0:	9301      	str	r3, [sp, #4]
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000eca:	4a07      	ldr	r2, [pc, #28]	; (8000ee8 <test_Esp+0x48>)
 8000ecc:	2132      	movs	r1, #50	; 0x32
 8000ece:	200a      	movs	r0, #10
 8000ed0:	f000 fb78 	bl	80015c4 <lcd_ShowStr>
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000180 	.word	0x20000180
 8000ee0:	080086f0 	.word	0x080086f0
 8000ee4:	20000080 	.word	0x20000080
 8000ee8:	080086f4 	.word	0x080086f4

08000eec <sendTemperature>:

void sendTemperature() {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08c      	sub	sp, #48	; 0x30
 8000ef0:	af00      	add	r7, sp, #0
    char buffer[32];
    float fl_temp = 29.75 + ((float)rand() / (float)RAND_MAX) * 0.5f;
 8000ef2:	f006 f9e5 	bl	80072c0 <rand>
 8000ef6:	ee07 0a90 	vmov	s15, r0
 8000efa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000efe:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8000f78 <sendTemperature+0x8c>
 8000f02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f06:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000f0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f0e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000f7c <sendTemperature+0x90>
 8000f12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f16:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    int int_temp = (int)fl_temp;
 8000f1a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000f1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f22:	ee17 3a90 	vmov	r3, s15
 8000f26:	627b      	str	r3, [r7, #36]	; 0x24
    int dec_temp = (int)((fl_temp - int_temp) * 100);
 8000f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2a:	ee07 3a90 	vmov	s15, r3
 8000f2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f32:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8000f36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f3a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000f80 <sendTemperature+0x94>
 8000f3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f46:	ee17 3a90 	vmov	r3, s15
 8000f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (dec_temp < 0) dec_temp = -dec_temp;
 8000f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	da02      	bge.n	8000f58 <sendTemperature+0x6c>
 8000f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f54:	425b      	negs	r3, r3
 8000f56:	62fb      	str	r3, [r7, #44]	; 0x2c
    sprintf(buffer, "!TEMP:%d.%02d#", int_temp, dec_temp);
 8000f58:	1d38      	adds	r0, r7, #4
 8000f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f5e:	4909      	ldr	r1, [pc, #36]	; (8000f84 <sendTemperature+0x98>)
 8000f60:	f006 f9ee 	bl	8007340 <siprintf>
    uart_Rs232SendString(&ctx_uart2, buffer);
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	4619      	mov	r1, r3
 8000f68:	4807      	ldr	r0, [pc, #28]	; (8000f88 <sendTemperature+0x9c>)
 8000f6a:	f001 f855 	bl	8002018 <uart_Rs232SendString>
}
 8000f6e:	bf00      	nop
 8000f70:	3730      	adds	r7, #48	; 0x30
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	4f000000 	.word	0x4f000000
 8000f7c:	41ee0000 	.word	0x41ee0000
 8000f80:	42c80000 	.word	0x42c80000
 8000f84:	08008700 	.word	0x08008700
 8000f88:	20000080 	.word	0x20000080

08000f8c <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8000f96:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <LCD_WR_REG+0x1c>)
 8000f98:	88fb      	ldrh	r3, [r7, #6]
 8000f9a:	8013      	strh	r3, [r2, #0]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	600ffffe 	.word	0x600ffffe

08000fac <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000fb6:	4a04      	ldr	r2, [pc, #16]	; (8000fc8 <LCD_WR_DATA+0x1c>)
 8000fb8:	88fb      	ldrh	r3, [r7, #6]
 8000fba:	8053      	strh	r3, [r2, #2]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	600ffffe 	.word	0x600ffffe

08000fcc <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000fd2:	4b06      	ldr	r3, [pc, #24]	; (8000fec <LCD_RD_DATA+0x20>)
 8000fd4:	885b      	ldrh	r3, [r3, #2]
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000fda:	88fb      	ldrh	r3, [r7, #6]
 8000fdc:	b29b      	uxth	r3, r3
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	600ffffe 	.word	0x600ffffe

08000ff0 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4623      	mov	r3, r4
 8001000:	80fb      	strh	r3, [r7, #6]
 8001002:	4603      	mov	r3, r0
 8001004:	80bb      	strh	r3, [r7, #4]
 8001006:	460b      	mov	r3, r1
 8001008:	807b      	strh	r3, [r7, #2]
 800100a:	4613      	mov	r3, r2
 800100c:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 800100e:	202a      	movs	r0, #42	; 0x2a
 8001010:	f7ff ffbc 	bl	8000f8c <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001014:	88fb      	ldrh	r3, [r7, #6]
 8001016:	0a1b      	lsrs	r3, r3, #8
 8001018:	b29b      	uxth	r3, r3
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff ffc6 	bl	8000fac <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001020:	88fb      	ldrh	r3, [r7, #6]
 8001022:	b2db      	uxtb	r3, r3
 8001024:	b29b      	uxth	r3, r3
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff ffc0 	bl	8000fac <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 800102c:	887b      	ldrh	r3, [r7, #2]
 800102e:	0a1b      	lsrs	r3, r3, #8
 8001030:	b29b      	uxth	r3, r3
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff ffba 	bl	8000fac <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001038:	887b      	ldrh	r3, [r7, #2]
 800103a:	b2db      	uxtb	r3, r3
 800103c:	b29b      	uxth	r3, r3
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff ffb4 	bl	8000fac <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001044:	202b      	movs	r0, #43	; 0x2b
 8001046:	f7ff ffa1 	bl	8000f8c <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 800104a:	88bb      	ldrh	r3, [r7, #4]
 800104c:	0a1b      	lsrs	r3, r3, #8
 800104e:	b29b      	uxth	r3, r3
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ffab 	bl	8000fac <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001056:	88bb      	ldrh	r3, [r7, #4]
 8001058:	b2db      	uxtb	r3, r3
 800105a:	b29b      	uxth	r3, r3
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff ffa5 	bl	8000fac <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001062:	883b      	ldrh	r3, [r7, #0]
 8001064:	0a1b      	lsrs	r3, r3, #8
 8001066:	b29b      	uxth	r3, r3
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff ff9f 	bl	8000fac <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 800106e:	883b      	ldrh	r3, [r7, #0]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	b29b      	uxth	r3, r3
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff99 	bl	8000fac <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 800107a:	202c      	movs	r0, #44	; 0x2c
 800107c:	f7ff ff86 	bl	8000f8c <LCD_WR_REG>
}
 8001080:	bf00      	nop
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	bd90      	pop	{r4, r7, pc}

08001088 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001092:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <lcd_Clear+0x60>)
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	3b01      	subs	r3, #1
 8001098:	b29a      	uxth	r2, r3
 800109a:	4b13      	ldr	r3, [pc, #76]	; (80010e8 <lcd_Clear+0x60>)
 800109c:	885b      	ldrh	r3, [r3, #2]
 800109e:	3b01      	subs	r3, #1
 80010a0:	b29b      	uxth	r3, r3
 80010a2:	2100      	movs	r1, #0
 80010a4:	2000      	movs	r0, #0
 80010a6:	f7ff ffa3 	bl	8000ff0 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	81fb      	strh	r3, [r7, #14]
 80010ae:	e011      	b.n	80010d4 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 80010b0:	2300      	movs	r3, #0
 80010b2:	81bb      	strh	r3, [r7, #12]
 80010b4:	e006      	b.n	80010c4 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff ff77 	bl	8000fac <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 80010be:	89bb      	ldrh	r3, [r7, #12]
 80010c0:	3301      	adds	r3, #1
 80010c2:	81bb      	strh	r3, [r7, #12]
 80010c4:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <lcd_Clear+0x60>)
 80010c6:	885b      	ldrh	r3, [r3, #2]
 80010c8:	89ba      	ldrh	r2, [r7, #12]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d3f3      	bcc.n	80010b6 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 80010ce:	89fb      	ldrh	r3, [r7, #14]
 80010d0:	3301      	adds	r3, #1
 80010d2:	81fb      	strh	r3, [r7, #14]
 80010d4:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <lcd_Clear+0x60>)
 80010d6:	881b      	ldrh	r3, [r3, #0]
 80010d8:	89fa      	ldrh	r2, [r7, #14]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d3e8      	bcc.n	80010b0 <lcd_Clear+0x28>
		}
	}
}
 80010de:	bf00      	nop
 80010e0:	bf00      	nop
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000378 	.word	0x20000378

080010ec <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	80fb      	strh	r3, [r7, #6]
 80010f6:	460b      	mov	r3, r1
 80010f8:	80bb      	strh	r3, [r7, #4]
 80010fa:	4613      	mov	r3, r2
 80010fc:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 80010fe:	88bb      	ldrh	r3, [r7, #4]
 8001100:	88fa      	ldrh	r2, [r7, #6]
 8001102:	88b9      	ldrh	r1, [r7, #4]
 8001104:	88f8      	ldrh	r0, [r7, #6]
 8001106:	f7ff ff73 	bl	8000ff0 <lcd_AddressSet>
	LCD_WR_DATA(color);
 800110a:	887b      	ldrh	r3, [r7, #2]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff4d 	bl	8000fac <LCD_WR_DATA>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 800111c:	b590      	push	{r4, r7, lr}
 800111e:	b087      	sub	sp, #28
 8001120:	af00      	add	r7, sp, #0
 8001122:	4604      	mov	r4, r0
 8001124:	4608      	mov	r0, r1
 8001126:	4611      	mov	r1, r2
 8001128:	461a      	mov	r2, r3
 800112a:	4623      	mov	r3, r4
 800112c:	80fb      	strh	r3, [r7, #6]
 800112e:	4603      	mov	r3, r0
 8001130:	80bb      	strh	r3, [r7, #4]
 8001132:	460b      	mov	r3, r1
 8001134:	70fb      	strb	r3, [r7, #3]
 8001136:	4613      	mov	r3, r2
 8001138:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 800113a:	2300      	movs	r3, #0
 800113c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 800113e:	88fb      	ldrh	r3, [r7, #6]
 8001140:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001142:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001146:	085b      	lsrs	r3, r3, #1
 8001148:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	08db      	lsrs	r3, r3, #3
 800114e:	b2db      	uxtb	r3, r3
 8001150:	461a      	mov	r2, r3
 8001152:	7bfb      	ldrb	r3, [r7, #15]
 8001154:	f003 0307 	and.w	r3, r3, #7
 8001158:	b2db      	uxtb	r3, r3
 800115a:	2b00      	cmp	r3, #0
 800115c:	bf14      	ite	ne
 800115e:	2301      	movne	r3, #1
 8001160:	2300      	moveq	r3, #0
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4413      	add	r3, r2
 8001166:	b29a      	uxth	r2, r3
 8001168:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800116c:	b29b      	uxth	r3, r3
 800116e:	fb12 f303 	smulbb	r3, r2, r3
 8001172:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001174:	78fb      	ldrb	r3, [r7, #3]
 8001176:	3b20      	subs	r3, #32
 8001178:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 800117a:	7bfb      	ldrb	r3, [r7, #15]
 800117c:	b29a      	uxth	r2, r3
 800117e:	88fb      	ldrh	r3, [r7, #6]
 8001180:	4413      	add	r3, r2
 8001182:	b29b      	uxth	r3, r3
 8001184:	3b01      	subs	r3, #1
 8001186:	b29c      	uxth	r4, r3
 8001188:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800118c:	b29a      	uxth	r2, r3
 800118e:	88bb      	ldrh	r3, [r7, #4]
 8001190:	4413      	add	r3, r2
 8001192:	b29b      	uxth	r3, r3
 8001194:	3b01      	subs	r3, #1
 8001196:	b29b      	uxth	r3, r3
 8001198:	88b9      	ldrh	r1, [r7, #4]
 800119a:	88f8      	ldrh	r0, [r7, #6]
 800119c:	4622      	mov	r2, r4
 800119e:	f7ff ff27 	bl	8000ff0 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	827b      	strh	r3, [r7, #18]
 80011a6:	e07a      	b.n	800129e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80011a8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011ac:	2b0c      	cmp	r3, #12
 80011ae:	d028      	beq.n	8001202 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 80011b0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011b4:	2b10      	cmp	r3, #16
 80011b6:	d108      	bne.n	80011ca <lcd_ShowChar+0xae>
 80011b8:	78fa      	ldrb	r2, [r7, #3]
 80011ba:	8a7b      	ldrh	r3, [r7, #18]
 80011bc:	493c      	ldr	r1, [pc, #240]	; (80012b0 <lcd_ShowChar+0x194>)
 80011be:	0112      	lsls	r2, r2, #4
 80011c0:	440a      	add	r2, r1
 80011c2:	4413      	add	r3, r2
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	75fb      	strb	r3, [r7, #23]
 80011c8:	e01b      	b.n	8001202 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 80011ca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011ce:	2b18      	cmp	r3, #24
 80011d0:	d10b      	bne.n	80011ea <lcd_ShowChar+0xce>
 80011d2:	78fa      	ldrb	r2, [r7, #3]
 80011d4:	8a79      	ldrh	r1, [r7, #18]
 80011d6:	4837      	ldr	r0, [pc, #220]	; (80012b4 <lcd_ShowChar+0x198>)
 80011d8:	4613      	mov	r3, r2
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	4413      	add	r3, r2
 80011de:	011b      	lsls	r3, r3, #4
 80011e0:	4403      	add	r3, r0
 80011e2:	440b      	add	r3, r1
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	75fb      	strb	r3, [r7, #23]
 80011e8:	e00b      	b.n	8001202 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 80011ea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011ee:	2b20      	cmp	r3, #32
 80011f0:	d15a      	bne.n	80012a8 <lcd_ShowChar+0x18c>
 80011f2:	78fa      	ldrb	r2, [r7, #3]
 80011f4:	8a7b      	ldrh	r3, [r7, #18]
 80011f6:	4930      	ldr	r1, [pc, #192]	; (80012b8 <lcd_ShowChar+0x19c>)
 80011f8:	0192      	lsls	r2, r2, #6
 80011fa:	440a      	add	r2, r1
 80011fc:	4413      	add	r3, r2
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001202:	2300      	movs	r3, #0
 8001204:	75bb      	strb	r3, [r7, #22]
 8001206:	e044      	b.n	8001292 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001208:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800120c:	2b00      	cmp	r3, #0
 800120e:	d120      	bne.n	8001252 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001210:	7dfa      	ldrb	r2, [r7, #23]
 8001212:	7dbb      	ldrb	r3, [r7, #22]
 8001214:	fa42 f303 	asr.w	r3, r2, r3
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	2b00      	cmp	r3, #0
 800121e:	d004      	beq.n	800122a <lcd_ShowChar+0x10e>
 8001220:	883b      	ldrh	r3, [r7, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff fec2 	bl	8000fac <LCD_WR_DATA>
 8001228:	e003      	b.n	8001232 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 800122a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff febd 	bl	8000fac <LCD_WR_DATA>
				m++;
 8001232:	7d7b      	ldrb	r3, [r7, #21]
 8001234:	3301      	adds	r3, #1
 8001236:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001238:	7d7b      	ldrb	r3, [r7, #21]
 800123a:	7bfa      	ldrb	r2, [r7, #15]
 800123c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001240:	fb02 f201 	mul.w	r2, r2, r1
 8001244:	1a9b      	subs	r3, r3, r2
 8001246:	b2db      	uxtb	r3, r3
 8001248:	2b00      	cmp	r3, #0
 800124a:	d11f      	bne.n	800128c <lcd_ShowChar+0x170>
				{
					m=0;
 800124c:	2300      	movs	r3, #0
 800124e:	757b      	strb	r3, [r7, #21]
					break;
 8001250:	e022      	b.n	8001298 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001252:	7dfa      	ldrb	r2, [r7, #23]
 8001254:	7dbb      	ldrb	r3, [r7, #22]
 8001256:	fa42 f303 	asr.w	r3, r2, r3
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	2b00      	cmp	r3, #0
 8001260:	d005      	beq.n	800126e <lcd_ShowChar+0x152>
 8001262:	883a      	ldrh	r2, [r7, #0]
 8001264:	88b9      	ldrh	r1, [r7, #4]
 8001266:	88fb      	ldrh	r3, [r7, #6]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff ff3f 	bl	80010ec <lcd_DrawPoint>
				x++;
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	3301      	adds	r3, #1
 8001272:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001274:	88fa      	ldrh	r2, [r7, #6]
 8001276:	8a3b      	ldrh	r3, [r7, #16]
 8001278:	1ad2      	subs	r2, r2, r3
 800127a:	7bfb      	ldrb	r3, [r7, #15]
 800127c:	429a      	cmp	r2, r3
 800127e:	d105      	bne.n	800128c <lcd_ShowChar+0x170>
				{
					x=x0;
 8001280:	8a3b      	ldrh	r3, [r7, #16]
 8001282:	80fb      	strh	r3, [r7, #6]
					y++;
 8001284:	88bb      	ldrh	r3, [r7, #4]
 8001286:	3301      	adds	r3, #1
 8001288:	80bb      	strh	r3, [r7, #4]
					break;
 800128a:	e005      	b.n	8001298 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 800128c:	7dbb      	ldrb	r3, [r7, #22]
 800128e:	3301      	adds	r3, #1
 8001290:	75bb      	strb	r3, [r7, #22]
 8001292:	7dbb      	ldrb	r3, [r7, #22]
 8001294:	2b07      	cmp	r3, #7
 8001296:	d9b7      	bls.n	8001208 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001298:	8a7b      	ldrh	r3, [r7, #18]
 800129a:	3301      	adds	r3, #1
 800129c:	827b      	strh	r3, [r7, #18]
 800129e:	8a7a      	ldrh	r2, [r7, #18]
 80012a0:	89bb      	ldrh	r3, [r7, #12]
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d380      	bcc.n	80011a8 <lcd_ShowChar+0x8c>
 80012a6:	e000      	b.n	80012aa <lcd_ShowChar+0x18e>
		else return;
 80012a8:	bf00      	nop
				}
			}
		}
	}
}
 80012aa:	371c      	adds	r7, #28
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd90      	pop	{r4, r7, pc}
 80012b0:	08008710 	.word	0x08008710
 80012b4:	08008d00 	.word	0x08008d00
 80012b8:	08009ed0 	.word	0x08009ed0

080012bc <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	091b      	lsrs	r3, r3, #4
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	f003 0303 	and.w	r3, r3, #3
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d007      	beq.n	80012e6 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 80012d6:	4b0a      	ldr	r3, [pc, #40]	; (8001300 <lcd_SetDir+0x44>)
 80012d8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80012dc:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 80012de:	4b08      	ldr	r3, [pc, #32]	; (8001300 <lcd_SetDir+0x44>)
 80012e0:	22f0      	movs	r2, #240	; 0xf0
 80012e2:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 80012e4:	e006      	b.n	80012f4 <lcd_SetDir+0x38>
		lcddev.width=240;
 80012e6:	4b06      	ldr	r3, [pc, #24]	; (8001300 <lcd_SetDir+0x44>)
 80012e8:	22f0      	movs	r2, #240	; 0xf0
 80012ea:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 80012ec:	4b04      	ldr	r3, [pc, #16]	; (8001300 <lcd_SetDir+0x44>)
 80012ee:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80012f2:	805a      	strh	r2, [r3, #2]
}
 80012f4:	bf00      	nop
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	20000378 	.word	0x20000378

08001304 <lcd_init>:


void lcd_init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001308:	2200      	movs	r2, #0
 800130a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800130e:	48aa      	ldr	r0, [pc, #680]	; (80015b8 <lcd_init+0x2b4>)
 8001310:	f002 fbd2 	bl	8003ab8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001314:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001318:	f001 f8e8 	bl	80024ec <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 800131c:	2201      	movs	r2, #1
 800131e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001322:	48a5      	ldr	r0, [pc, #660]	; (80015b8 <lcd_init+0x2b4>)
 8001324:	f002 fbc8 	bl	8003ab8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001328:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800132c:	f001 f8de 	bl	80024ec <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001330:	2000      	movs	r0, #0
 8001332:	f7ff ffc3 	bl	80012bc <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001336:	20d3      	movs	r0, #211	; 0xd3
 8001338:	f7ff fe28 	bl	8000f8c <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 800133c:	f7ff fe46 	bl	8000fcc <LCD_RD_DATA>
 8001340:	4603      	mov	r3, r0
 8001342:	461a      	mov	r2, r3
 8001344:	4b9d      	ldr	r3, [pc, #628]	; (80015bc <lcd_init+0x2b8>)
 8001346:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001348:	f7ff fe40 	bl	8000fcc <LCD_RD_DATA>
 800134c:	4603      	mov	r3, r0
 800134e:	461a      	mov	r2, r3
 8001350:	4b9a      	ldr	r3, [pc, #616]	; (80015bc <lcd_init+0x2b8>)
 8001352:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001354:	f7ff fe3a 	bl	8000fcc <LCD_RD_DATA>
 8001358:	4603      	mov	r3, r0
 800135a:	461a      	mov	r2, r3
 800135c:	4b97      	ldr	r3, [pc, #604]	; (80015bc <lcd_init+0x2b8>)
 800135e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001360:	4b96      	ldr	r3, [pc, #600]	; (80015bc <lcd_init+0x2b8>)
 8001362:	889b      	ldrh	r3, [r3, #4]
 8001364:	021b      	lsls	r3, r3, #8
 8001366:	b29a      	uxth	r2, r3
 8001368:	4b94      	ldr	r3, [pc, #592]	; (80015bc <lcd_init+0x2b8>)
 800136a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 800136c:	f7ff fe2e 	bl	8000fcc <LCD_RD_DATA>
 8001370:	4603      	mov	r3, r0
 8001372:	461a      	mov	r2, r3
 8001374:	4b91      	ldr	r3, [pc, #580]	; (80015bc <lcd_init+0x2b8>)
 8001376:	889b      	ldrh	r3, [r3, #4]
 8001378:	4313      	orrs	r3, r2
 800137a:	b29a      	uxth	r2, r3
 800137c:	4b8f      	ldr	r3, [pc, #572]	; (80015bc <lcd_init+0x2b8>)
 800137e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001380:	20cf      	movs	r0, #207	; 0xcf
 8001382:	f7ff fe03 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001386:	2000      	movs	r0, #0
 8001388:	f7ff fe10 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 800138c:	20c1      	movs	r0, #193	; 0xc1
 800138e:	f7ff fe0d 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001392:	2030      	movs	r0, #48	; 0x30
 8001394:	f7ff fe0a 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001398:	20ed      	movs	r0, #237	; 0xed
 800139a:	f7ff fdf7 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800139e:	2064      	movs	r0, #100	; 0x64
 80013a0:	f7ff fe04 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80013a4:	2003      	movs	r0, #3
 80013a6:	f7ff fe01 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80013aa:	2012      	movs	r0, #18
 80013ac:	f7ff fdfe 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80013b0:	2081      	movs	r0, #129	; 0x81
 80013b2:	f7ff fdfb 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80013b6:	20e8      	movs	r0, #232	; 0xe8
 80013b8:	f7ff fde8 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80013bc:	2085      	movs	r0, #133	; 0x85
 80013be:	f7ff fdf5 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80013c2:	2010      	movs	r0, #16
 80013c4:	f7ff fdf2 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80013c8:	207a      	movs	r0, #122	; 0x7a
 80013ca:	f7ff fdef 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80013ce:	20cb      	movs	r0, #203	; 0xcb
 80013d0:	f7ff fddc 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80013d4:	2039      	movs	r0, #57	; 0x39
 80013d6:	f7ff fde9 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80013da:	202c      	movs	r0, #44	; 0x2c
 80013dc:	f7ff fde6 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80013e0:	2000      	movs	r0, #0
 80013e2:	f7ff fde3 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80013e6:	2034      	movs	r0, #52	; 0x34
 80013e8:	f7ff fde0 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80013ec:	2002      	movs	r0, #2
 80013ee:	f7ff fddd 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 80013f2:	20f7      	movs	r0, #247	; 0xf7
 80013f4:	f7ff fdca 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 80013f8:	2020      	movs	r0, #32
 80013fa:	f7ff fdd7 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 80013fe:	20ea      	movs	r0, #234	; 0xea
 8001400:	f7ff fdc4 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001404:	2000      	movs	r0, #0
 8001406:	f7ff fdd1 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800140a:	2000      	movs	r0, #0
 800140c:	f7ff fdce 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001410:	20c0      	movs	r0, #192	; 0xc0
 8001412:	f7ff fdbb 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001416:	201b      	movs	r0, #27
 8001418:	f7ff fdc8 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 800141c:	20c1      	movs	r0, #193	; 0xc1
 800141e:	f7ff fdb5 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001422:	2001      	movs	r0, #1
 8001424:	f7ff fdc2 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001428:	20c5      	movs	r0, #197	; 0xc5
 800142a:	f7ff fdaf 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800142e:	2030      	movs	r0, #48	; 0x30
 8001430:	f7ff fdbc 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001434:	2030      	movs	r0, #48	; 0x30
 8001436:	f7ff fdb9 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800143a:	20c7      	movs	r0, #199	; 0xc7
 800143c:	f7ff fda6 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001440:	20b7      	movs	r0, #183	; 0xb7
 8001442:	f7ff fdb3 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001446:	2036      	movs	r0, #54	; 0x36
 8001448:	f7ff fda0 	bl	8000f8c <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 800144c:	2008      	movs	r0, #8
 800144e:	f7ff fdad 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001452:	203a      	movs	r0, #58	; 0x3a
 8001454:	f7ff fd9a 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001458:	2055      	movs	r0, #85	; 0x55
 800145a:	f7ff fda7 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800145e:	20b1      	movs	r0, #177	; 0xb1
 8001460:	f7ff fd94 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001464:	2000      	movs	r0, #0
 8001466:	f7ff fda1 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800146a:	201a      	movs	r0, #26
 800146c:	f7ff fd9e 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001470:	20b6      	movs	r0, #182	; 0xb6
 8001472:	f7ff fd8b 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001476:	200a      	movs	r0, #10
 8001478:	f7ff fd98 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800147c:	20a2      	movs	r0, #162	; 0xa2
 800147e:	f7ff fd95 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001482:	20f2      	movs	r0, #242	; 0xf2
 8001484:	f7ff fd82 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001488:	2000      	movs	r0, #0
 800148a:	f7ff fd8f 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800148e:	2026      	movs	r0, #38	; 0x26
 8001490:	f7ff fd7c 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001494:	2001      	movs	r0, #1
 8001496:	f7ff fd89 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800149a:	20e0      	movs	r0, #224	; 0xe0
 800149c:	f7ff fd76 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80014a0:	200f      	movs	r0, #15
 80014a2:	f7ff fd83 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80014a6:	202a      	movs	r0, #42	; 0x2a
 80014a8:	f7ff fd80 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80014ac:	2028      	movs	r0, #40	; 0x28
 80014ae:	f7ff fd7d 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80014b2:	2008      	movs	r0, #8
 80014b4:	f7ff fd7a 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80014b8:	200e      	movs	r0, #14
 80014ba:	f7ff fd77 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80014be:	2008      	movs	r0, #8
 80014c0:	f7ff fd74 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80014c4:	2054      	movs	r0, #84	; 0x54
 80014c6:	f7ff fd71 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80014ca:	20a9      	movs	r0, #169	; 0xa9
 80014cc:	f7ff fd6e 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80014d0:	2043      	movs	r0, #67	; 0x43
 80014d2:	f7ff fd6b 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80014d6:	200a      	movs	r0, #10
 80014d8:	f7ff fd68 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80014dc:	200f      	movs	r0, #15
 80014de:	f7ff fd65 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80014e2:	2000      	movs	r0, #0
 80014e4:	f7ff fd62 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80014e8:	2000      	movs	r0, #0
 80014ea:	f7ff fd5f 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80014ee:	2000      	movs	r0, #0
 80014f0:	f7ff fd5c 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80014f4:	2000      	movs	r0, #0
 80014f6:	f7ff fd59 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80014fa:	20e1      	movs	r0, #225	; 0xe1
 80014fc:	f7ff fd46 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001500:	2000      	movs	r0, #0
 8001502:	f7ff fd53 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001506:	2015      	movs	r0, #21
 8001508:	f7ff fd50 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 800150c:	2017      	movs	r0, #23
 800150e:	f7ff fd4d 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001512:	2007      	movs	r0, #7
 8001514:	f7ff fd4a 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001518:	2011      	movs	r0, #17
 800151a:	f7ff fd47 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800151e:	2006      	movs	r0, #6
 8001520:	f7ff fd44 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001524:	202b      	movs	r0, #43	; 0x2b
 8001526:	f7ff fd41 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800152a:	2056      	movs	r0, #86	; 0x56
 800152c:	f7ff fd3e 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001530:	203c      	movs	r0, #60	; 0x3c
 8001532:	f7ff fd3b 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001536:	2005      	movs	r0, #5
 8001538:	f7ff fd38 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800153c:	2010      	movs	r0, #16
 800153e:	f7ff fd35 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001542:	200f      	movs	r0, #15
 8001544:	f7ff fd32 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001548:	203f      	movs	r0, #63	; 0x3f
 800154a:	f7ff fd2f 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800154e:	203f      	movs	r0, #63	; 0x3f
 8001550:	f7ff fd2c 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001554:	200f      	movs	r0, #15
 8001556:	f7ff fd29 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800155a:	202b      	movs	r0, #43	; 0x2b
 800155c:	f7ff fd16 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001560:	2000      	movs	r0, #0
 8001562:	f7ff fd23 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001566:	2000      	movs	r0, #0
 8001568:	f7ff fd20 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800156c:	2001      	movs	r0, #1
 800156e:	f7ff fd1d 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001572:	203f      	movs	r0, #63	; 0x3f
 8001574:	f7ff fd1a 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001578:	202a      	movs	r0, #42	; 0x2a
 800157a:	f7ff fd07 	bl	8000f8c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800157e:	2000      	movs	r0, #0
 8001580:	f7ff fd14 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001584:	2000      	movs	r0, #0
 8001586:	f7ff fd11 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800158a:	2000      	movs	r0, #0
 800158c:	f7ff fd0e 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001590:	20ef      	movs	r0, #239	; 0xef
 8001592:	f7ff fd0b 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001596:	2011      	movs	r0, #17
 8001598:	f7ff fcf8 	bl	8000f8c <LCD_WR_REG>
	HAL_Delay(120);
 800159c:	2078      	movs	r0, #120	; 0x78
 800159e:	f000 ffa5 	bl	80024ec <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 80015a2:	2029      	movs	r0, #41	; 0x29
 80015a4:	f7ff fcf2 	bl	8000f8c <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80015a8:	2201      	movs	r2, #1
 80015aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015ae:	4804      	ldr	r0, [pc, #16]	; (80015c0 <lcd_init+0x2bc>)
 80015b0:	f002 fa82 	bl	8003ab8 <HAL_GPIO_WritePin>
}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40020800 	.word	0x40020800
 80015bc:	20000378 	.word	0x20000378
 80015c0:	40020000 	.word	0x40020000

080015c4 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80015c4:	b590      	push	{r4, r7, lr}
 80015c6:	b08b      	sub	sp, #44	; 0x2c
 80015c8:	af04      	add	r7, sp, #16
 80015ca:	60ba      	str	r2, [r7, #8]
 80015cc:	461a      	mov	r2, r3
 80015ce:	4603      	mov	r3, r0
 80015d0:	81fb      	strh	r3, [r7, #14]
 80015d2:	460b      	mov	r3, r1
 80015d4:	81bb      	strh	r3, [r7, #12]
 80015d6:	4613      	mov	r3, r2
 80015d8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80015da:	89fb      	ldrh	r3, [r7, #14]
 80015dc:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 80015de:	2300      	movs	r3, #0
 80015e0:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 80015e2:	e048      	b.n	8001676 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80015e4:	7dfb      	ldrb	r3, [r7, #23]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d145      	bne.n	8001676 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80015ea:	89fa      	ldrh	r2, [r7, #14]
 80015ec:	4b26      	ldr	r3, [pc, #152]	; (8001688 <lcd_ShowStr+0xc4>)
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	4619      	mov	r1, r3
 80015f2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015f6:	085b      	lsrs	r3, r3, #1
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	1acb      	subs	r3, r1, r3
 80015fc:	429a      	cmp	r2, r3
 80015fe:	dc3f      	bgt.n	8001680 <lcd_ShowStr+0xbc>
 8001600:	89ba      	ldrh	r2, [r7, #12]
 8001602:	4b21      	ldr	r3, [pc, #132]	; (8001688 <lcd_ShowStr+0xc4>)
 8001604:	885b      	ldrh	r3, [r3, #2]
 8001606:	4619      	mov	r1, r3
 8001608:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800160c:	1acb      	subs	r3, r1, r3
 800160e:	429a      	cmp	r2, r3
 8001610:	dc36      	bgt.n	8001680 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b80      	cmp	r3, #128	; 0x80
 8001618:	d902      	bls.n	8001620 <lcd_ShowStr+0x5c>
 800161a:	2301      	movs	r3, #1
 800161c:	75fb      	strb	r3, [r7, #23]
 800161e:	e02a      	b.n	8001676 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b0d      	cmp	r3, #13
 8001626:	d10b      	bne.n	8001640 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001628:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800162c:	b29a      	uxth	r2, r3
 800162e:	89bb      	ldrh	r3, [r7, #12]
 8001630:	4413      	add	r3, r2
 8001632:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001634:	8abb      	ldrh	r3, [r7, #20]
 8001636:	81fb      	strh	r3, [r7, #14]
					str++;
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	3301      	adds	r3, #1
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	e017      	b.n	8001670 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	781a      	ldrb	r2, [r3, #0]
 8001644:	88fc      	ldrh	r4, [r7, #6]
 8001646:	89b9      	ldrh	r1, [r7, #12]
 8001648:	89f8      	ldrh	r0, [r7, #14]
 800164a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800164e:	9302      	str	r3, [sp, #8]
 8001650:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001654:	9301      	str	r3, [sp, #4]
 8001656:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001658:	9300      	str	r3, [sp, #0]
 800165a:	4623      	mov	r3, r4
 800165c:	f7ff fd5e 	bl	800111c <lcd_ShowChar>
					x+=sizey/2;
 8001660:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001664:	085b      	lsrs	r3, r3, #1
 8001666:	b2db      	uxtb	r3, r3
 8001668:	b29a      	uxth	r2, r3
 800166a:	89fb      	ldrh	r3, [r7, #14]
 800166c:	4413      	add	r3, r2
 800166e:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	3301      	adds	r3, #1
 8001674:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1b2      	bne.n	80015e4 <lcd_ShowStr+0x20>
 800167e:	e000      	b.n	8001682 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001680:	bf00      	nop
			}
		}
	}
}
 8001682:	371c      	adds	r7, #28
 8001684:	46bd      	mov	sp, r7
 8001686:	bd90      	pop	{r4, r7, pc}
 8001688:	20000378 	.word	0x20000378

0800168c <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001690:	4b3f      	ldr	r3, [pc, #252]	; (8001790 <led7_Scan+0x104>)
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	b2db      	uxtb	r3, r3
 8001696:	b29a      	uxth	r2, r3
 8001698:	4b3d      	ldr	r3, [pc, #244]	; (8001790 <led7_Scan+0x104>)
 800169a:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 800169c:	4b3d      	ldr	r3, [pc, #244]	; (8001794 <led7_Scan+0x108>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a3d      	ldr	r2, [pc, #244]	; (8001798 <led7_Scan+0x10c>)
 80016a2:	5cd3      	ldrb	r3, [r2, r3]
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	4b39      	ldr	r3, [pc, #228]	; (8001790 <led7_Scan+0x104>)
 80016aa:	881b      	ldrh	r3, [r3, #0]
 80016ac:	b21b      	sxth	r3, r3
 80016ae:	4313      	orrs	r3, r2
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	b29a      	uxth	r2, r3
 80016b4:	4b36      	ldr	r3, [pc, #216]	; (8001790 <led7_Scan+0x104>)
 80016b6:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80016b8:	4b36      	ldr	r3, [pc, #216]	; (8001794 <led7_Scan+0x108>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b03      	cmp	r3, #3
 80016be:	d847      	bhi.n	8001750 <led7_Scan+0xc4>
 80016c0:	a201      	add	r2, pc, #4	; (adr r2, 80016c8 <led7_Scan+0x3c>)
 80016c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c6:	bf00      	nop
 80016c8:	080016d9 	.word	0x080016d9
 80016cc:	080016f7 	.word	0x080016f7
 80016d0:	08001715 	.word	0x08001715
 80016d4:	08001733 	.word	0x08001733
	case 0:
		spi_buffer |= 0x00b0;
 80016d8:	4b2d      	ldr	r3, [pc, #180]	; (8001790 <led7_Scan+0x104>)
 80016da:	881b      	ldrh	r3, [r3, #0]
 80016dc:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	4b2b      	ldr	r3, [pc, #172]	; (8001790 <led7_Scan+0x104>)
 80016e4:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 80016e6:	4b2a      	ldr	r3, [pc, #168]	; (8001790 <led7_Scan+0x104>)
 80016e8:	881b      	ldrh	r3, [r3, #0]
 80016ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	4b27      	ldr	r3, [pc, #156]	; (8001790 <led7_Scan+0x104>)
 80016f2:	801a      	strh	r2, [r3, #0]
		break;
 80016f4:	e02d      	b.n	8001752 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 80016f6:	4b26      	ldr	r3, [pc, #152]	; (8001790 <led7_Scan+0x104>)
 80016f8:	881b      	ldrh	r3, [r3, #0]
 80016fa:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 80016fe:	b29a      	uxth	r2, r3
 8001700:	4b23      	ldr	r3, [pc, #140]	; (8001790 <led7_Scan+0x104>)
 8001702:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8001704:	4b22      	ldr	r3, [pc, #136]	; (8001790 <led7_Scan+0x104>)
 8001706:	881b      	ldrh	r3, [r3, #0]
 8001708:	f023 0320 	bic.w	r3, r3, #32
 800170c:	b29a      	uxth	r2, r3
 800170e:	4b20      	ldr	r3, [pc, #128]	; (8001790 <led7_Scan+0x104>)
 8001710:	801a      	strh	r2, [r3, #0]
		break;
 8001712:	e01e      	b.n	8001752 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8001714:	4b1e      	ldr	r3, [pc, #120]	; (8001790 <led7_Scan+0x104>)
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800171c:	b29a      	uxth	r2, r3
 800171e:	4b1c      	ldr	r3, [pc, #112]	; (8001790 <led7_Scan+0x104>)
 8001720:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8001722:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <led7_Scan+0x104>)
 8001724:	881b      	ldrh	r3, [r3, #0]
 8001726:	f023 0310 	bic.w	r3, r3, #16
 800172a:	b29a      	uxth	r2, r3
 800172c:	4b18      	ldr	r3, [pc, #96]	; (8001790 <led7_Scan+0x104>)
 800172e:	801a      	strh	r2, [r3, #0]
		break;
 8001730:	e00f      	b.n	8001752 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8001732:	4b17      	ldr	r3, [pc, #92]	; (8001790 <led7_Scan+0x104>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800173a:	b29a      	uxth	r2, r3
 800173c:	4b14      	ldr	r3, [pc, #80]	; (8001790 <led7_Scan+0x104>)
 800173e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8001740:	4b13      	ldr	r3, [pc, #76]	; (8001790 <led7_Scan+0x104>)
 8001742:	881b      	ldrh	r3, [r3, #0]
 8001744:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001748:	b29a      	uxth	r2, r3
 800174a:	4b11      	ldr	r3, [pc, #68]	; (8001790 <led7_Scan+0x104>)
 800174c:	801a      	strh	r2, [r3, #0]
		break;
 800174e:	e000      	b.n	8001752 <led7_Scan+0xc6>
	default:
		break;
 8001750:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8001752:	4b10      	ldr	r3, [pc, #64]	; (8001794 <led7_Scan+0x108>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	3301      	adds	r3, #1
 8001758:	425a      	negs	r2, r3
 800175a:	f003 0303 	and.w	r3, r3, #3
 800175e:	f002 0203 	and.w	r2, r2, #3
 8001762:	bf58      	it	pl
 8001764:	4253      	negpl	r3, r2
 8001766:	4a0b      	ldr	r2, [pc, #44]	; (8001794 <led7_Scan+0x108>)
 8001768:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 800176a:	2200      	movs	r2, #0
 800176c:	2140      	movs	r1, #64	; 0x40
 800176e:	480b      	ldr	r0, [pc, #44]	; (800179c <led7_Scan+0x110>)
 8001770:	f002 f9a2 	bl	8003ab8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 8001774:	2301      	movs	r3, #1
 8001776:	2202      	movs	r2, #2
 8001778:	4905      	ldr	r1, [pc, #20]	; (8001790 <led7_Scan+0x104>)
 800177a:	4809      	ldr	r0, [pc, #36]	; (80017a0 <led7_Scan+0x114>)
 800177c:	f002 fff7 	bl	800476e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001780:	2201      	movs	r2, #1
 8001782:	2140      	movs	r1, #64	; 0x40
 8001784:	4805      	ldr	r0, [pc, #20]	; (800179c <led7_Scan+0x110>)
 8001786:	f002 f997 	bl	8003ab8 <HAL_GPIO_WritePin>
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	20000004 	.word	0x20000004
 8001794:	20000184 	.word	0x20000184
 8001798:	20000000 	.word	0x20000000
 800179c:	40021800 	.word	0x40021800
 80017a0:	200003c0 	.word	0x200003c0

080017a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017a8:	f000 fe2e 	bl	8002408 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017ac:	f000 f822 	bl	80017f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017b0:	f7ff f968 	bl	8000a84 <MX_GPIO_Init>
  MX_TIM2_Init();
 80017b4:	f000 fb06 	bl	8001dc4 <MX_TIM2_Init>
  MX_SPI1_Init();
 80017b8:	f000 f934 	bl	8001a24 <MX_SPI1_Init>
  MX_FSMC_Init();
 80017bc:	f7ff f892 	bl	80008e4 <MX_FSMC_Init>
  MX_I2C1_Init();
 80017c0:	f7ff fa8a 	bl	8000cd8 <MX_I2C1_Init>
  MX_TIM13_Init();
 80017c4:	f000 fb4a 	bl	8001e5c <MX_TIM13_Init>
  MX_DMA_Init();
 80017c8:	f7ff f86c 	bl	80008a4 <MX_DMA_Init>
  MX_ADC1_Init();
 80017cc:	f7fe fed4 	bl	8000578 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80017d0:	f000 fd10 	bl	80021f4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80017d4:	f000 fd38 	bl	8002248 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  srand((unsigned int)time(NULL));
 80017d8:	2000      	movs	r0, #0
 80017da:	f005 fdd1 	bl	8007380 <time>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4613      	mov	r3, r2
 80017e4:	4618      	mov	r0, r3
 80017e6:	f005 fd3d 	bl	8007264 <srand>
  lab8_init();
 80017ea:	f7ff faeb 	bl	8000dc4 <lab8_init>
  while (1)
  {
	  lab8_run();
 80017ee:	f7ff fb05 	bl	8000dfc <lab8_run>
 80017f2:	e7fc      	b.n	80017ee <main+0x4a>

080017f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b094      	sub	sp, #80	; 0x50
 80017f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017fa:	f107 0320 	add.w	r3, r7, #32
 80017fe:	2230      	movs	r2, #48	; 0x30
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f005 fd26 	bl	8007254 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001818:	2300      	movs	r3, #0
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <SystemClock_Config+0xcc>)
 800181e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001820:	4a27      	ldr	r2, [pc, #156]	; (80018c0 <SystemClock_Config+0xcc>)
 8001822:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001826:	6413      	str	r3, [r2, #64]	; 0x40
 8001828:	4b25      	ldr	r3, [pc, #148]	; (80018c0 <SystemClock_Config+0xcc>)
 800182a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001830:	60bb      	str	r3, [r7, #8]
 8001832:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001834:	2300      	movs	r3, #0
 8001836:	607b      	str	r3, [r7, #4]
 8001838:	4b22      	ldr	r3, [pc, #136]	; (80018c4 <SystemClock_Config+0xd0>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a21      	ldr	r2, [pc, #132]	; (80018c4 <SystemClock_Config+0xd0>)
 800183e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001842:	6013      	str	r3, [r2, #0]
 8001844:	4b1f      	ldr	r3, [pc, #124]	; (80018c4 <SystemClock_Config+0xd0>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800184c:	607b      	str	r3, [r7, #4]
 800184e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001850:	2302      	movs	r3, #2
 8001852:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001854:	2301      	movs	r3, #1
 8001856:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001858:	2310      	movs	r3, #16
 800185a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800185c:	2302      	movs	r3, #2
 800185e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001860:	2300      	movs	r3, #0
 8001862:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001864:	2308      	movs	r3, #8
 8001866:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001868:	23a8      	movs	r3, #168	; 0xa8
 800186a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800186c:	2302      	movs	r3, #2
 800186e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001870:	2304      	movs	r3, #4
 8001872:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001874:	f107 0320 	add.w	r3, r7, #32
 8001878:	4618      	mov	r0, r3
 800187a:	f002 fa7b 	bl	8003d74 <HAL_RCC_OscConfig>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001884:	f000 f831 	bl	80018ea <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001888:	230f      	movs	r3, #15
 800188a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800188c:	2302      	movs	r3, #2
 800188e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001894:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001898:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800189a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800189e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018a0:	f107 030c 	add.w	r3, r7, #12
 80018a4:	2105      	movs	r1, #5
 80018a6:	4618      	mov	r0, r3
 80018a8:	f002 fcdc 	bl	8004264 <HAL_RCC_ClockConfig>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018b2:	f000 f81a 	bl	80018ea <Error_Handler>
  }
}
 80018b6:	bf00      	nop
 80018b8:	3750      	adds	r7, #80	; 0x50
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40007000 	.word	0x40007000

080018c8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018d8:	d103      	bne.n	80018e2 <HAL_TIM_PeriodElapsedCallback+0x1a>
		timerRun();
 80018da:	f000 f867 	bl	80019ac <timerRun>
		led7_Scan();
 80018de:	f7ff fed5 	bl	800168c <led7_Scan>
	}
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018ee:	b672      	cpsid	i
}
 80018f0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018f2:	e7fe      	b.n	80018f2 <Error_Handler+0x8>

080018f4 <sensor_init>:
 */
#include "sensor.h"

uint16_t adc_receive[5];

void sensor_init(){
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 80018f8:	2205      	movs	r2, #5
 80018fa:	4903      	ldr	r1, [pc, #12]	; (8001908 <sensor_init+0x14>)
 80018fc:	4803      	ldr	r0, [pc, #12]	; (800190c <sensor_init+0x18>)
 80018fe:	f000 fe5d 	bl	80025bc <HAL_ADC_Start_DMA>
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	200003b4 	.word	0x200003b4
 800190c:	2000020c 	.word	0x2000020c

08001910 <timerInit>:
int timer_counter[TIMER_IDX] = {0};
int timer_buffer[TIMER_IDX] = {0};
int timer_flag[TIMER_IDX] = {0};
int TIMER_CYCLE = 1;

void timerInit() {
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001914:	4802      	ldr	r0, [pc, #8]	; (8001920 <timerInit+0x10>)
 8001916:	f003 fcdd 	bl	80052d4 <HAL_TIM_Base_Start_IT>
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000460 	.word	0x20000460

08001924 <setTimer>:

void setTimer(int idx, int duration) {
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
	timer_counter[idx] = duration / TIMER_CYCLE;
 800192e:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <setTimer+0x44>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	fb92 f2f3 	sdiv	r2, r2, r3
 8001938:	490c      	ldr	r1, [pc, #48]	; (800196c <setTimer+0x48>)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_buffer[idx] = duration / TIMER_CYCLE;
 8001940:	4b09      	ldr	r3, [pc, #36]	; (8001968 <setTimer+0x44>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	683a      	ldr	r2, [r7, #0]
 8001946:	fb92 f2f3 	sdiv	r2, r2, r3
 800194a:	4909      	ldr	r1, [pc, #36]	; (8001970 <setTimer+0x4c>)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[idx] = 0;
 8001952:	4a08      	ldr	r2, [pc, #32]	; (8001974 <setTimer+0x50>)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2100      	movs	r1, #0
 8001958:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	20000008 	.word	0x20000008
 800196c:	20000188 	.word	0x20000188
 8001970:	200001b0 	.word	0x200001b0
 8001974:	200001d8 	.word	0x200001d8

08001978 <checkTimerFlag>:

int checkTimerFlag(int idx) {
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	if (timer_flag[idx] == 1) {
 8001980:	4a09      	ldr	r2, [pc, #36]	; (80019a8 <checkTimerFlag+0x30>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d106      	bne.n	800199a <checkTimerFlag+0x22>
		timer_flag[idx] = 0;
 800198c:	4a06      	ldr	r2, [pc, #24]	; (80019a8 <checkTimerFlag+0x30>)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2100      	movs	r1, #0
 8001992:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8001996:	2301      	movs	r3, #1
 8001998:	e000      	b.n	800199c <checkTimerFlag+0x24>
	}
	return 0;
 800199a:	2300      	movs	r3, #0
}
 800199c:	4618      	mov	r0, r3
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	200001d8 	.word	0x200001d8

080019ac <timerRun>:

void timerRun() {
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
	for (int i = 0; i < TIMER_IDX; i++) {
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	e024      	b.n	8001a02 <timerRun+0x56>
		if (timer_counter[i] > 0) {
 80019b8:	4a17      	ldr	r2, [pc, #92]	; (8001a18 <timerRun+0x6c>)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	dd1b      	ble.n	80019fc <timerRun+0x50>
			timer_counter[i]--;
 80019c4:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <timerRun+0x6c>)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019cc:	1e5a      	subs	r2, r3, #1
 80019ce:	4912      	ldr	r1, [pc, #72]	; (8001a18 <timerRun+0x6c>)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] == 0) {
 80019d6:	4a10      	ldr	r2, [pc, #64]	; (8001a18 <timerRun+0x6c>)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d10c      	bne.n	80019fc <timerRun+0x50>
				timer_flag[i] = 1;
 80019e2:	4a0e      	ldr	r2, [pc, #56]	; (8001a1c <timerRun+0x70>)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2101      	movs	r1, #1
 80019e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				timer_counter[i] = timer_buffer[i];
 80019ec:	4a0c      	ldr	r2, [pc, #48]	; (8001a20 <timerRun+0x74>)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019f4:	4908      	ldr	r1, [pc, #32]	; (8001a18 <timerRun+0x6c>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < TIMER_IDX; i++) {
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3301      	adds	r3, #1
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2b09      	cmp	r3, #9
 8001a06:	ddd7      	ble.n	80019b8 <timerRun+0xc>
			}
		}
	}
}
 8001a08:	bf00      	nop
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	20000188 	.word	0x20000188
 8001a1c:	200001d8 	.word	0x200001d8
 8001a20:	200001b0 	.word	0x200001b0

08001a24 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001a28:	4b17      	ldr	r3, [pc, #92]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a2a:	4a18      	ldr	r2, [pc, #96]	; (8001a8c <MX_SPI1_Init+0x68>)
 8001a2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a2e:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a36:	4b14      	ldr	r3, [pc, #80]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a3c:	4b12      	ldr	r3, [pc, #72]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a42:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a48:	4b0f      	ldr	r3, [pc, #60]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a56:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a5c:	4b0a      	ldr	r3, [pc, #40]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a68:	4b07      	ldr	r3, [pc, #28]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a6e:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a70:	220a      	movs	r2, #10
 8001a72:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a74:	4804      	ldr	r0, [pc, #16]	; (8001a88 <MX_SPI1_Init+0x64>)
 8001a76:	f002 fdf1 	bl	800465c <HAL_SPI_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a80:	f7ff ff33 	bl	80018ea <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	200003c0 	.word	0x200003c0
 8001a8c:	40013000 	.word	0x40013000

08001a90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	; 0x28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a19      	ldr	r2, [pc, #100]	; (8001b14 <HAL_SPI_MspInit+0x84>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d12b      	bne.n	8001b0a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	4b18      	ldr	r3, [pc, #96]	; (8001b18 <HAL_SPI_MspInit+0x88>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aba:	4a17      	ldr	r2, [pc, #92]	; (8001b18 <HAL_SPI_MspInit+0x88>)
 8001abc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ac2:	4b15      	ldr	r3, [pc, #84]	; (8001b18 <HAL_SPI_MspInit+0x88>)
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <HAL_SPI_MspInit+0x88>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	4a10      	ldr	r2, [pc, #64]	; (8001b18 <HAL_SPI_MspInit+0x88>)
 8001ad8:	f043 0302 	orr.w	r3, r3, #2
 8001adc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ade:	4b0e      	ldr	r3, [pc, #56]	; (8001b18 <HAL_SPI_MspInit+0x88>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001aea:	2338      	movs	r3, #56	; 0x38
 8001aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aee:	2302      	movs	r3, #2
 8001af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af6:	2303      	movs	r3, #3
 8001af8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001afa:	2305      	movs	r3, #5
 8001afc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001afe:	f107 0314 	add.w	r3, r7, #20
 8001b02:	4619      	mov	r1, r3
 8001b04:	4805      	ldr	r0, [pc, #20]	; (8001b1c <HAL_SPI_MspInit+0x8c>)
 8001b06:	f001 fe3b 	bl	8003780 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001b0a:	bf00      	nop
 8001b0c:	3728      	adds	r7, #40	; 0x28
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40013000 	.word	0x40013000
 8001b18:	40023800 	.word	0x40023800
 8001b1c:	40020400 	.word	0x40020400

08001b20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	607b      	str	r3, [r7, #4]
 8001b2a:	4b10      	ldr	r3, [pc, #64]	; (8001b6c <HAL_MspInit+0x4c>)
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b2e:	4a0f      	ldr	r2, [pc, #60]	; (8001b6c <HAL_MspInit+0x4c>)
 8001b30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b34:	6453      	str	r3, [r2, #68]	; 0x44
 8001b36:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <HAL_MspInit+0x4c>)
 8001b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b3e:	607b      	str	r3, [r7, #4]
 8001b40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	603b      	str	r3, [r7, #0]
 8001b46:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <HAL_MspInit+0x4c>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4a:	4a08      	ldr	r2, [pc, #32]	; (8001b6c <HAL_MspInit+0x4c>)
 8001b4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b50:	6413      	str	r3, [r2, #64]	; 0x40
 8001b52:	4b06      	ldr	r3, [pc, #24]	; (8001b6c <HAL_MspInit+0x4c>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b5a:	603b      	str	r3, [r7, #0]
 8001b5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	40023800 	.word	0x40023800

08001b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b74:	e7fe      	b.n	8001b74 <NMI_Handler+0x4>

08001b76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b76:	b480      	push	{r7}
 8001b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7a:	e7fe      	b.n	8001b7a <HardFault_Handler+0x4>

08001b7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b80:	e7fe      	b.n	8001b80 <MemManage_Handler+0x4>

08001b82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b82:	b480      	push	{r7}
 8001b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b86:	e7fe      	b.n	8001b86 <BusFault_Handler+0x4>

08001b88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b8c:	e7fe      	b.n	8001b8c <UsageFault_Handler+0x4>

08001b8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001baa:	b480      	push	{r7}
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bbc:	f000 fc76 	bl	80024ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001bc8:	4802      	ldr	r0, [pc, #8]	; (8001bd4 <TIM2_IRQHandler+0x10>)
 8001bca:	f003 fc4c 	bl	8005466 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000460 	.word	0x20000460

08001bd8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001bdc:	4802      	ldr	r0, [pc, #8]	; (8001be8 <USART1_IRQHandler+0x10>)
 8001bde:	f004 fb87 	bl	80062f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200004a8 	.word	0x200004a8

08001bec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <USART2_IRQHandler+0x10>)
 8001bf2:	f004 fb7d 	bl	80062f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	200004ec 	.word	0x200004ec

08001c00 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c04:	4802      	ldr	r0, [pc, #8]	; (8001c10 <DMA2_Stream0_IRQHandler+0x10>)
 8001c06:	f001 fb51 	bl	80032ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000254 	.word	0x20000254

08001c14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
	return 1;
 8001c18:	2301      	movs	r3, #1
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <_kill>:

int _kill(int pid, int sig)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c2e:	f005 fae7 	bl	8007200 <__errno>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2216      	movs	r2, #22
 8001c36:	601a      	str	r2, [r3, #0]
	return -1;
 8001c38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <_exit>:

void _exit (int status)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff ffe7 	bl	8001c24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c56:	e7fe      	b.n	8001c56 <_exit+0x12>

08001c58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
 8001c68:	e00a      	b.n	8001c80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c6a:	f3af 8000 	nop.w
 8001c6e:	4601      	mov	r1, r0
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	1c5a      	adds	r2, r3, #1
 8001c74:	60ba      	str	r2, [r7, #8]
 8001c76:	b2ca      	uxtb	r2, r1
 8001c78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	617b      	str	r3, [r7, #20]
 8001c80:	697a      	ldr	r2, [r7, #20]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	dbf0      	blt.n	8001c6a <_read+0x12>
	}

return len;
 8001c88:	687b      	ldr	r3, [r7, #4]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3718      	adds	r7, #24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b086      	sub	sp, #24
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	60f8      	str	r0, [r7, #12]
 8001c9a:	60b9      	str	r1, [r7, #8]
 8001c9c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	617b      	str	r3, [r7, #20]
 8001ca2:	e009      	b.n	8001cb8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	1c5a      	adds	r2, r3, #1
 8001ca8:	60ba      	str	r2, [r7, #8]
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	617b      	str	r3, [r7, #20]
 8001cb8:	697a      	ldr	r2, [r7, #20]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	dbf1      	blt.n	8001ca4 <_write+0x12>
	}
	return len;
 8001cc0:	687b      	ldr	r3, [r7, #4]
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <_close>:

int _close(int file)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	b083      	sub	sp, #12
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
	return -1;
 8001cd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b083      	sub	sp, #12
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cf2:	605a      	str	r2, [r3, #4]
	return 0;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr

08001d02 <_isatty>:

int _isatty(int file)
{
 8001d02:	b480      	push	{r7}
 8001d04:	b083      	sub	sp, #12
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6078      	str	r0, [r7, #4]
	return 1;
 8001d0a:	2301      	movs	r3, #1
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
	return 0;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3714      	adds	r7, #20
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
	...

08001d34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d3c:	4a14      	ldr	r2, [pc, #80]	; (8001d90 <_sbrk+0x5c>)
 8001d3e:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <_sbrk+0x60>)
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d48:	4b13      	ldr	r3, [pc, #76]	; (8001d98 <_sbrk+0x64>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d102      	bne.n	8001d56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d50:	4b11      	ldr	r3, [pc, #68]	; (8001d98 <_sbrk+0x64>)
 8001d52:	4a12      	ldr	r2, [pc, #72]	; (8001d9c <_sbrk+0x68>)
 8001d54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d56:	4b10      	ldr	r3, [pc, #64]	; (8001d98 <_sbrk+0x64>)
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d207      	bcs.n	8001d74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d64:	f005 fa4c 	bl	8007200 <__errno>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	220c      	movs	r2, #12
 8001d6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d72:	e009      	b.n	8001d88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d74:	4b08      	ldr	r3, [pc, #32]	; (8001d98 <_sbrk+0x64>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d7a:	4b07      	ldr	r3, [pc, #28]	; (8001d98 <_sbrk+0x64>)
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4413      	add	r3, r2
 8001d82:	4a05      	ldr	r2, [pc, #20]	; (8001d98 <_sbrk+0x64>)
 8001d84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d86:	68fb      	ldr	r3, [r7, #12]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3718      	adds	r7, #24
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20020000 	.word	0x20020000
 8001d94:	00000400 	.word	0x00000400
 8001d98:	20000200 	.word	0x20000200
 8001d9c:	20000548 	.word	0x20000548

08001da0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001da4:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <SystemInit+0x20>)
 8001da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001daa:	4a05      	ldr	r2, [pc, #20]	; (8001dc0 <SystemInit+0x20>)
 8001dac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001db0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dca:	f107 0308 	add.w	r3, r7, #8
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	605a      	str	r2, [r3, #4]
 8001dd4:	609a      	str	r2, [r3, #8]
 8001dd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd8:	463b      	mov	r3, r7
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001de0:	4b1d      	ldr	r3, [pc, #116]	; (8001e58 <MX_TIM2_Init+0x94>)
 8001de2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001de6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8001de8:	4b1b      	ldr	r3, [pc, #108]	; (8001e58 <MX_TIM2_Init+0x94>)
 8001dea:	f240 3247 	movw	r2, #839	; 0x347
 8001dee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df0:	4b19      	ldr	r3, [pc, #100]	; (8001e58 <MX_TIM2_Init+0x94>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001df6:	4b18      	ldr	r3, [pc, #96]	; (8001e58 <MX_TIM2_Init+0x94>)
 8001df8:	2263      	movs	r2, #99	; 0x63
 8001dfa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dfc:	4b16      	ldr	r3, [pc, #88]	; (8001e58 <MX_TIM2_Init+0x94>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e02:	4b15      	ldr	r3, [pc, #84]	; (8001e58 <MX_TIM2_Init+0x94>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e08:	4813      	ldr	r0, [pc, #76]	; (8001e58 <MX_TIM2_Init+0x94>)
 8001e0a:	f003 fa13 	bl	8005234 <HAL_TIM_Base_Init>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001e14:	f7ff fd69 	bl	80018ea <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e1e:	f107 0308 	add.w	r3, r7, #8
 8001e22:	4619      	mov	r1, r3
 8001e24:	480c      	ldr	r0, [pc, #48]	; (8001e58 <MX_TIM2_Init+0x94>)
 8001e26:	f003 fce9 	bl	80057fc <HAL_TIM_ConfigClockSource>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001e30:	f7ff fd5b 	bl	80018ea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e34:	2300      	movs	r3, #0
 8001e36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e3c:	463b      	mov	r3, r7
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4805      	ldr	r0, [pc, #20]	; (8001e58 <MX_TIM2_Init+0x94>)
 8001e42:	f004 f8b5 	bl	8005fb0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001e4c:	f7ff fd4d 	bl	80018ea <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e50:	bf00      	nop
 8001e52:	3718      	adds	r7, #24
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000460 	.word	0x20000460

08001e5c <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b088      	sub	sp, #32
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e62:	1d3b      	adds	r3, r7, #4
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]
 8001e70:	615a      	str	r2, [r3, #20]
 8001e72:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001e74:	4b1e      	ldr	r3, [pc, #120]	; (8001ef0 <MX_TIM13_Init+0x94>)
 8001e76:	4a1f      	ldr	r2, [pc, #124]	; (8001ef4 <MX_TIM13_Init+0x98>)
 8001e78:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8001e7a:	4b1d      	ldr	r3, [pc, #116]	; (8001ef0 <MX_TIM13_Init+0x94>)
 8001e7c:	f240 3247 	movw	r2, #839	; 0x347
 8001e80:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e82:	4b1b      	ldr	r3, [pc, #108]	; (8001ef0 <MX_TIM13_Init+0x94>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8001e88:	4b19      	ldr	r3, [pc, #100]	; (8001ef0 <MX_TIM13_Init+0x94>)
 8001e8a:	2263      	movs	r2, #99	; 0x63
 8001e8c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e8e:	4b18      	ldr	r3, [pc, #96]	; (8001ef0 <MX_TIM13_Init+0x94>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e94:	4b16      	ldr	r3, [pc, #88]	; (8001ef0 <MX_TIM13_Init+0x94>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001e9a:	4815      	ldr	r0, [pc, #84]	; (8001ef0 <MX_TIM13_Init+0x94>)
 8001e9c:	f003 f9ca 	bl	8005234 <HAL_TIM_Base_Init>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8001ea6:	f7ff fd20 	bl	80018ea <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001eaa:	4811      	ldr	r0, [pc, #68]	; (8001ef0 <MX_TIM13_Init+0x94>)
 8001eac:	f003 fa82 	bl	80053b4 <HAL_TIM_PWM_Init>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8001eb6:	f7ff fd18 	bl	80018ea <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eba:	2360      	movs	r3, #96	; 0x60
 8001ebc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eca:	1d3b      	adds	r3, r7, #4
 8001ecc:	2200      	movs	r2, #0
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4807      	ldr	r0, [pc, #28]	; (8001ef0 <MX_TIM13_Init+0x94>)
 8001ed2:	f003 fbd1 	bl	8005678 <HAL_TIM_PWM_ConfigChannel>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8001edc:	f7ff fd05 	bl	80018ea <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8001ee0:	4803      	ldr	r0, [pc, #12]	; (8001ef0 <MX_TIM13_Init+0x94>)
 8001ee2:	f000 f845 	bl	8001f70 <HAL_TIM_MspPostInit>

}
 8001ee6:	bf00      	nop
 8001ee8:	3720      	adds	r7, #32
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000418 	.word	0x20000418
 8001ef4:	40001c00 	.word	0x40001c00

08001ef8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f08:	d116      	bne.n	8001f38 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	4b16      	ldr	r3, [pc, #88]	; (8001f68 <HAL_TIM_Base_MspInit+0x70>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	4a15      	ldr	r2, [pc, #84]	; (8001f68 <HAL_TIM_Base_MspInit+0x70>)
 8001f14:	f043 0301 	orr.w	r3, r3, #1
 8001f18:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1a:	4b13      	ldr	r3, [pc, #76]	; (8001f68 <HAL_TIM_Base_MspInit+0x70>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f26:	2200      	movs	r2, #0
 8001f28:	2100      	movs	r1, #0
 8001f2a:	201c      	movs	r0, #28
 8001f2c:	f000 ffef 	bl	8002f0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f30:	201c      	movs	r0, #28
 8001f32:	f001 f808 	bl	8002f46 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8001f36:	e012      	b.n	8001f5e <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a0b      	ldr	r2, [pc, #44]	; (8001f6c <HAL_TIM_Base_MspInit+0x74>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d10d      	bne.n	8001f5e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <HAL_TIM_Base_MspInit+0x70>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	4a07      	ldr	r2, [pc, #28]	; (8001f68 <HAL_TIM_Base_MspInit+0x70>)
 8001f4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f50:	6413      	str	r3, [r2, #64]	; 0x40
 8001f52:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <HAL_TIM_Base_MspInit+0x70>)
 8001f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	68bb      	ldr	r3, [r7, #8]
}
 8001f5e:	bf00      	nop
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40001c00 	.word	0x40001c00

08001f70 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b088      	sub	sp, #32
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 030c 	add.w	r3, r7, #12
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a12      	ldr	r2, [pc, #72]	; (8001fd8 <HAL_TIM_MspPostInit+0x68>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d11e      	bne.n	8001fd0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	4b11      	ldr	r3, [pc, #68]	; (8001fdc <HAL_TIM_MspPostInit+0x6c>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a10      	ldr	r2, [pc, #64]	; (8001fdc <HAL_TIM_MspPostInit+0x6c>)
 8001f9c:	f043 0320 	orr.w	r3, r3, #32
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b0e      	ldr	r3, [pc, #56]	; (8001fdc <HAL_TIM_MspPostInit+0x6c>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fb2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001fc0:	2309      	movs	r3, #9
 8001fc2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fc4:	f107 030c 	add.w	r3, r7, #12
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4805      	ldr	r0, [pc, #20]	; (8001fe0 <HAL_TIM_MspPostInit+0x70>)
 8001fcc:	f001 fbd8 	bl	8003780 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8001fd0:	bf00      	nop
 8001fd2:	3720      	adds	r7, #32
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40001c00 	.word	0x40001c00
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	40021400 	.word	0x40021400

08001fe4 <uart_init_rs232>:

// Initialize a message buffer
UartContext_t ctx_uart1 = { .huart = &huart1, .rx_byte = 0, .state = STANDBY, .index = 0, .flag = 0 };
UartContext_t ctx_uart2 = { .huart = &huart2, .rx_byte = 0, .state = STANDBY, .index = 0, .flag = 0 };

void uart_init_rs232() {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(ctx_uart1.huart, &ctx_uart1.rx_byte, 1);
 8001fe8:	4b07      	ldr	r3, [pc, #28]	; (8002008 <uart_init_rs232+0x24>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2201      	movs	r2, #1
 8001fee:	4907      	ldr	r1, [pc, #28]	; (800200c <uart_init_rs232+0x28>)
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f004 f94c 	bl	800628e <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(ctx_uart2.huart, &ctx_uart2.rx_byte, 1);
 8001ff6:	4b06      	ldr	r3, [pc, #24]	; (8002010 <uart_init_rs232+0x2c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	4905      	ldr	r1, [pc, #20]	; (8002014 <uart_init_rs232+0x30>)
 8001ffe:	4618      	mov	r0, r3
 8002000:	f004 f945 	bl	800628e <HAL_UART_Receive_IT>
}
 8002004:	bf00      	nop
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20000010 	.word	0x20000010
 800200c:	20000078 	.word	0x20000078
 8002010:	20000080 	.word	0x20000080
 8002014:	200000e8 	.word	0x200000e8

08002018 <uart_Rs232SendString>:

/**
 * @brief Sends a null-terminated string over UART.
 * @param str: The C-string (const char*) to send.
 */
void uart_Rs232SendString(UartContext_t *ctx, const char *str) {
 8002018:	b590      	push	{r4, r7, lr}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(ctx->huart, (uint8_t *)str, strlen(str), 10);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681c      	ldr	r4, [r3, #0]
 8002026:	6838      	ldr	r0, [r7, #0]
 8002028:	f7fe f8d2 	bl	80001d0 <strlen>
 800202c:	4603      	mov	r3, r0
 800202e:	b29a      	uxth	r2, r3
 8002030:	230a      	movs	r3, #10
 8002032:	6839      	ldr	r1, [r7, #0]
 8002034:	4620      	mov	r0, r4
 8002036:	f004 f898 	bl	800616a <HAL_UART_Transmit>
}
 800203a:	bf00      	nop
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	bd90      	pop	{r4, r7, pc}

08002042 <uart_Rs232SendBytes>:

/**
 * @brief Sends raw bytes over UART.
 */
void uart_Rs232SendBytes(UartContext_t *ctx, uint8_t *bytes, uint16_t size) {
 8002042:	b580      	push	{r7, lr}
 8002044:	b084      	sub	sp, #16
 8002046:	af00      	add	r7, sp, #0
 8002048:	60f8      	str	r0, [r7, #12]
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	4613      	mov	r3, r2
 800204e:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit(ctx->huart, bytes, size, 10);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	6818      	ldr	r0, [r3, #0]
 8002054:	88fa      	ldrh	r2, [r7, #6]
 8002056:	230a      	movs	r3, #10
 8002058:	68b9      	ldr	r1, [r7, #8]
 800205a:	f004 f886 	bl	800616a <HAL_UART_Transmit>
}
 800205e:	bf00      	nop
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <HAL_UART_RxCpltCallback>:
    char temp_str[32];
    int len = sprintf(temp_str, "%lu.%02lu", num / 100, num % 100);
    HAL_UART_Transmit(ctx->huart, (uint8_t *)temp_str, len, 10);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
	UartContext_t *ctx = NULL;
 8002070:	2300      	movs	r3, #0
 8002072:	60fb      	str	r3, [r7, #12]
    
    if (huart->Instance == USART1) ctx = &ctx_uart1;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a0f      	ldr	r2, [pc, #60]	; (80020b8 <HAL_UART_RxCpltCallback+0x50>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d102      	bne.n	8002084 <HAL_UART_RxCpltCallback+0x1c>
 800207e:	4b0f      	ldr	r3, [pc, #60]	; (80020bc <HAL_UART_RxCpltCallback+0x54>)
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	e006      	b.n	8002092 <HAL_UART_RxCpltCallback+0x2a>
    else if (huart->Instance == USART2) ctx = &ctx_uart2;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a0d      	ldr	r2, [pc, #52]	; (80020c0 <HAL_UART_RxCpltCallback+0x58>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d101      	bne.n	8002092 <HAL_UART_RxCpltCallback+0x2a>
 800208e:	4b0d      	ldr	r3, [pc, #52]	; (80020c4 <HAL_UART_RxCpltCallback+0x5c>)
 8002090:	60fb      	str	r3, [r7, #12]
    
    if (ctx != NULL) {
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d00a      	beq.n	80020ae <HAL_UART_RxCpltCallback+0x46>
        fsm_uart(ctx);
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f000 f815 	bl	80020c8 <fsm_uart>
        HAL_UART_Receive_IT(ctx->huart, &ctx->rx_byte, 1);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	6818      	ldr	r0, [r3, #0]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	3368      	adds	r3, #104	; 0x68
 80020a6:	2201      	movs	r2, #1
 80020a8:	4619      	mov	r1, r3
 80020aa:	f004 f8f0 	bl	800628e <HAL_UART_Receive_IT>
    }
}
 80020ae:	bf00      	nop
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40011000 	.word	0x40011000
 80020bc:	20000010 	.word	0x20000010
 80020c0:	40004400 	.word	0x40004400
 80020c4:	20000080 	.word	0x20000080

080020c8 <fsm_uart>:
void reset_buffer(UartContext_t *ctx) {
    memset(ctx->msg, 0, sizeof(ctx->msg)); 
    ctx->index = 0;
}

void fsm_uart(UartContext_t *ctx) {
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
	if (ctx->huart->Instance == USART1) {
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a43      	ldr	r2, [pc, #268]	; (80021e4 <fsm_uart+0x11c>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d01f      	beq.n	800211c <fsm_uart+0x54>
        // Process data received from UART1 if needed
	}
	else if (ctx->huart->Instance == USART2) {
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a41      	ldr	r2, [pc, #260]	; (80021e8 <fsm_uart+0x120>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d119      	bne.n	800211c <fsm_uart+0x54>
		if(ctx->rx_byte == 'O') check_esp = 1;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80020ee:	2b4f      	cmp	r3, #79	; 0x4f
 80020f0:	d103      	bne.n	80020fa <fsm_uart+0x32>
 80020f2:	4b3e      	ldr	r3, [pc, #248]	; (80021ec <fsm_uart+0x124>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	701a      	strb	r2, [r3, #0]
 80020f8:	e010      	b.n	800211c <fsm_uart+0x54>
		else if(ctx->rx_byte == 'a') light_status = 0;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002100:	2b61      	cmp	r3, #97	; 0x61
 8002102:	d103      	bne.n	800210c <fsm_uart+0x44>
 8002104:	4b3a      	ldr	r3, [pc, #232]	; (80021f0 <fsm_uart+0x128>)
 8002106:	2200      	movs	r2, #0
 8002108:	701a      	strb	r2, [r3, #0]
 800210a:	e007      	b.n	800211c <fsm_uart+0x54>
		else if(ctx->rx_byte == 'A') light_status = 1;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002112:	2b41      	cmp	r3, #65	; 0x41
 8002114:	d102      	bne.n	800211c <fsm_uart+0x54>
 8002116:	4b36      	ldr	r3, [pc, #216]	; (80021f0 <fsm_uart+0x128>)
 8002118:	2201      	movs	r2, #1
 800211a:	701a      	strb	r2, [r3, #0]
	}
    switch (ctx->state) {
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002122:	2b00      	cmp	r3, #0
 8002124:	d002      	beq.n	800212c <fsm_uart+0x64>
 8002126:	2b01      	cmp	r3, #1
 8002128:	d00e      	beq.n	8002148 <fsm_uart+0x80>
 800212a:	e04d      	b.n	80021c8 <fsm_uart+0x100>
        case STANDBY:
            if (ctx->rx_byte == '!') {
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002132:	2b21      	cmp	r3, #33	; 0x21
 8002134:	d14d      	bne.n	80021d2 <fsm_uart+0x10a>
                ctx->state = STARTREAD;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2201      	movs	r2, #1
 800213a:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
                ctx->index = 0;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            }
            break;
 8002146:	e044      	b.n	80021d2 <fsm_uart+0x10a>
        case STARTREAD:
            if (ctx->rx_byte == '#') {
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800214e:	2b23      	cmp	r3, #35	; 0x23
 8002150:	d110      	bne.n	8002174 <fsm_uart+0xac>
                ctx->msg[ctx->index] = '\0';
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8002158:	461a      	mov	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	2200      	movs	r2, #0
 8002160:	711a      	strb	r2, [r3, #4]
                ctx->flag = 1;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2201      	movs	r2, #1
 8002166:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
                ctx->state = STANDBY;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
                if (ctx->index >= 99) {
                    ctx->state = STANDBY;
                    ctx->index = 0;
                }
            }
            break;
 8002172:	e030      	b.n	80021d6 <fsm_uart+0x10e>
            else if (ctx->rx_byte == '!') ctx->index = 0; 
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800217a:	2b21      	cmp	r3, #33	; 0x21
 800217c:	d104      	bne.n	8002188 <fsm_uart+0xc0>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            break;
 8002186:	e026      	b.n	80021d6 <fsm_uart+0x10e>
                ctx->msg[ctx->index] = ctx->rx_byte;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800218e:	4619      	mov	r1, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	440b      	add	r3, r1
 800219a:	711a      	strb	r2, [r3, #4]
                ctx->index++;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80021a2:	3301      	adds	r3, #1
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
                if (ctx->index >= 99) {
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80021b2:	2b62      	cmp	r3, #98	; 0x62
 80021b4:	d90f      	bls.n	80021d6 <fsm_uart+0x10e>
                    ctx->state = STANDBY;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
                    ctx->index = 0;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            break;
 80021c6:	e006      	b.n	80021d6 <fsm_uart+0x10e>
        default:
            ctx->state = STANDBY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
            break;
 80021d0:	e002      	b.n	80021d8 <fsm_uart+0x110>
            break;
 80021d2:	bf00      	nop
 80021d4:	e000      	b.n	80021d8 <fsm_uart+0x110>
            break;
 80021d6:	bf00      	nop
    }
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	40011000 	.word	0x40011000
 80021e8:	40004400 	.word	0x40004400
 80021ec:	20000180 	.word	0x20000180
 80021f0:	20000181 	.word	0x20000181

080021f4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021f8:	4b11      	ldr	r3, [pc, #68]	; (8002240 <MX_USART1_UART_Init+0x4c>)
 80021fa:	4a12      	ldr	r2, [pc, #72]	; (8002244 <MX_USART1_UART_Init+0x50>)
 80021fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021fe:	4b10      	ldr	r3, [pc, #64]	; (8002240 <MX_USART1_UART_Init+0x4c>)
 8002200:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002204:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002206:	4b0e      	ldr	r3, [pc, #56]	; (8002240 <MX_USART1_UART_Init+0x4c>)
 8002208:	2200      	movs	r2, #0
 800220a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800220c:	4b0c      	ldr	r3, [pc, #48]	; (8002240 <MX_USART1_UART_Init+0x4c>)
 800220e:	2200      	movs	r2, #0
 8002210:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002212:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <MX_USART1_UART_Init+0x4c>)
 8002214:	2200      	movs	r2, #0
 8002216:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002218:	4b09      	ldr	r3, [pc, #36]	; (8002240 <MX_USART1_UART_Init+0x4c>)
 800221a:	220c      	movs	r2, #12
 800221c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800221e:	4b08      	ldr	r3, [pc, #32]	; (8002240 <MX_USART1_UART_Init+0x4c>)
 8002220:	2200      	movs	r2, #0
 8002222:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002224:	4b06      	ldr	r3, [pc, #24]	; (8002240 <MX_USART1_UART_Init+0x4c>)
 8002226:	2200      	movs	r2, #0
 8002228:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800222a:	4805      	ldr	r0, [pc, #20]	; (8002240 <MX_USART1_UART_Init+0x4c>)
 800222c:	f003 ff50 	bl	80060d0 <HAL_UART_Init>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002236:	f7ff fb58 	bl	80018ea <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200004a8 	.word	0x200004a8
 8002244:	40011000 	.word	0x40011000

08002248 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800224c:	4b11      	ldr	r3, [pc, #68]	; (8002294 <MX_USART2_UART_Init+0x4c>)
 800224e:	4a12      	ldr	r2, [pc, #72]	; (8002298 <MX_USART2_UART_Init+0x50>)
 8002250:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002252:	4b10      	ldr	r3, [pc, #64]	; (8002294 <MX_USART2_UART_Init+0x4c>)
 8002254:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002258:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800225a:	4b0e      	ldr	r3, [pc, #56]	; (8002294 <MX_USART2_UART_Init+0x4c>)
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002260:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <MX_USART2_UART_Init+0x4c>)
 8002262:	2200      	movs	r2, #0
 8002264:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002266:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <MX_USART2_UART_Init+0x4c>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800226c:	4b09      	ldr	r3, [pc, #36]	; (8002294 <MX_USART2_UART_Init+0x4c>)
 800226e:	220c      	movs	r2, #12
 8002270:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002272:	4b08      	ldr	r3, [pc, #32]	; (8002294 <MX_USART2_UART_Init+0x4c>)
 8002274:	2200      	movs	r2, #0
 8002276:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002278:	4b06      	ldr	r3, [pc, #24]	; (8002294 <MX_USART2_UART_Init+0x4c>)
 800227a:	2200      	movs	r2, #0
 800227c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800227e:	4805      	ldr	r0, [pc, #20]	; (8002294 <MX_USART2_UART_Init+0x4c>)
 8002280:	f003 ff26 	bl	80060d0 <HAL_UART_Init>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800228a:	f7ff fb2e 	bl	80018ea <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	200004ec 	.word	0x200004ec
 8002298:	40004400 	.word	0x40004400

0800229c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08c      	sub	sp, #48	; 0x30
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 031c 	add.w	r3, r7, #28
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a3a      	ldr	r2, [pc, #232]	; (80023a4 <HAL_UART_MspInit+0x108>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d135      	bne.n	800232a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	61bb      	str	r3, [r7, #24]
 80022c2:	4b39      	ldr	r3, [pc, #228]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	4a38      	ldr	r2, [pc, #224]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 80022c8:	f043 0310 	orr.w	r3, r3, #16
 80022cc:	6453      	str	r3, [r2, #68]	; 0x44
 80022ce:	4b36      	ldr	r3, [pc, #216]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	f003 0310 	and.w	r3, r3, #16
 80022d6:	61bb      	str	r3, [r7, #24]
 80022d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	617b      	str	r3, [r7, #20]
 80022de:	4b32      	ldr	r3, [pc, #200]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	4a31      	ldr	r2, [pc, #196]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	6313      	str	r3, [r2, #48]	; 0x30
 80022ea:	4b2f      	ldr	r3, [pc, #188]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022f6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80022fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fc:	2302      	movs	r3, #2
 80022fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002304:	2303      	movs	r3, #3
 8002306:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002308:	2307      	movs	r3, #7
 800230a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800230c:	f107 031c 	add.w	r3, r7, #28
 8002310:	4619      	mov	r1, r3
 8002312:	4826      	ldr	r0, [pc, #152]	; (80023ac <HAL_UART_MspInit+0x110>)
 8002314:	f001 fa34 	bl	8003780 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002318:	2200      	movs	r2, #0
 800231a:	2100      	movs	r1, #0
 800231c:	2025      	movs	r0, #37	; 0x25
 800231e:	f000 fdf6 	bl	8002f0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002322:	2025      	movs	r0, #37	; 0x25
 8002324:	f000 fe0f 	bl	8002f46 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002328:	e038      	b.n	800239c <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a20      	ldr	r2, [pc, #128]	; (80023b0 <HAL_UART_MspInit+0x114>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d133      	bne.n	800239c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002334:	2300      	movs	r3, #0
 8002336:	613b      	str	r3, [r7, #16]
 8002338:	4b1b      	ldr	r3, [pc, #108]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 800233a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233c:	4a1a      	ldr	r2, [pc, #104]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 800233e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002342:	6413      	str	r3, [r2, #64]	; 0x40
 8002344:	4b18      	ldr	r3, [pc, #96]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234c:	613b      	str	r3, [r7, #16]
 800234e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002350:	2300      	movs	r3, #0
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	4b14      	ldr	r3, [pc, #80]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 8002356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002358:	4a13      	ldr	r2, [pc, #76]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	6313      	str	r3, [r2, #48]	; 0x30
 8002360:	4b11      	ldr	r3, [pc, #68]	; (80023a8 <HAL_UART_MspInit+0x10c>)
 8002362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002364:	f003 0301 	and.w	r3, r3, #1
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800236c:	230c      	movs	r3, #12
 800236e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002370:	2302      	movs	r3, #2
 8002372:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002374:	2300      	movs	r3, #0
 8002376:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002378:	2303      	movs	r3, #3
 800237a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800237c:	2307      	movs	r3, #7
 800237e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002380:	f107 031c 	add.w	r3, r7, #28
 8002384:	4619      	mov	r1, r3
 8002386:	4809      	ldr	r0, [pc, #36]	; (80023ac <HAL_UART_MspInit+0x110>)
 8002388:	f001 f9fa 	bl	8003780 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800238c:	2200      	movs	r2, #0
 800238e:	2100      	movs	r1, #0
 8002390:	2026      	movs	r0, #38	; 0x26
 8002392:	f000 fdbc 	bl	8002f0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002396:	2026      	movs	r0, #38	; 0x26
 8002398:	f000 fdd5 	bl	8002f46 <HAL_NVIC_EnableIRQ>
}
 800239c:	bf00      	nop
 800239e:	3730      	adds	r7, #48	; 0x30
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40011000 	.word	0x40011000
 80023a8:	40023800 	.word	0x40023800
 80023ac:	40020000 	.word	0x40020000
 80023b0:	40004400 	.word	0x40004400

080023b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80023b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023b8:	480d      	ldr	r0, [pc, #52]	; (80023f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023ba:	490e      	ldr	r1, [pc, #56]	; (80023f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023bc:	4a0e      	ldr	r2, [pc, #56]	; (80023f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023c0:	e002      	b.n	80023c8 <LoopCopyDataInit>

080023c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023c6:	3304      	adds	r3, #4

080023c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023cc:	d3f9      	bcc.n	80023c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023ce:	4a0b      	ldr	r2, [pc, #44]	; (80023fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023d0:	4c0b      	ldr	r4, [pc, #44]	; (8002400 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023d4:	e001      	b.n	80023da <LoopFillZerobss>

080023d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023d8:	3204      	adds	r2, #4

080023da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023dc:	d3fb      	bcc.n	80023d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023de:	f7ff fcdf 	bl	8001da0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023e2:	f004 ff13 	bl	800720c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023e6:	f7ff f9dd 	bl	80017a4 <main>
  bx  lr    
 80023ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80023ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023f4:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 80023f8:	0800b80c 	.word	0x0800b80c
  ldr r2, =_sbss
 80023fc:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8002400:	20000544 	.word	0x20000544

08002404 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002404:	e7fe      	b.n	8002404 <ADC_IRQHandler>
	...

08002408 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800240c:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <HAL_Init+0x40>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a0d      	ldr	r2, [pc, #52]	; (8002448 <HAL_Init+0x40>)
 8002412:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002416:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002418:	4b0b      	ldr	r3, [pc, #44]	; (8002448 <HAL_Init+0x40>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a0a      	ldr	r2, [pc, #40]	; (8002448 <HAL_Init+0x40>)
 800241e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002422:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002424:	4b08      	ldr	r3, [pc, #32]	; (8002448 <HAL_Init+0x40>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a07      	ldr	r2, [pc, #28]	; (8002448 <HAL_Init+0x40>)
 800242a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800242e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002430:	2003      	movs	r0, #3
 8002432:	f000 fd61 	bl	8002ef8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002436:	200f      	movs	r0, #15
 8002438:	f000 f808 	bl	800244c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800243c:	f7ff fb70 	bl	8001b20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40023c00 	.word	0x40023c00

0800244c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002454:	4b12      	ldr	r3, [pc, #72]	; (80024a0 <HAL_InitTick+0x54>)
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	4b12      	ldr	r3, [pc, #72]	; (80024a4 <HAL_InitTick+0x58>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	4619      	mov	r1, r3
 800245e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002462:	fbb3 f3f1 	udiv	r3, r3, r1
 8002466:	fbb2 f3f3 	udiv	r3, r2, r3
 800246a:	4618      	mov	r0, r3
 800246c:	f000 fd79 	bl	8002f62 <HAL_SYSTICK_Config>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e00e      	b.n	8002498 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2b0f      	cmp	r3, #15
 800247e:	d80a      	bhi.n	8002496 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002480:	2200      	movs	r2, #0
 8002482:	6879      	ldr	r1, [r7, #4]
 8002484:	f04f 30ff 	mov.w	r0, #4294967295
 8002488:	f000 fd41 	bl	8002f0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800248c:	4a06      	ldr	r2, [pc, #24]	; (80024a8 <HAL_InitTick+0x5c>)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002492:	2300      	movs	r3, #0
 8002494:	e000      	b.n	8002498 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
}
 8002498:	4618      	mov	r0, r3
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	2000000c 	.word	0x2000000c
 80024a4:	200000f4 	.word	0x200000f4
 80024a8:	200000f0 	.word	0x200000f0

080024ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024b0:	4b06      	ldr	r3, [pc, #24]	; (80024cc <HAL_IncTick+0x20>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	461a      	mov	r2, r3
 80024b6:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <HAL_IncTick+0x24>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4413      	add	r3, r2
 80024bc:	4a04      	ldr	r2, [pc, #16]	; (80024d0 <HAL_IncTick+0x24>)
 80024be:	6013      	str	r3, [r2, #0]
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	200000f4 	.word	0x200000f4
 80024d0:	20000530 	.word	0x20000530

080024d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return uwTick;
 80024d8:	4b03      	ldr	r3, [pc, #12]	; (80024e8 <HAL_GetTick+0x14>)
 80024da:	681b      	ldr	r3, [r3, #0]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	20000530 	.word	0x20000530

080024ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024f4:	f7ff ffee 	bl	80024d4 <HAL_GetTick>
 80024f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002504:	d005      	beq.n	8002512 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002506:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <HAL_Delay+0x44>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	461a      	mov	r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4413      	add	r3, r2
 8002510:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002512:	bf00      	nop
 8002514:	f7ff ffde 	bl	80024d4 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	429a      	cmp	r2, r3
 8002522:	d8f7      	bhi.n	8002514 <HAL_Delay+0x28>
  {
  }
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	200000f4 	.word	0x200000f4

08002534 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800253c:	2300      	movs	r3, #0
 800253e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e033      	b.n	80025b2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	2b00      	cmp	r3, #0
 8002550:	d109      	bne.n	8002566 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f7fe f89a 	bl	800068c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	f003 0310 	and.w	r3, r3, #16
 800256e:	2b00      	cmp	r3, #0
 8002570:	d118      	bne.n	80025a4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800257a:	f023 0302 	bic.w	r3, r3, #2
 800257e:	f043 0202 	orr.w	r2, r3, #2
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 fa68 	bl	8002a5c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002596:	f023 0303 	bic.w	r3, r3, #3
 800259a:	f043 0201 	orr.w	r2, r3, #1
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	641a      	str	r2, [r3, #64]	; 0x40
 80025a2:	e001      	b.n	80025a8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
	...

080025bc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d101      	bne.n	80025da <HAL_ADC_Start_DMA+0x1e>
 80025d6:	2302      	movs	r3, #2
 80025d8:	e0e9      	b.n	80027ae <HAL_ADC_Start_DMA+0x1f2>
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2201      	movs	r2, #1
 80025de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f003 0301 	and.w	r3, r3, #1
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d018      	beq.n	8002622 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689a      	ldr	r2, [r3, #8]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f042 0201 	orr.w	r2, r2, #1
 80025fe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002600:	4b6d      	ldr	r3, [pc, #436]	; (80027b8 <HAL_ADC_Start_DMA+0x1fc>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a6d      	ldr	r2, [pc, #436]	; (80027bc <HAL_ADC_Start_DMA+0x200>)
 8002606:	fba2 2303 	umull	r2, r3, r2, r3
 800260a:	0c9a      	lsrs	r2, r3, #18
 800260c:	4613      	mov	r3, r2
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	4413      	add	r3, r2
 8002612:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002614:	e002      	b.n	800261c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	3b01      	subs	r3, #1
 800261a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1f9      	bne.n	8002616 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800262c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002630:	d107      	bne.n	8002642 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002640:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b01      	cmp	r3, #1
 800264e:	f040 80a1 	bne.w	8002794 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002656:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800265a:	f023 0301 	bic.w	r3, r3, #1
 800265e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002670:	2b00      	cmp	r3, #0
 8002672:	d007      	beq.n	8002684 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002678:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800267c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800268c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002690:	d106      	bne.n	80026a0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002696:	f023 0206 	bic.w	r2, r3, #6
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	645a      	str	r2, [r3, #68]	; 0x44
 800269e:	e002      	b.n	80026a6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2200      	movs	r2, #0
 80026a4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026ae:	4b44      	ldr	r3, [pc, #272]	; (80027c0 <HAL_ADC_Start_DMA+0x204>)
 80026b0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026b6:	4a43      	ldr	r2, [pc, #268]	; (80027c4 <HAL_ADC_Start_DMA+0x208>)
 80026b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026be:	4a42      	ldr	r2, [pc, #264]	; (80027c8 <HAL_ADC_Start_DMA+0x20c>)
 80026c0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c6:	4a41      	ldr	r2, [pc, #260]	; (80027cc <HAL_ADC_Start_DMA+0x210>)
 80026c8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80026d2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80026e2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	689a      	ldr	r2, [r3, #8]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026f2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	334c      	adds	r3, #76	; 0x4c
 80026fe:	4619      	mov	r1, r3
 8002700:	68ba      	ldr	r2, [r7, #8]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f000 fce8 	bl	80030d8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f003 031f 	and.w	r3, r3, #31
 8002710:	2b00      	cmp	r3, #0
 8002712:	d12a      	bne.n	800276a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a2d      	ldr	r2, [pc, #180]	; (80027d0 <HAL_ADC_Start_DMA+0x214>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d015      	beq.n	800274a <HAL_ADC_Start_DMA+0x18e>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a2c      	ldr	r2, [pc, #176]	; (80027d4 <HAL_ADC_Start_DMA+0x218>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d105      	bne.n	8002734 <HAL_ADC_Start_DMA+0x178>
 8002728:	4b25      	ldr	r3, [pc, #148]	; (80027c0 <HAL_ADC_Start_DMA+0x204>)
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f003 031f 	and.w	r3, r3, #31
 8002730:	2b00      	cmp	r3, #0
 8002732:	d00a      	beq.n	800274a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a27      	ldr	r2, [pc, #156]	; (80027d8 <HAL_ADC_Start_DMA+0x21c>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d136      	bne.n	80027ac <HAL_ADC_Start_DMA+0x1f0>
 800273e:	4b20      	ldr	r3, [pc, #128]	; (80027c0 <HAL_ADC_Start_DMA+0x204>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f003 0310 	and.w	r3, r3, #16
 8002746:	2b00      	cmp	r3, #0
 8002748:	d130      	bne.n	80027ac <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d129      	bne.n	80027ac <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689a      	ldr	r2, [r3, #8]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002766:	609a      	str	r2, [r3, #8]
 8002768:	e020      	b.n	80027ac <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a18      	ldr	r2, [pc, #96]	; (80027d0 <HAL_ADC_Start_DMA+0x214>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d11b      	bne.n	80027ac <HAL_ADC_Start_DMA+0x1f0>
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d114      	bne.n	80027ac <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002790:	609a      	str	r2, [r3, #8]
 8002792:	e00b      	b.n	80027ac <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002798:	f043 0210 	orr.w	r2, r3, #16
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a4:	f043 0201 	orr.w	r2, r3, #1
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3718      	adds	r7, #24
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	2000000c 	.word	0x2000000c
 80027bc:	431bde83 	.word	0x431bde83
 80027c0:	40012300 	.word	0x40012300
 80027c4:	08002c55 	.word	0x08002c55
 80027c8:	08002d0f 	.word	0x08002d0f
 80027cc:	08002d2b 	.word	0x08002d2b
 80027d0:	40012000 	.word	0x40012000
 80027d4:	40012100 	.word	0x40012100
 80027d8:	40012200 	.word	0x40012200

080027dc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800282c:	2b01      	cmp	r3, #1
 800282e:	d101      	bne.n	8002834 <HAL_ADC_ConfigChannel+0x1c>
 8002830:	2302      	movs	r3, #2
 8002832:	e105      	b.n	8002a40 <HAL_ADC_ConfigChannel+0x228>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b09      	cmp	r3, #9
 8002842:	d925      	bls.n	8002890 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68d9      	ldr	r1, [r3, #12]
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	b29b      	uxth	r3, r3
 8002850:	461a      	mov	r2, r3
 8002852:	4613      	mov	r3, r2
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	4413      	add	r3, r2
 8002858:	3b1e      	subs	r3, #30
 800285a:	2207      	movs	r2, #7
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	43da      	mvns	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	400a      	ands	r2, r1
 8002868:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68d9      	ldr	r1, [r3, #12]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	b29b      	uxth	r3, r3
 800287a:	4618      	mov	r0, r3
 800287c:	4603      	mov	r3, r0
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	4403      	add	r3, r0
 8002882:	3b1e      	subs	r3, #30
 8002884:	409a      	lsls	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	60da      	str	r2, [r3, #12]
 800288e:	e022      	b.n	80028d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6919      	ldr	r1, [r3, #16]
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	b29b      	uxth	r3, r3
 800289c:	461a      	mov	r2, r3
 800289e:	4613      	mov	r3, r2
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	4413      	add	r3, r2
 80028a4:	2207      	movs	r2, #7
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	43da      	mvns	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	400a      	ands	r2, r1
 80028b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6919      	ldr	r1, [r3, #16]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	689a      	ldr	r2, [r3, #8]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	4618      	mov	r0, r3
 80028c6:	4603      	mov	r3, r0
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	4403      	add	r3, r0
 80028cc:	409a      	lsls	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	2b06      	cmp	r3, #6
 80028dc:	d824      	bhi.n	8002928 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	4613      	mov	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	4413      	add	r3, r2
 80028ee:	3b05      	subs	r3, #5
 80028f0:	221f      	movs	r2, #31
 80028f2:	fa02 f303 	lsl.w	r3, r2, r3
 80028f6:	43da      	mvns	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	400a      	ands	r2, r1
 80028fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	b29b      	uxth	r3, r3
 800290c:	4618      	mov	r0, r3
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	4413      	add	r3, r2
 8002918:	3b05      	subs	r3, #5
 800291a:	fa00 f203 	lsl.w	r2, r0, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	430a      	orrs	r2, r1
 8002924:	635a      	str	r2, [r3, #52]	; 0x34
 8002926:	e04c      	b.n	80029c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b0c      	cmp	r3, #12
 800292e:	d824      	bhi.n	800297a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	4413      	add	r3, r2
 8002940:	3b23      	subs	r3, #35	; 0x23
 8002942:	221f      	movs	r2, #31
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	43da      	mvns	r2, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	400a      	ands	r2, r1
 8002950:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	b29b      	uxth	r3, r3
 800295e:	4618      	mov	r0, r3
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	4613      	mov	r3, r2
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	4413      	add	r3, r2
 800296a:	3b23      	subs	r3, #35	; 0x23
 800296c:	fa00 f203 	lsl.w	r2, r0, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	430a      	orrs	r2, r1
 8002976:	631a      	str	r2, [r3, #48]	; 0x30
 8002978:	e023      	b.n	80029c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	4613      	mov	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	3b41      	subs	r3, #65	; 0x41
 800298c:	221f      	movs	r2, #31
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	43da      	mvns	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	400a      	ands	r2, r1
 800299a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	4618      	mov	r0, r3
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	4413      	add	r3, r2
 80029b4:	3b41      	subs	r3, #65	; 0x41
 80029b6:	fa00 f203 	lsl.w	r2, r0, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	430a      	orrs	r2, r1
 80029c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029c2:	4b22      	ldr	r3, [pc, #136]	; (8002a4c <HAL_ADC_ConfigChannel+0x234>)
 80029c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a21      	ldr	r2, [pc, #132]	; (8002a50 <HAL_ADC_ConfigChannel+0x238>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d109      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x1cc>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b12      	cmp	r3, #18
 80029d6:	d105      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a19      	ldr	r2, [pc, #100]	; (8002a50 <HAL_ADC_ConfigChannel+0x238>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d123      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x21e>
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2b10      	cmp	r3, #16
 80029f4:	d003      	beq.n	80029fe <HAL_ADC_ConfigChannel+0x1e6>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b11      	cmp	r3, #17
 80029fc:	d11b      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2b10      	cmp	r3, #16
 8002a10:	d111      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a12:	4b10      	ldr	r3, [pc, #64]	; (8002a54 <HAL_ADC_ConfigChannel+0x23c>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a10      	ldr	r2, [pc, #64]	; (8002a58 <HAL_ADC_ConfigChannel+0x240>)
 8002a18:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1c:	0c9a      	lsrs	r2, r3, #18
 8002a1e:	4613      	mov	r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4413      	add	r3, r2
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a28:	e002      	b.n	8002a30 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d1f9      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	40012300 	.word	0x40012300
 8002a50:	40012000 	.word	0x40012000
 8002a54:	2000000c 	.word	0x2000000c
 8002a58:	431bde83 	.word	0x431bde83

08002a5c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a64:	4b79      	ldr	r3, [pc, #484]	; (8002c4c <ADC_Init+0x1f0>)
 8002a66:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	431a      	orrs	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	685a      	ldr	r2, [r3, #4]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a90:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6859      	ldr	r1, [r3, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	021a      	lsls	r2, r3, #8
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	685a      	ldr	r2, [r3, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002ab4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6859      	ldr	r1, [r3, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689a      	ldr	r2, [r3, #8]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ad6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6899      	ldr	r1, [r3, #8]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68da      	ldr	r2, [r3, #12]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aee:	4a58      	ldr	r2, [pc, #352]	; (8002c50 <ADC_Init+0x1f4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d022      	beq.n	8002b3a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689a      	ldr	r2, [r3, #8]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b02:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	6899      	ldr	r1, [r3, #8]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b24:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6899      	ldr	r1, [r3, #8]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	430a      	orrs	r2, r1
 8002b36:	609a      	str	r2, [r3, #8]
 8002b38:	e00f      	b.n	8002b5a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b58:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0202 	bic.w	r2, r2, #2
 8002b68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6899      	ldr	r1, [r3, #8]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	7e1b      	ldrb	r3, [r3, #24]
 8002b74:	005a      	lsls	r2, r3, #1
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d01b      	beq.n	8002bc0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685a      	ldr	r2, [r3, #4]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b96:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	685a      	ldr	r2, [r3, #4]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002ba6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6859      	ldr	r1, [r3, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	035a      	lsls	r2, r3, #13
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	605a      	str	r2, [r3, #4]
 8002bbe:	e007      	b.n	8002bd0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	685a      	ldr	r2, [r3, #4]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002bde:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	3b01      	subs	r3, #1
 8002bec:	051a      	lsls	r2, r3, #20
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6899      	ldr	r1, [r3, #8]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c12:	025a      	lsls	r2, r3, #9
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689a      	ldr	r2, [r3, #8]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6899      	ldr	r1, [r3, #8]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	029a      	lsls	r2, r3, #10
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	609a      	str	r2, [r3, #8]
}
 8002c40:	bf00      	nop
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	40012300 	.word	0x40012300
 8002c50:	0f000001 	.word	0x0f000001

08002c54 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c60:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d13c      	bne.n	8002ce8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c72:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d12b      	bne.n	8002ce0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d127      	bne.n	8002ce0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c96:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d006      	beq.n	8002cac <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d119      	bne.n	8002ce0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	685a      	ldr	r2, [r3, #4]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0220 	bic.w	r2, r2, #32
 8002cba:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ccc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d105      	bne.n	8002ce0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd8:	f043 0201 	orr.w	r2, r3, #1
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f7ff fd7b 	bl	80027dc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002ce6:	e00e      	b.n	8002d06 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d003      	beq.n	8002cfc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002cf4:	68f8      	ldr	r0, [r7, #12]
 8002cf6:	f7ff fd85 	bl	8002804 <HAL_ADC_ErrorCallback>
}
 8002cfa:	e004      	b.n	8002d06 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	4798      	blx	r3
}
 8002d06:	bf00      	nop
 8002d08:	3710      	adds	r7, #16
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b084      	sub	sp, #16
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f7ff fd67 	bl	80027f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d22:	bf00      	nop
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b084      	sub	sp, #16
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d36:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2240      	movs	r2, #64	; 0x40
 8002d3c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d42:	f043 0204 	orr.w	r2, r3, #4
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f7ff fd5a 	bl	8002804 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d50:	bf00      	nop
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d68:	4b0c      	ldr	r3, [pc, #48]	; (8002d9c <__NVIC_SetPriorityGrouping+0x44>)
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d74:	4013      	ands	r3, r2
 8002d76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d8a:	4a04      	ldr	r2, [pc, #16]	; (8002d9c <__NVIC_SetPriorityGrouping+0x44>)
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	60d3      	str	r3, [r2, #12]
}
 8002d90:	bf00      	nop
 8002d92:	3714      	adds	r7, #20
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002da4:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <__NVIC_GetPriorityGrouping+0x18>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	0a1b      	lsrs	r3, r3, #8
 8002daa:	f003 0307 	and.w	r3, r3, #7
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr
 8002db8:	e000ed00 	.word	0xe000ed00

08002dbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	db0b      	blt.n	8002de6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dce:	79fb      	ldrb	r3, [r7, #7]
 8002dd0:	f003 021f 	and.w	r2, r3, #31
 8002dd4:	4907      	ldr	r1, [pc, #28]	; (8002df4 <__NVIC_EnableIRQ+0x38>)
 8002dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dda:	095b      	lsrs	r3, r3, #5
 8002ddc:	2001      	movs	r0, #1
 8002dde:	fa00 f202 	lsl.w	r2, r0, r2
 8002de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	e000e100 	.word	0xe000e100

08002df8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	4603      	mov	r3, r0
 8002e00:	6039      	str	r1, [r7, #0]
 8002e02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	db0a      	blt.n	8002e22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	b2da      	uxtb	r2, r3
 8002e10:	490c      	ldr	r1, [pc, #48]	; (8002e44 <__NVIC_SetPriority+0x4c>)
 8002e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e16:	0112      	lsls	r2, r2, #4
 8002e18:	b2d2      	uxtb	r2, r2
 8002e1a:	440b      	add	r3, r1
 8002e1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e20:	e00a      	b.n	8002e38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	4908      	ldr	r1, [pc, #32]	; (8002e48 <__NVIC_SetPriority+0x50>)
 8002e28:	79fb      	ldrb	r3, [r7, #7]
 8002e2a:	f003 030f 	and.w	r3, r3, #15
 8002e2e:	3b04      	subs	r3, #4
 8002e30:	0112      	lsls	r2, r2, #4
 8002e32:	b2d2      	uxtb	r2, r2
 8002e34:	440b      	add	r3, r1
 8002e36:	761a      	strb	r2, [r3, #24]
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	e000e100 	.word	0xe000e100
 8002e48:	e000ed00 	.word	0xe000ed00

08002e4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b089      	sub	sp, #36	; 0x24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	f1c3 0307 	rsb	r3, r3, #7
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	bf28      	it	cs
 8002e6a:	2304      	movcs	r3, #4
 8002e6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	3304      	adds	r3, #4
 8002e72:	2b06      	cmp	r3, #6
 8002e74:	d902      	bls.n	8002e7c <NVIC_EncodePriority+0x30>
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	3b03      	subs	r3, #3
 8002e7a:	e000      	b.n	8002e7e <NVIC_EncodePriority+0x32>
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e80:	f04f 32ff 	mov.w	r2, #4294967295
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8a:	43da      	mvns	r2, r3
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	401a      	ands	r2, r3
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e94:	f04f 31ff 	mov.w	r1, #4294967295
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9e:	43d9      	mvns	r1, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea4:	4313      	orrs	r3, r2
         );
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3724      	adds	r7, #36	; 0x24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
	...

08002eb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ec4:	d301      	bcc.n	8002eca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e00f      	b.n	8002eea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eca:	4a0a      	ldr	r2, [pc, #40]	; (8002ef4 <SysTick_Config+0x40>)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ed2:	210f      	movs	r1, #15
 8002ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed8:	f7ff ff8e 	bl	8002df8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002edc:	4b05      	ldr	r3, [pc, #20]	; (8002ef4 <SysTick_Config+0x40>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ee2:	4b04      	ldr	r3, [pc, #16]	; (8002ef4 <SysTick_Config+0x40>)
 8002ee4:	2207      	movs	r2, #7
 8002ee6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	e000e010 	.word	0xe000e010

08002ef8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f7ff ff29 	bl	8002d58 <__NVIC_SetPriorityGrouping>
}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b086      	sub	sp, #24
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	4603      	mov	r3, r0
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	607a      	str	r2, [r7, #4]
 8002f1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f20:	f7ff ff3e 	bl	8002da0 <__NVIC_GetPriorityGrouping>
 8002f24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	68b9      	ldr	r1, [r7, #8]
 8002f2a:	6978      	ldr	r0, [r7, #20]
 8002f2c:	f7ff ff8e 	bl	8002e4c <NVIC_EncodePriority>
 8002f30:	4602      	mov	r2, r0
 8002f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f36:	4611      	mov	r1, r2
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff ff5d 	bl	8002df8 <__NVIC_SetPriority>
}
 8002f3e:	bf00      	nop
 8002f40:	3718      	adds	r7, #24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b082      	sub	sp, #8
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7ff ff31 	bl	8002dbc <__NVIC_EnableIRQ>
}
 8002f5a:	bf00      	nop
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b082      	sub	sp, #8
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff ffa2 	bl	8002eb4 <SysTick_Config>
 8002f70:	4603      	mov	r3, r0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
	...

08002f7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f88:	f7ff faa4 	bl	80024d4 <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d101      	bne.n	8002f98 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e099      	b.n	80030cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f022 0201 	bic.w	r2, r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fb8:	e00f      	b.n	8002fda <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fba:	f7ff fa8b 	bl	80024d4 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b05      	cmp	r3, #5
 8002fc6:	d908      	bls.n	8002fda <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2203      	movs	r2, #3
 8002fd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e078      	b.n	80030cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0301 	and.w	r3, r3, #1
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1e8      	bne.n	8002fba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ff0:	697a      	ldr	r2, [r7, #20]
 8002ff2:	4b38      	ldr	r3, [pc, #224]	; (80030d4 <HAL_DMA_Init+0x158>)
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003006:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003012:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800301e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003026:	697a      	ldr	r2, [r7, #20]
 8003028:	4313      	orrs	r3, r2
 800302a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003030:	2b04      	cmp	r3, #4
 8003032:	d107      	bne.n	8003044 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303c:	4313      	orrs	r3, r2
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	4313      	orrs	r3, r2
 8003042:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	f023 0307 	bic.w	r3, r3, #7
 800305a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003060:	697a      	ldr	r2, [r7, #20]
 8003062:	4313      	orrs	r3, r2
 8003064:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306a:	2b04      	cmp	r3, #4
 800306c:	d117      	bne.n	800309e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	4313      	orrs	r3, r2
 8003076:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00e      	beq.n	800309e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	f000 fb01 	bl	8003688 <DMA_CheckFifoParam>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d008      	beq.n	800309e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2240      	movs	r2, #64	; 0x40
 8003090:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800309a:	2301      	movs	r3, #1
 800309c:	e016      	b.n	80030cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 fab8 	bl	800361c <DMA_CalcBaseAndBitshift>
 80030ac:	4603      	mov	r3, r0
 80030ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b4:	223f      	movs	r2, #63	; 0x3f
 80030b6:	409a      	lsls	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030ca:	2300      	movs	r3, #0
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3718      	adds	r7, #24
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	f010803f 	.word	0xf010803f

080030d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
 80030e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d101      	bne.n	80030fe <HAL_DMA_Start_IT+0x26>
 80030fa:	2302      	movs	r3, #2
 80030fc:	e040      	b.n	8003180 <HAL_DMA_Start_IT+0xa8>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b01      	cmp	r3, #1
 8003110:	d12f      	bne.n	8003172 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2202      	movs	r2, #2
 8003116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2200      	movs	r2, #0
 800311e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	68b9      	ldr	r1, [r7, #8]
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 fa4a 	bl	80035c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003130:	223f      	movs	r2, #63	; 0x3f
 8003132:	409a      	lsls	r2, r3
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f042 0216 	orr.w	r2, r2, #22
 8003146:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314c:	2b00      	cmp	r3, #0
 800314e:	d007      	beq.n	8003160 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f042 0208 	orr.w	r2, r2, #8
 800315e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 0201 	orr.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	e005      	b.n	800317e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800317a:	2302      	movs	r3, #2
 800317c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800317e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003180:	4618      	mov	r0, r3
 8003182:	3718      	adds	r7, #24
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003194:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003196:	f7ff f99d 	bl	80024d4 <HAL_GetTick>
 800319a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d008      	beq.n	80031ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2280      	movs	r2, #128	; 0x80
 80031ac:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e052      	b.n	8003260 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 0216 	bic.w	r2, r2, #22
 80031c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	695a      	ldr	r2, [r3, #20]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d103      	bne.n	80031ea <HAL_DMA_Abort+0x62>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d007      	beq.n	80031fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0208 	bic.w	r2, r2, #8
 80031f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 0201 	bic.w	r2, r2, #1
 8003208:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800320a:	e013      	b.n	8003234 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800320c:	f7ff f962 	bl	80024d4 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b05      	cmp	r3, #5
 8003218:	d90c      	bls.n	8003234 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2220      	movs	r2, #32
 800321e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2203      	movs	r2, #3
 8003224:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e015      	b.n	8003260 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1e4      	bne.n	800320c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003246:	223f      	movs	r2, #63	; 0x3f
 8003248:	409a      	lsls	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b02      	cmp	r3, #2
 800327a:	d004      	beq.n	8003286 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2280      	movs	r2, #128	; 0x80
 8003280:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e00c      	b.n	80032a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2205      	movs	r2, #5
 800328a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f022 0201 	bic.w	r2, r2, #1
 800329c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80032b8:	4b92      	ldr	r3, [pc, #584]	; (8003504 <HAL_DMA_IRQHandler+0x258>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a92      	ldr	r2, [pc, #584]	; (8003508 <HAL_DMA_IRQHandler+0x25c>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	0a9b      	lsrs	r3, r3, #10
 80032c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d6:	2208      	movs	r2, #8
 80032d8:	409a      	lsls	r2, r3
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	4013      	ands	r3, r2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d01a      	beq.n	8003318 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0304 	and.w	r3, r3, #4
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d013      	beq.n	8003318 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0204 	bic.w	r2, r2, #4
 80032fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003304:	2208      	movs	r2, #8
 8003306:	409a      	lsls	r2, r3
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003310:	f043 0201 	orr.w	r2, r3, #1
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800331c:	2201      	movs	r2, #1
 800331e:	409a      	lsls	r2, r3
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	4013      	ands	r3, r2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d012      	beq.n	800334e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00b      	beq.n	800334e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800333a:	2201      	movs	r2, #1
 800333c:	409a      	lsls	r2, r3
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003346:	f043 0202 	orr.w	r2, r3, #2
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003352:	2204      	movs	r2, #4
 8003354:	409a      	lsls	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	4013      	ands	r3, r2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d012      	beq.n	8003384 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00b      	beq.n	8003384 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003370:	2204      	movs	r2, #4
 8003372:	409a      	lsls	r2, r3
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800337c:	f043 0204 	orr.w	r2, r3, #4
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003388:	2210      	movs	r2, #16
 800338a:	409a      	lsls	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4013      	ands	r3, r2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d043      	beq.n	800341c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0308 	and.w	r3, r3, #8
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d03c      	beq.n	800341c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a6:	2210      	movs	r2, #16
 80033a8:	409a      	lsls	r2, r3
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d018      	beq.n	80033ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d108      	bne.n	80033dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d024      	beq.n	800341c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	4798      	blx	r3
 80033da:	e01f      	b.n	800341c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d01b      	beq.n	800341c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	4798      	blx	r3
 80033ec:	e016      	b.n	800341c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d107      	bne.n	800340c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 0208 	bic.w	r2, r2, #8
 800340a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003410:	2b00      	cmp	r3, #0
 8003412:	d003      	beq.n	800341c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003420:	2220      	movs	r2, #32
 8003422:	409a      	lsls	r2, r3
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	4013      	ands	r3, r2
 8003428:	2b00      	cmp	r3, #0
 800342a:	f000 808e 	beq.w	800354a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0310 	and.w	r3, r3, #16
 8003438:	2b00      	cmp	r3, #0
 800343a:	f000 8086 	beq.w	800354a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003442:	2220      	movs	r2, #32
 8003444:	409a      	lsls	r2, r3
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b05      	cmp	r3, #5
 8003454:	d136      	bne.n	80034c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 0216 	bic.w	r2, r2, #22
 8003464:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	695a      	ldr	r2, [r3, #20]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003474:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	2b00      	cmp	r3, #0
 800347c:	d103      	bne.n	8003486 <HAL_DMA_IRQHandler+0x1da>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003482:	2b00      	cmp	r3, #0
 8003484:	d007      	beq.n	8003496 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0208 	bic.w	r2, r2, #8
 8003494:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800349a:	223f      	movs	r2, #63	; 0x3f
 800349c:	409a      	lsls	r2, r3
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d07d      	beq.n	80035b6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	4798      	blx	r3
        }
        return;
 80034c2:	e078      	b.n	80035b6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d01c      	beq.n	800350c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d108      	bne.n	80034f2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d030      	beq.n	800354a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	4798      	blx	r3
 80034f0:	e02b      	b.n	800354a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d027      	beq.n	800354a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	4798      	blx	r3
 8003502:	e022      	b.n	800354a <HAL_DMA_IRQHandler+0x29e>
 8003504:	2000000c 	.word	0x2000000c
 8003508:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10f      	bne.n	800353a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 0210 	bic.w	r2, r2, #16
 8003528:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d003      	beq.n	800354a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800354e:	2b00      	cmp	r3, #0
 8003550:	d032      	beq.n	80035b8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	2b00      	cmp	r3, #0
 800355c:	d022      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2205      	movs	r2, #5
 8003562:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0201 	bic.w	r2, r2, #1
 8003574:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	3301      	adds	r3, #1
 800357a:	60bb      	str	r3, [r7, #8]
 800357c:	697a      	ldr	r2, [r7, #20]
 800357e:	429a      	cmp	r2, r3
 8003580:	d307      	bcc.n	8003592 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1f2      	bne.n	8003576 <HAL_DMA_IRQHandler+0x2ca>
 8003590:	e000      	b.n	8003594 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003592:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	4798      	blx	r3
 80035b4:	e000      	b.n	80035b8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80035b6:	bf00      	nop
    }
  }
}
 80035b8:	3718      	adds	r7, #24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop

080035c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
 80035cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	2b40      	cmp	r3, #64	; 0x40
 80035ec:	d108      	bne.n	8003600 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68ba      	ldr	r2, [r7, #8]
 80035fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80035fe:	e007      	b.n	8003610 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	60da      	str	r2, [r3, #12]
}
 8003610:	bf00      	nop
 8003612:	3714      	adds	r7, #20
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	b2db      	uxtb	r3, r3
 800362a:	3b10      	subs	r3, #16
 800362c:	4a14      	ldr	r2, [pc, #80]	; (8003680 <DMA_CalcBaseAndBitshift+0x64>)
 800362e:	fba2 2303 	umull	r2, r3, r2, r3
 8003632:	091b      	lsrs	r3, r3, #4
 8003634:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003636:	4a13      	ldr	r2, [pc, #76]	; (8003684 <DMA_CalcBaseAndBitshift+0x68>)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	4413      	add	r3, r2
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	461a      	mov	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2b03      	cmp	r3, #3
 8003648:	d909      	bls.n	800365e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003652:	f023 0303 	bic.w	r3, r3, #3
 8003656:	1d1a      	adds	r2, r3, #4
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	659a      	str	r2, [r3, #88]	; 0x58
 800365c:	e007      	b.n	800366e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003666:	f023 0303 	bic.w	r3, r3, #3
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003672:	4618      	mov	r0, r3
 8003674:	3714      	adds	r7, #20
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	aaaaaaab 	.word	0xaaaaaaab
 8003684:	0800b6a8 	.word	0x0800b6a8

08003688 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003690:	2300      	movs	r3, #0
 8003692:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003698:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d11f      	bne.n	80036e2 <DMA_CheckFifoParam+0x5a>
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	2b03      	cmp	r3, #3
 80036a6:	d856      	bhi.n	8003756 <DMA_CheckFifoParam+0xce>
 80036a8:	a201      	add	r2, pc, #4	; (adr r2, 80036b0 <DMA_CheckFifoParam+0x28>)
 80036aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ae:	bf00      	nop
 80036b0:	080036c1 	.word	0x080036c1
 80036b4:	080036d3 	.word	0x080036d3
 80036b8:	080036c1 	.word	0x080036c1
 80036bc:	08003757 	.word	0x08003757
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d046      	beq.n	800375a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036d0:	e043      	b.n	800375a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80036da:	d140      	bne.n	800375e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036e0:	e03d      	b.n	800375e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036ea:	d121      	bne.n	8003730 <DMA_CheckFifoParam+0xa8>
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	2b03      	cmp	r3, #3
 80036f0:	d837      	bhi.n	8003762 <DMA_CheckFifoParam+0xda>
 80036f2:	a201      	add	r2, pc, #4	; (adr r2, 80036f8 <DMA_CheckFifoParam+0x70>)
 80036f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036f8:	08003709 	.word	0x08003709
 80036fc:	0800370f 	.word	0x0800370f
 8003700:	08003709 	.word	0x08003709
 8003704:	08003721 	.word	0x08003721
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
      break;
 800370c:	e030      	b.n	8003770 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003712:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d025      	beq.n	8003766 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800371e:	e022      	b.n	8003766 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003724:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003728:	d11f      	bne.n	800376a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800372e:	e01c      	b.n	800376a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	2b02      	cmp	r3, #2
 8003734:	d903      	bls.n	800373e <DMA_CheckFifoParam+0xb6>
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	2b03      	cmp	r3, #3
 800373a:	d003      	beq.n	8003744 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800373c:	e018      	b.n	8003770 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	73fb      	strb	r3, [r7, #15]
      break;
 8003742:	e015      	b.n	8003770 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003748:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00e      	beq.n	800376e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	73fb      	strb	r3, [r7, #15]
      break;
 8003754:	e00b      	b.n	800376e <DMA_CheckFifoParam+0xe6>
      break;
 8003756:	bf00      	nop
 8003758:	e00a      	b.n	8003770 <DMA_CheckFifoParam+0xe8>
      break;
 800375a:	bf00      	nop
 800375c:	e008      	b.n	8003770 <DMA_CheckFifoParam+0xe8>
      break;
 800375e:	bf00      	nop
 8003760:	e006      	b.n	8003770 <DMA_CheckFifoParam+0xe8>
      break;
 8003762:	bf00      	nop
 8003764:	e004      	b.n	8003770 <DMA_CheckFifoParam+0xe8>
      break;
 8003766:	bf00      	nop
 8003768:	e002      	b.n	8003770 <DMA_CheckFifoParam+0xe8>
      break;   
 800376a:	bf00      	nop
 800376c:	e000      	b.n	8003770 <DMA_CheckFifoParam+0xe8>
      break;
 800376e:	bf00      	nop
    }
  } 
  
  return status; 
 8003770:	7bfb      	ldrb	r3, [r7, #15]
}
 8003772:	4618      	mov	r0, r3
 8003774:	3714      	adds	r7, #20
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop

08003780 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003780:	b480      	push	{r7}
 8003782:	b089      	sub	sp, #36	; 0x24
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800378a:	2300      	movs	r3, #0
 800378c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800378e:	2300      	movs	r3, #0
 8003790:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003792:	2300      	movs	r3, #0
 8003794:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003796:	2300      	movs	r3, #0
 8003798:	61fb      	str	r3, [r7, #28]
 800379a:	e16b      	b.n	8003a74 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800379c:	2201      	movs	r2, #1
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	697a      	ldr	r2, [r7, #20]
 80037ac:	4013      	ands	r3, r2
 80037ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	f040 815a 	bne.w	8003a6e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 0303 	and.w	r3, r3, #3
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d005      	beq.n	80037d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d130      	bne.n	8003834 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	2203      	movs	r2, #3
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	43db      	mvns	r3, r3
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	4013      	ands	r3, r2
 80037e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	68da      	ldr	r2, [r3, #12]
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	69ba      	ldr	r2, [r7, #24]
 8003800:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003808:	2201      	movs	r2, #1
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	fa02 f303 	lsl.w	r3, r2, r3
 8003810:	43db      	mvns	r3, r3
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4013      	ands	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	091b      	lsrs	r3, r3, #4
 800381e:	f003 0201 	and.w	r2, r3, #1
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	4313      	orrs	r3, r2
 800382c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f003 0303 	and.w	r3, r3, #3
 800383c:	2b03      	cmp	r3, #3
 800383e:	d017      	beq.n	8003870 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	2203      	movs	r2, #3
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	4013      	ands	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	005b      	lsls	r3, r3, #1
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	4313      	orrs	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f003 0303 	and.w	r3, r3, #3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d123      	bne.n	80038c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	08da      	lsrs	r2, r3, #3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3208      	adds	r2, #8
 8003884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003888:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	220f      	movs	r2, #15
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	43db      	mvns	r3, r3
 800389a:	69ba      	ldr	r2, [r7, #24]
 800389c:	4013      	ands	r3, r2
 800389e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	691a      	ldr	r2, [r3, #16]
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	fa02 f303 	lsl.w	r3, r2, r3
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	08da      	lsrs	r2, r3, #3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	3208      	adds	r2, #8
 80038be:	69b9      	ldr	r1, [r7, #24]
 80038c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	2203      	movs	r2, #3
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	43db      	mvns	r3, r3
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	4013      	ands	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f003 0203 	and.w	r2, r3, #3
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	69ba      	ldr	r2, [r7, #24]
 80038f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003900:	2b00      	cmp	r3, #0
 8003902:	f000 80b4 	beq.w	8003a6e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003906:	2300      	movs	r3, #0
 8003908:	60fb      	str	r3, [r7, #12]
 800390a:	4b60      	ldr	r3, [pc, #384]	; (8003a8c <HAL_GPIO_Init+0x30c>)
 800390c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390e:	4a5f      	ldr	r2, [pc, #380]	; (8003a8c <HAL_GPIO_Init+0x30c>)
 8003910:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003914:	6453      	str	r3, [r2, #68]	; 0x44
 8003916:	4b5d      	ldr	r3, [pc, #372]	; (8003a8c <HAL_GPIO_Init+0x30c>)
 8003918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800391a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800391e:	60fb      	str	r3, [r7, #12]
 8003920:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003922:	4a5b      	ldr	r2, [pc, #364]	; (8003a90 <HAL_GPIO_Init+0x310>)
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	089b      	lsrs	r3, r3, #2
 8003928:	3302      	adds	r3, #2
 800392a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800392e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	f003 0303 	and.w	r3, r3, #3
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	220f      	movs	r2, #15
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	43db      	mvns	r3, r3
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	4013      	ands	r3, r2
 8003944:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a52      	ldr	r2, [pc, #328]	; (8003a94 <HAL_GPIO_Init+0x314>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d02b      	beq.n	80039a6 <HAL_GPIO_Init+0x226>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a51      	ldr	r2, [pc, #324]	; (8003a98 <HAL_GPIO_Init+0x318>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d025      	beq.n	80039a2 <HAL_GPIO_Init+0x222>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a50      	ldr	r2, [pc, #320]	; (8003a9c <HAL_GPIO_Init+0x31c>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d01f      	beq.n	800399e <HAL_GPIO_Init+0x21e>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a4f      	ldr	r2, [pc, #316]	; (8003aa0 <HAL_GPIO_Init+0x320>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d019      	beq.n	800399a <HAL_GPIO_Init+0x21a>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a4e      	ldr	r2, [pc, #312]	; (8003aa4 <HAL_GPIO_Init+0x324>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d013      	beq.n	8003996 <HAL_GPIO_Init+0x216>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a4d      	ldr	r2, [pc, #308]	; (8003aa8 <HAL_GPIO_Init+0x328>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d00d      	beq.n	8003992 <HAL_GPIO_Init+0x212>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a4c      	ldr	r2, [pc, #304]	; (8003aac <HAL_GPIO_Init+0x32c>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d007      	beq.n	800398e <HAL_GPIO_Init+0x20e>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a4b      	ldr	r2, [pc, #300]	; (8003ab0 <HAL_GPIO_Init+0x330>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d101      	bne.n	800398a <HAL_GPIO_Init+0x20a>
 8003986:	2307      	movs	r3, #7
 8003988:	e00e      	b.n	80039a8 <HAL_GPIO_Init+0x228>
 800398a:	2308      	movs	r3, #8
 800398c:	e00c      	b.n	80039a8 <HAL_GPIO_Init+0x228>
 800398e:	2306      	movs	r3, #6
 8003990:	e00a      	b.n	80039a8 <HAL_GPIO_Init+0x228>
 8003992:	2305      	movs	r3, #5
 8003994:	e008      	b.n	80039a8 <HAL_GPIO_Init+0x228>
 8003996:	2304      	movs	r3, #4
 8003998:	e006      	b.n	80039a8 <HAL_GPIO_Init+0x228>
 800399a:	2303      	movs	r3, #3
 800399c:	e004      	b.n	80039a8 <HAL_GPIO_Init+0x228>
 800399e:	2302      	movs	r3, #2
 80039a0:	e002      	b.n	80039a8 <HAL_GPIO_Init+0x228>
 80039a2:	2301      	movs	r3, #1
 80039a4:	e000      	b.n	80039a8 <HAL_GPIO_Init+0x228>
 80039a6:	2300      	movs	r3, #0
 80039a8:	69fa      	ldr	r2, [r7, #28]
 80039aa:	f002 0203 	and.w	r2, r2, #3
 80039ae:	0092      	lsls	r2, r2, #2
 80039b0:	4093      	lsls	r3, r2
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039b8:	4935      	ldr	r1, [pc, #212]	; (8003a90 <HAL_GPIO_Init+0x310>)
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	089b      	lsrs	r3, r3, #2
 80039be:	3302      	adds	r3, #2
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039c6:	4b3b      	ldr	r3, [pc, #236]	; (8003ab4 <HAL_GPIO_Init+0x334>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	43db      	mvns	r3, r3
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	4013      	ands	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d003      	beq.n	80039ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039ea:	4a32      	ldr	r2, [pc, #200]	; (8003ab4 <HAL_GPIO_Init+0x334>)
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80039f0:	4b30      	ldr	r3, [pc, #192]	; (8003ab4 <HAL_GPIO_Init+0x334>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	43db      	mvns	r3, r3
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	4013      	ands	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a14:	4a27      	ldr	r2, [pc, #156]	; (8003ab4 <HAL_GPIO_Init+0x334>)
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a1a:	4b26      	ldr	r3, [pc, #152]	; (8003ab4 <HAL_GPIO_Init+0x334>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	43db      	mvns	r3, r3
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	4013      	ands	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d003      	beq.n	8003a3e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a3e:	4a1d      	ldr	r2, [pc, #116]	; (8003ab4 <HAL_GPIO_Init+0x334>)
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a44:	4b1b      	ldr	r3, [pc, #108]	; (8003ab4 <HAL_GPIO_Init+0x334>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	4013      	ands	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003a60:	69ba      	ldr	r2, [r7, #24]
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a68:	4a12      	ldr	r2, [pc, #72]	; (8003ab4 <HAL_GPIO_Init+0x334>)
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	3301      	adds	r3, #1
 8003a72:	61fb      	str	r3, [r7, #28]
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	2b0f      	cmp	r3, #15
 8003a78:	f67f ae90 	bls.w	800379c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a7c:	bf00      	nop
 8003a7e:	bf00      	nop
 8003a80:	3724      	adds	r7, #36	; 0x24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	40023800 	.word	0x40023800
 8003a90:	40013800 	.word	0x40013800
 8003a94:	40020000 	.word	0x40020000
 8003a98:	40020400 	.word	0x40020400
 8003a9c:	40020800 	.word	0x40020800
 8003aa0:	40020c00 	.word	0x40020c00
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	40021400 	.word	0x40021400
 8003aac:	40021800 	.word	0x40021800
 8003ab0:	40021c00 	.word	0x40021c00
 8003ab4:	40013c00 	.word	0x40013c00

08003ab8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	807b      	strh	r3, [r7, #2]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ac8:	787b      	ldrb	r3, [r7, #1]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d003      	beq.n	8003ad6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ace:	887a      	ldrh	r2, [r7, #2]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ad4:	e003      	b.n	8003ade <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ad6:	887b      	ldrh	r3, [r7, #2]
 8003ad8:	041a      	lsls	r2, r3, #16
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	619a      	str	r2, [r3, #24]
}
 8003ade:	bf00      	nop
 8003ae0:	370c      	adds	r7, #12
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
	...

08003aec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e12b      	b.n	8003d56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d106      	bne.n	8003b18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7fd f90e 	bl	8000d34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2224      	movs	r2, #36	; 0x24
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f022 0201 	bic.w	r2, r2, #1
 8003b2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b50:	f000 fd5c 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 8003b54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	4a81      	ldr	r2, [pc, #516]	; (8003d60 <HAL_I2C_Init+0x274>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d807      	bhi.n	8003b70 <HAL_I2C_Init+0x84>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	4a80      	ldr	r2, [pc, #512]	; (8003d64 <HAL_I2C_Init+0x278>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	bf94      	ite	ls
 8003b68:	2301      	movls	r3, #1
 8003b6a:	2300      	movhi	r3, #0
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	e006      	b.n	8003b7e <HAL_I2C_Init+0x92>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	4a7d      	ldr	r2, [pc, #500]	; (8003d68 <HAL_I2C_Init+0x27c>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	bf94      	ite	ls
 8003b78:	2301      	movls	r3, #1
 8003b7a:	2300      	movhi	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e0e7      	b.n	8003d56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	4a78      	ldr	r2, [pc, #480]	; (8003d6c <HAL_I2C_Init+0x280>)
 8003b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8e:	0c9b      	lsrs	r3, r3, #18
 8003b90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68ba      	ldr	r2, [r7, #8]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6a1b      	ldr	r3, [r3, #32]
 8003bac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	4a6a      	ldr	r2, [pc, #424]	; (8003d60 <HAL_I2C_Init+0x274>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d802      	bhi.n	8003bc0 <HAL_I2C_Init+0xd4>
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	e009      	b.n	8003bd4 <HAL_I2C_Init+0xe8>
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003bc6:	fb02 f303 	mul.w	r3, r2, r3
 8003bca:	4a69      	ldr	r2, [pc, #420]	; (8003d70 <HAL_I2C_Init+0x284>)
 8003bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd0:	099b      	lsrs	r3, r3, #6
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	6812      	ldr	r2, [r2, #0]
 8003bd8:	430b      	orrs	r3, r1
 8003bda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003be6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	495c      	ldr	r1, [pc, #368]	; (8003d60 <HAL_I2C_Init+0x274>)
 8003bf0:	428b      	cmp	r3, r1
 8003bf2:	d819      	bhi.n	8003c28 <HAL_I2C_Init+0x13c>
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	1e59      	subs	r1, r3, #1
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	005b      	lsls	r3, r3, #1
 8003bfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c02:	1c59      	adds	r1, r3, #1
 8003c04:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003c08:	400b      	ands	r3, r1
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d00a      	beq.n	8003c24 <HAL_I2C_Init+0x138>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	1e59      	subs	r1, r3, #1
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c22:	e051      	b.n	8003cc8 <HAL_I2C_Init+0x1dc>
 8003c24:	2304      	movs	r3, #4
 8003c26:	e04f      	b.n	8003cc8 <HAL_I2C_Init+0x1dc>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d111      	bne.n	8003c54 <HAL_I2C_Init+0x168>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	1e58      	subs	r0, r3, #1
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6859      	ldr	r1, [r3, #4]
 8003c38:	460b      	mov	r3, r1
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	440b      	add	r3, r1
 8003c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c42:	3301      	adds	r3, #1
 8003c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	bf0c      	ite	eq
 8003c4c:	2301      	moveq	r3, #1
 8003c4e:	2300      	movne	r3, #0
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	e012      	b.n	8003c7a <HAL_I2C_Init+0x18e>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	1e58      	subs	r0, r3, #1
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6859      	ldr	r1, [r3, #4]
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	0099      	lsls	r1, r3, #2
 8003c64:	440b      	add	r3, r1
 8003c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	bf0c      	ite	eq
 8003c74:	2301      	moveq	r3, #1
 8003c76:	2300      	movne	r3, #0
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <HAL_I2C_Init+0x196>
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e022      	b.n	8003cc8 <HAL_I2C_Init+0x1dc>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10e      	bne.n	8003ca8 <HAL_I2C_Init+0x1bc>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	1e58      	subs	r0, r3, #1
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6859      	ldr	r1, [r3, #4]
 8003c92:	460b      	mov	r3, r1
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	440b      	add	r3, r1
 8003c98:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ca2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ca6:	e00f      	b.n	8003cc8 <HAL_I2C_Init+0x1dc>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	1e58      	subs	r0, r3, #1
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6859      	ldr	r1, [r3, #4]
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	0099      	lsls	r1, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cc8:	6879      	ldr	r1, [r7, #4]
 8003cca:	6809      	ldr	r1, [r1, #0]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69da      	ldr	r2, [r3, #28]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	431a      	orrs	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003cf6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6911      	ldr	r1, [r2, #16]
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	68d2      	ldr	r2, [r2, #12]
 8003d02:	4311      	orrs	r1, r2
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	6812      	ldr	r2, [r2, #0]
 8003d08:	430b      	orrs	r3, r1
 8003d0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	695a      	ldr	r2, [r3, #20]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	430a      	orrs	r2, r1
 8003d26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0201 	orr.w	r2, r2, #1
 8003d36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2220      	movs	r2, #32
 8003d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d54:	2300      	movs	r3, #0
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	000186a0 	.word	0x000186a0
 8003d64:	001e847f 	.word	0x001e847f
 8003d68:	003d08ff 	.word	0x003d08ff
 8003d6c:	431bde83 	.word	0x431bde83
 8003d70:	10624dd3 	.word	0x10624dd3

08003d74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e264      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d075      	beq.n	8003e7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d92:	4ba3      	ldr	r3, [pc, #652]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f003 030c 	and.w	r3, r3, #12
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	d00c      	beq.n	8003db8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d9e:	4ba0      	ldr	r3, [pc, #640]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003da6:	2b08      	cmp	r3, #8
 8003da8:	d112      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003daa:	4b9d      	ldr	r3, [pc, #628]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003db2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003db6:	d10b      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db8:	4b99      	ldr	r3, [pc, #612]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d05b      	beq.n	8003e7c <HAL_RCC_OscConfig+0x108>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d157      	bne.n	8003e7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e23f      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dd8:	d106      	bne.n	8003de8 <HAL_RCC_OscConfig+0x74>
 8003dda:	4b91      	ldr	r3, [pc, #580]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a90      	ldr	r2, [pc, #576]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003de0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	e01d      	b.n	8003e24 <HAL_RCC_OscConfig+0xb0>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003df0:	d10c      	bne.n	8003e0c <HAL_RCC_OscConfig+0x98>
 8003df2:	4b8b      	ldr	r3, [pc, #556]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a8a      	ldr	r2, [pc, #552]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003df8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dfc:	6013      	str	r3, [r2, #0]
 8003dfe:	4b88      	ldr	r3, [pc, #544]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a87      	ldr	r2, [pc, #540]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	e00b      	b.n	8003e24 <HAL_RCC_OscConfig+0xb0>
 8003e0c:	4b84      	ldr	r3, [pc, #528]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a83      	ldr	r2, [pc, #524]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e16:	6013      	str	r3, [r2, #0]
 8003e18:	4b81      	ldr	r3, [pc, #516]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a80      	ldr	r2, [pc, #512]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d013      	beq.n	8003e54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2c:	f7fe fb52 	bl	80024d4 <HAL_GetTick>
 8003e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e34:	f7fe fb4e 	bl	80024d4 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b64      	cmp	r3, #100	; 0x64
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e204      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e46:	4b76      	ldr	r3, [pc, #472]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d0f0      	beq.n	8003e34 <HAL_RCC_OscConfig+0xc0>
 8003e52:	e014      	b.n	8003e7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e54:	f7fe fb3e 	bl	80024d4 <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e5c:	f7fe fb3a 	bl	80024d4 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b64      	cmp	r3, #100	; 0x64
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e1f0      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e6e:	4b6c      	ldr	r3, [pc, #432]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1f0      	bne.n	8003e5c <HAL_RCC_OscConfig+0xe8>
 8003e7a:	e000      	b.n	8003e7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d063      	beq.n	8003f52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e8a:	4b65      	ldr	r3, [pc, #404]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 030c 	and.w	r3, r3, #12
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00b      	beq.n	8003eae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e96:	4b62      	ldr	r3, [pc, #392]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d11c      	bne.n	8003edc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ea2:	4b5f      	ldr	r3, [pc, #380]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d116      	bne.n	8003edc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eae:	4b5c      	ldr	r3, [pc, #368]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d005      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x152>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d001      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e1c4      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ec6:	4b56      	ldr	r3, [pc, #344]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	00db      	lsls	r3, r3, #3
 8003ed4:	4952      	ldr	r1, [pc, #328]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eda:	e03a      	b.n	8003f52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d020      	beq.n	8003f26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ee4:	4b4f      	ldr	r3, [pc, #316]	; (8004024 <HAL_RCC_OscConfig+0x2b0>)
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eea:	f7fe faf3 	bl	80024d4 <HAL_GetTick>
 8003eee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ef0:	e008      	b.n	8003f04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ef2:	f7fe faef 	bl	80024d4 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d901      	bls.n	8003f04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e1a5      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f04:	4b46      	ldr	r3, [pc, #280]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0f0      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f10:	4b43      	ldr	r3, [pc, #268]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	691b      	ldr	r3, [r3, #16]
 8003f1c:	00db      	lsls	r3, r3, #3
 8003f1e:	4940      	ldr	r1, [pc, #256]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	600b      	str	r3, [r1, #0]
 8003f24:	e015      	b.n	8003f52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f26:	4b3f      	ldr	r3, [pc, #252]	; (8004024 <HAL_RCC_OscConfig+0x2b0>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2c:	f7fe fad2 	bl	80024d4 <HAL_GetTick>
 8003f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f32:	e008      	b.n	8003f46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f34:	f7fe face 	bl	80024d4 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e184      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f46:	4b36      	ldr	r3, [pc, #216]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1f0      	bne.n	8003f34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0308 	and.w	r3, r3, #8
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d030      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	695b      	ldr	r3, [r3, #20]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d016      	beq.n	8003f94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f66:	4b30      	ldr	r3, [pc, #192]	; (8004028 <HAL_RCC_OscConfig+0x2b4>)
 8003f68:	2201      	movs	r2, #1
 8003f6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f6c:	f7fe fab2 	bl	80024d4 <HAL_GetTick>
 8003f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f72:	e008      	b.n	8003f86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f74:	f7fe faae 	bl	80024d4 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e164      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f86:	4b26      	ldr	r3, [pc, #152]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003f88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d0f0      	beq.n	8003f74 <HAL_RCC_OscConfig+0x200>
 8003f92:	e015      	b.n	8003fc0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f94:	4b24      	ldr	r3, [pc, #144]	; (8004028 <HAL_RCC_OscConfig+0x2b4>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f9a:	f7fe fa9b 	bl	80024d4 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fa2:	f7fe fa97 	bl	80024d4 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e14d      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fb4:	4b1a      	ldr	r3, [pc, #104]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1f0      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0304 	and.w	r3, r3, #4
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 80a0 	beq.w	800410e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fd2:	4b13      	ldr	r3, [pc, #76]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10f      	bne.n	8003ffe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60bb      	str	r3, [r7, #8]
 8003fe2:	4b0f      	ldr	r3, [pc, #60]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	4a0e      	ldr	r2, [pc, #56]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fec:	6413      	str	r3, [r2, #64]	; 0x40
 8003fee:	4b0c      	ldr	r3, [pc, #48]	; (8004020 <HAL_RCC_OscConfig+0x2ac>)
 8003ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ff6:	60bb      	str	r3, [r7, #8]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ffe:	4b0b      	ldr	r3, [pc, #44]	; (800402c <HAL_RCC_OscConfig+0x2b8>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004006:	2b00      	cmp	r3, #0
 8004008:	d121      	bne.n	800404e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800400a:	4b08      	ldr	r3, [pc, #32]	; (800402c <HAL_RCC_OscConfig+0x2b8>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a07      	ldr	r2, [pc, #28]	; (800402c <HAL_RCC_OscConfig+0x2b8>)
 8004010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004014:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004016:	f7fe fa5d 	bl	80024d4 <HAL_GetTick>
 800401a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800401c:	e011      	b.n	8004042 <HAL_RCC_OscConfig+0x2ce>
 800401e:	bf00      	nop
 8004020:	40023800 	.word	0x40023800
 8004024:	42470000 	.word	0x42470000
 8004028:	42470e80 	.word	0x42470e80
 800402c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004030:	f7fe fa50 	bl	80024d4 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e106      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004042:	4b85      	ldr	r3, [pc, #532]	; (8004258 <HAL_RCC_OscConfig+0x4e4>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0f0      	beq.n	8004030 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d106      	bne.n	8004064 <HAL_RCC_OscConfig+0x2f0>
 8004056:	4b81      	ldr	r3, [pc, #516]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 8004058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405a:	4a80      	ldr	r2, [pc, #512]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 800405c:	f043 0301 	orr.w	r3, r3, #1
 8004060:	6713      	str	r3, [r2, #112]	; 0x70
 8004062:	e01c      	b.n	800409e <HAL_RCC_OscConfig+0x32a>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	2b05      	cmp	r3, #5
 800406a:	d10c      	bne.n	8004086 <HAL_RCC_OscConfig+0x312>
 800406c:	4b7b      	ldr	r3, [pc, #492]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 800406e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004070:	4a7a      	ldr	r2, [pc, #488]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 8004072:	f043 0304 	orr.w	r3, r3, #4
 8004076:	6713      	str	r3, [r2, #112]	; 0x70
 8004078:	4b78      	ldr	r3, [pc, #480]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 800407a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800407c:	4a77      	ldr	r2, [pc, #476]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 800407e:	f043 0301 	orr.w	r3, r3, #1
 8004082:	6713      	str	r3, [r2, #112]	; 0x70
 8004084:	e00b      	b.n	800409e <HAL_RCC_OscConfig+0x32a>
 8004086:	4b75      	ldr	r3, [pc, #468]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 8004088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800408a:	4a74      	ldr	r2, [pc, #464]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 800408c:	f023 0301 	bic.w	r3, r3, #1
 8004090:	6713      	str	r3, [r2, #112]	; 0x70
 8004092:	4b72      	ldr	r3, [pc, #456]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 8004094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004096:	4a71      	ldr	r2, [pc, #452]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 8004098:	f023 0304 	bic.w	r3, r3, #4
 800409c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d015      	beq.n	80040d2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a6:	f7fe fa15 	bl	80024d4 <HAL_GetTick>
 80040aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ac:	e00a      	b.n	80040c4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040ae:	f7fe fa11 	bl	80024d4 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040bc:	4293      	cmp	r3, r2
 80040be:	d901      	bls.n	80040c4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	e0c5      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040c4:	4b65      	ldr	r3, [pc, #404]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 80040c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d0ee      	beq.n	80040ae <HAL_RCC_OscConfig+0x33a>
 80040d0:	e014      	b.n	80040fc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040d2:	f7fe f9ff 	bl	80024d4 <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040d8:	e00a      	b.n	80040f0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040da:	f7fe f9fb 	bl	80024d4 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d901      	bls.n	80040f0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e0af      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040f0:	4b5a      	ldr	r3, [pc, #360]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 80040f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1ee      	bne.n	80040da <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040fc:	7dfb      	ldrb	r3, [r7, #23]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d105      	bne.n	800410e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004102:	4b56      	ldr	r3, [pc, #344]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 8004104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004106:	4a55      	ldr	r2, [pc, #340]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 8004108:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800410c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 809b 	beq.w	800424e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004118:	4b50      	ldr	r3, [pc, #320]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f003 030c 	and.w	r3, r3, #12
 8004120:	2b08      	cmp	r3, #8
 8004122:	d05c      	beq.n	80041de <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	2b02      	cmp	r3, #2
 800412a:	d141      	bne.n	80041b0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800412c:	4b4c      	ldr	r3, [pc, #304]	; (8004260 <HAL_RCC_OscConfig+0x4ec>)
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004132:	f7fe f9cf 	bl	80024d4 <HAL_GetTick>
 8004136:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004138:	e008      	b.n	800414c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800413a:	f7fe f9cb 	bl	80024d4 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	2b02      	cmp	r3, #2
 8004146:	d901      	bls.n	800414c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e081      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800414c:	4b43      	ldr	r3, [pc, #268]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1f0      	bne.n	800413a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	69da      	ldr	r2, [r3, #28]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	431a      	orrs	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004166:	019b      	lsls	r3, r3, #6
 8004168:	431a      	orrs	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800416e:	085b      	lsrs	r3, r3, #1
 8004170:	3b01      	subs	r3, #1
 8004172:	041b      	lsls	r3, r3, #16
 8004174:	431a      	orrs	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417a:	061b      	lsls	r3, r3, #24
 800417c:	4937      	ldr	r1, [pc, #220]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 800417e:	4313      	orrs	r3, r2
 8004180:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004182:	4b37      	ldr	r3, [pc, #220]	; (8004260 <HAL_RCC_OscConfig+0x4ec>)
 8004184:	2201      	movs	r2, #1
 8004186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004188:	f7fe f9a4 	bl	80024d4 <HAL_GetTick>
 800418c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800418e:	e008      	b.n	80041a2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004190:	f7fe f9a0 	bl	80024d4 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	2b02      	cmp	r3, #2
 800419c:	d901      	bls.n	80041a2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e056      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041a2:	4b2e      	ldr	r3, [pc, #184]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d0f0      	beq.n	8004190 <HAL_RCC_OscConfig+0x41c>
 80041ae:	e04e      	b.n	800424e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041b0:	4b2b      	ldr	r3, [pc, #172]	; (8004260 <HAL_RCC_OscConfig+0x4ec>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b6:	f7fe f98d 	bl	80024d4 <HAL_GetTick>
 80041ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041bc:	e008      	b.n	80041d0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041be:	f7fe f989 	bl	80024d4 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d901      	bls.n	80041d0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e03f      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041d0:	4b22      	ldr	r3, [pc, #136]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d1f0      	bne.n	80041be <HAL_RCC_OscConfig+0x44a>
 80041dc:	e037      	b.n	800424e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d101      	bne.n	80041ea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e032      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041ea:	4b1c      	ldr	r3, [pc, #112]	; (800425c <HAL_RCC_OscConfig+0x4e8>)
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d028      	beq.n	800424a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004202:	429a      	cmp	r2, r3
 8004204:	d121      	bne.n	800424a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004210:	429a      	cmp	r2, r3
 8004212:	d11a      	bne.n	800424a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800421a:	4013      	ands	r3, r2
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004220:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004222:	4293      	cmp	r3, r2
 8004224:	d111      	bne.n	800424a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004230:	085b      	lsrs	r3, r3, #1
 8004232:	3b01      	subs	r3, #1
 8004234:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004236:	429a      	cmp	r2, r3
 8004238:	d107      	bne.n	800424a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004244:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004246:	429a      	cmp	r2, r3
 8004248:	d001      	beq.n	800424e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e000      	b.n	8004250 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3718      	adds	r7, #24
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40007000 	.word	0x40007000
 800425c:	40023800 	.word	0x40023800
 8004260:	42470060 	.word	0x42470060

08004264 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d101      	bne.n	8004278 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e0cc      	b.n	8004412 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004278:	4b68      	ldr	r3, [pc, #416]	; (800441c <HAL_RCC_ClockConfig+0x1b8>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0307 	and.w	r3, r3, #7
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	429a      	cmp	r2, r3
 8004284:	d90c      	bls.n	80042a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004286:	4b65      	ldr	r3, [pc, #404]	; (800441c <HAL_RCC_ClockConfig+0x1b8>)
 8004288:	683a      	ldr	r2, [r7, #0]
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800428e:	4b63      	ldr	r3, [pc, #396]	; (800441c <HAL_RCC_ClockConfig+0x1b8>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0307 	and.w	r3, r3, #7
 8004296:	683a      	ldr	r2, [r7, #0]
 8004298:	429a      	cmp	r2, r3
 800429a:	d001      	beq.n	80042a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e0b8      	b.n	8004412 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d020      	beq.n	80042ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d005      	beq.n	80042c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042b8:	4b59      	ldr	r3, [pc, #356]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	4a58      	ldr	r2, [pc, #352]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80042be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80042c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0308 	and.w	r3, r3, #8
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d005      	beq.n	80042dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042d0:	4b53      	ldr	r3, [pc, #332]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	4a52      	ldr	r2, [pc, #328]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80042d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80042da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042dc:	4b50      	ldr	r3, [pc, #320]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	494d      	ldr	r1, [pc, #308]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d044      	beq.n	8004384 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d107      	bne.n	8004312 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004302:	4b47      	ldr	r3, [pc, #284]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d119      	bne.n	8004342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e07f      	b.n	8004412 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	2b02      	cmp	r3, #2
 8004318:	d003      	beq.n	8004322 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800431e:	2b03      	cmp	r3, #3
 8004320:	d107      	bne.n	8004332 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004322:	4b3f      	ldr	r3, [pc, #252]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d109      	bne.n	8004342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e06f      	b.n	8004412 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004332:	4b3b      	ldr	r3, [pc, #236]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e067      	b.n	8004412 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004342:	4b37      	ldr	r3, [pc, #220]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f023 0203 	bic.w	r2, r3, #3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	4934      	ldr	r1, [pc, #208]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 8004350:	4313      	orrs	r3, r2
 8004352:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004354:	f7fe f8be 	bl	80024d4 <HAL_GetTick>
 8004358:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435a:	e00a      	b.n	8004372 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800435c:	f7fe f8ba 	bl	80024d4 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	f241 3288 	movw	r2, #5000	; 0x1388
 800436a:	4293      	cmp	r3, r2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e04f      	b.n	8004412 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004372:	4b2b      	ldr	r3, [pc, #172]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f003 020c 	and.w	r2, r3, #12
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	429a      	cmp	r2, r3
 8004382:	d1eb      	bne.n	800435c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004384:	4b25      	ldr	r3, [pc, #148]	; (800441c <HAL_RCC_ClockConfig+0x1b8>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0307 	and.w	r3, r3, #7
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	429a      	cmp	r2, r3
 8004390:	d20c      	bcs.n	80043ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004392:	4b22      	ldr	r3, [pc, #136]	; (800441c <HAL_RCC_ClockConfig+0x1b8>)
 8004394:	683a      	ldr	r2, [r7, #0]
 8004396:	b2d2      	uxtb	r2, r2
 8004398:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800439a:	4b20      	ldr	r3, [pc, #128]	; (800441c <HAL_RCC_ClockConfig+0x1b8>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	683a      	ldr	r2, [r7, #0]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d001      	beq.n	80043ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e032      	b.n	8004412 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0304 	and.w	r3, r3, #4
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d008      	beq.n	80043ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043b8:	4b19      	ldr	r3, [pc, #100]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	4916      	ldr	r1, [pc, #88]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0308 	and.w	r3, r3, #8
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d009      	beq.n	80043ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043d6:	4b12      	ldr	r3, [pc, #72]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	490e      	ldr	r1, [pc, #56]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043ea:	f000 f821 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 80043ee:	4602      	mov	r2, r0
 80043f0:	4b0b      	ldr	r3, [pc, #44]	; (8004420 <HAL_RCC_ClockConfig+0x1bc>)
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	091b      	lsrs	r3, r3, #4
 80043f6:	f003 030f 	and.w	r3, r3, #15
 80043fa:	490a      	ldr	r1, [pc, #40]	; (8004424 <HAL_RCC_ClockConfig+0x1c0>)
 80043fc:	5ccb      	ldrb	r3, [r1, r3]
 80043fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004402:	4a09      	ldr	r2, [pc, #36]	; (8004428 <HAL_RCC_ClockConfig+0x1c4>)
 8004404:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004406:	4b09      	ldr	r3, [pc, #36]	; (800442c <HAL_RCC_ClockConfig+0x1c8>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4618      	mov	r0, r3
 800440c:	f7fe f81e 	bl	800244c <HAL_InitTick>

  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	40023c00 	.word	0x40023c00
 8004420:	40023800 	.word	0x40023800
 8004424:	0800b690 	.word	0x0800b690
 8004428:	2000000c 	.word	0x2000000c
 800442c:	200000f0 	.word	0x200000f0

08004430 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004430:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004434:	b084      	sub	sp, #16
 8004436:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004438:	2300      	movs	r3, #0
 800443a:	607b      	str	r3, [r7, #4]
 800443c:	2300      	movs	r3, #0
 800443e:	60fb      	str	r3, [r7, #12]
 8004440:	2300      	movs	r3, #0
 8004442:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004444:	2300      	movs	r3, #0
 8004446:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004448:	4b67      	ldr	r3, [pc, #412]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f003 030c 	and.w	r3, r3, #12
 8004450:	2b08      	cmp	r3, #8
 8004452:	d00d      	beq.n	8004470 <HAL_RCC_GetSysClockFreq+0x40>
 8004454:	2b08      	cmp	r3, #8
 8004456:	f200 80bd 	bhi.w	80045d4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800445a:	2b00      	cmp	r3, #0
 800445c:	d002      	beq.n	8004464 <HAL_RCC_GetSysClockFreq+0x34>
 800445e:	2b04      	cmp	r3, #4
 8004460:	d003      	beq.n	800446a <HAL_RCC_GetSysClockFreq+0x3a>
 8004462:	e0b7      	b.n	80045d4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004464:	4b61      	ldr	r3, [pc, #388]	; (80045ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004466:	60bb      	str	r3, [r7, #8]
       break;
 8004468:	e0b7      	b.n	80045da <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800446a:	4b61      	ldr	r3, [pc, #388]	; (80045f0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800446c:	60bb      	str	r3, [r7, #8]
      break;
 800446e:	e0b4      	b.n	80045da <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004470:	4b5d      	ldr	r3, [pc, #372]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004478:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800447a:	4b5b      	ldr	r3, [pc, #364]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d04d      	beq.n	8004522 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004486:	4b58      	ldr	r3, [pc, #352]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	099b      	lsrs	r3, r3, #6
 800448c:	461a      	mov	r2, r3
 800448e:	f04f 0300 	mov.w	r3, #0
 8004492:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004496:	f04f 0100 	mov.w	r1, #0
 800449a:	ea02 0800 	and.w	r8, r2, r0
 800449e:	ea03 0901 	and.w	r9, r3, r1
 80044a2:	4640      	mov	r0, r8
 80044a4:	4649      	mov	r1, r9
 80044a6:	f04f 0200 	mov.w	r2, #0
 80044aa:	f04f 0300 	mov.w	r3, #0
 80044ae:	014b      	lsls	r3, r1, #5
 80044b0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80044b4:	0142      	lsls	r2, r0, #5
 80044b6:	4610      	mov	r0, r2
 80044b8:	4619      	mov	r1, r3
 80044ba:	ebb0 0008 	subs.w	r0, r0, r8
 80044be:	eb61 0109 	sbc.w	r1, r1, r9
 80044c2:	f04f 0200 	mov.w	r2, #0
 80044c6:	f04f 0300 	mov.w	r3, #0
 80044ca:	018b      	lsls	r3, r1, #6
 80044cc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80044d0:	0182      	lsls	r2, r0, #6
 80044d2:	1a12      	subs	r2, r2, r0
 80044d4:	eb63 0301 	sbc.w	r3, r3, r1
 80044d8:	f04f 0000 	mov.w	r0, #0
 80044dc:	f04f 0100 	mov.w	r1, #0
 80044e0:	00d9      	lsls	r1, r3, #3
 80044e2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80044e6:	00d0      	lsls	r0, r2, #3
 80044e8:	4602      	mov	r2, r0
 80044ea:	460b      	mov	r3, r1
 80044ec:	eb12 0208 	adds.w	r2, r2, r8
 80044f0:	eb43 0309 	adc.w	r3, r3, r9
 80044f4:	f04f 0000 	mov.w	r0, #0
 80044f8:	f04f 0100 	mov.w	r1, #0
 80044fc:	0259      	lsls	r1, r3, #9
 80044fe:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004502:	0250      	lsls	r0, r2, #9
 8004504:	4602      	mov	r2, r0
 8004506:	460b      	mov	r3, r1
 8004508:	4610      	mov	r0, r2
 800450a:	4619      	mov	r1, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	461a      	mov	r2, r3
 8004510:	f04f 0300 	mov.w	r3, #0
 8004514:	f7fb feb4 	bl	8000280 <__aeabi_uldivmod>
 8004518:	4602      	mov	r2, r0
 800451a:	460b      	mov	r3, r1
 800451c:	4613      	mov	r3, r2
 800451e:	60fb      	str	r3, [r7, #12]
 8004520:	e04a      	b.n	80045b8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004522:	4b31      	ldr	r3, [pc, #196]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	099b      	lsrs	r3, r3, #6
 8004528:	461a      	mov	r2, r3
 800452a:	f04f 0300 	mov.w	r3, #0
 800452e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004532:	f04f 0100 	mov.w	r1, #0
 8004536:	ea02 0400 	and.w	r4, r2, r0
 800453a:	ea03 0501 	and.w	r5, r3, r1
 800453e:	4620      	mov	r0, r4
 8004540:	4629      	mov	r1, r5
 8004542:	f04f 0200 	mov.w	r2, #0
 8004546:	f04f 0300 	mov.w	r3, #0
 800454a:	014b      	lsls	r3, r1, #5
 800454c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004550:	0142      	lsls	r2, r0, #5
 8004552:	4610      	mov	r0, r2
 8004554:	4619      	mov	r1, r3
 8004556:	1b00      	subs	r0, r0, r4
 8004558:	eb61 0105 	sbc.w	r1, r1, r5
 800455c:	f04f 0200 	mov.w	r2, #0
 8004560:	f04f 0300 	mov.w	r3, #0
 8004564:	018b      	lsls	r3, r1, #6
 8004566:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800456a:	0182      	lsls	r2, r0, #6
 800456c:	1a12      	subs	r2, r2, r0
 800456e:	eb63 0301 	sbc.w	r3, r3, r1
 8004572:	f04f 0000 	mov.w	r0, #0
 8004576:	f04f 0100 	mov.w	r1, #0
 800457a:	00d9      	lsls	r1, r3, #3
 800457c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004580:	00d0      	lsls	r0, r2, #3
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	1912      	adds	r2, r2, r4
 8004588:	eb45 0303 	adc.w	r3, r5, r3
 800458c:	f04f 0000 	mov.w	r0, #0
 8004590:	f04f 0100 	mov.w	r1, #0
 8004594:	0299      	lsls	r1, r3, #10
 8004596:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800459a:	0290      	lsls	r0, r2, #10
 800459c:	4602      	mov	r2, r0
 800459e:	460b      	mov	r3, r1
 80045a0:	4610      	mov	r0, r2
 80045a2:	4619      	mov	r1, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	461a      	mov	r2, r3
 80045a8:	f04f 0300 	mov.w	r3, #0
 80045ac:	f7fb fe68 	bl	8000280 <__aeabi_uldivmod>
 80045b0:	4602      	mov	r2, r0
 80045b2:	460b      	mov	r3, r1
 80045b4:	4613      	mov	r3, r2
 80045b6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80045b8:	4b0b      	ldr	r3, [pc, #44]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	0c1b      	lsrs	r3, r3, #16
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	3301      	adds	r3, #1
 80045c4:	005b      	lsls	r3, r3, #1
 80045c6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d0:	60bb      	str	r3, [r7, #8]
      break;
 80045d2:	e002      	b.n	80045da <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045d4:	4b05      	ldr	r3, [pc, #20]	; (80045ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 80045d6:	60bb      	str	r3, [r7, #8]
      break;
 80045d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045da:	68bb      	ldr	r3, [r7, #8]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3710      	adds	r7, #16
 80045e0:	46bd      	mov	sp, r7
 80045e2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80045e6:	bf00      	nop
 80045e8:	40023800 	.word	0x40023800
 80045ec:	00f42400 	.word	0x00f42400
 80045f0:	007a1200 	.word	0x007a1200

080045f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045f4:	b480      	push	{r7}
 80045f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045f8:	4b03      	ldr	r3, [pc, #12]	; (8004608 <HAL_RCC_GetHCLKFreq+0x14>)
 80045fa:	681b      	ldr	r3, [r3, #0]
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	2000000c 	.word	0x2000000c

0800460c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004610:	f7ff fff0 	bl	80045f4 <HAL_RCC_GetHCLKFreq>
 8004614:	4602      	mov	r2, r0
 8004616:	4b05      	ldr	r3, [pc, #20]	; (800462c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	0a9b      	lsrs	r3, r3, #10
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	4903      	ldr	r1, [pc, #12]	; (8004630 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004622:	5ccb      	ldrb	r3, [r1, r3]
 8004624:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004628:	4618      	mov	r0, r3
 800462a:	bd80      	pop	{r7, pc}
 800462c:	40023800 	.word	0x40023800
 8004630:	0800b6a0 	.word	0x0800b6a0

08004634 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004638:	f7ff ffdc 	bl	80045f4 <HAL_RCC_GetHCLKFreq>
 800463c:	4602      	mov	r2, r0
 800463e:	4b05      	ldr	r3, [pc, #20]	; (8004654 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	0b5b      	lsrs	r3, r3, #13
 8004644:	f003 0307 	and.w	r3, r3, #7
 8004648:	4903      	ldr	r1, [pc, #12]	; (8004658 <HAL_RCC_GetPCLK2Freq+0x24>)
 800464a:	5ccb      	ldrb	r3, [r1, r3]
 800464c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004650:	4618      	mov	r0, r3
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40023800 	.word	0x40023800
 8004658:	0800b6a0 	.word	0x0800b6a0

0800465c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e07b      	b.n	8004766 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004672:	2b00      	cmp	r3, #0
 8004674:	d108      	bne.n	8004688 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800467e:	d009      	beq.n	8004694 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	61da      	str	r2, [r3, #28]
 8004686:	e005      	b.n	8004694 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d106      	bne.n	80046b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7fd f9ee 	bl	8001a90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2202      	movs	r2, #2
 80046b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80046dc:	431a      	orrs	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	691b      	ldr	r3, [r3, #16]
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	431a      	orrs	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	431a      	orrs	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004704:	431a      	orrs	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	69db      	ldr	r3, [r3, #28]
 800470a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800470e:	431a      	orrs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a1b      	ldr	r3, [r3, #32]
 8004714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004718:	ea42 0103 	orr.w	r1, r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004720:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	430a      	orrs	r2, r1
 800472a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	0c1b      	lsrs	r3, r3, #16
 8004732:	f003 0104 	and.w	r1, r3, #4
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473a:	f003 0210 	and.w	r2, r3, #16
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	430a      	orrs	r2, r1
 8004744:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	69da      	ldr	r2, [r3, #28]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004754:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3708      	adds	r7, #8
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b088      	sub	sp, #32
 8004772:	af00      	add	r7, sp, #0
 8004774:	60f8      	str	r0, [r7, #12]
 8004776:	60b9      	str	r1, [r7, #8]
 8004778:	603b      	str	r3, [r7, #0]
 800477a:	4613      	mov	r3, r2
 800477c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800477e:	2300      	movs	r3, #0
 8004780:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004788:	2b01      	cmp	r3, #1
 800478a:	d101      	bne.n	8004790 <HAL_SPI_Transmit+0x22>
 800478c:	2302      	movs	r3, #2
 800478e:	e126      	b.n	80049de <HAL_SPI_Transmit+0x270>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004798:	f7fd fe9c 	bl	80024d4 <HAL_GetTick>
 800479c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800479e:	88fb      	ldrh	r3, [r7, #6]
 80047a0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d002      	beq.n	80047b4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80047ae:	2302      	movs	r3, #2
 80047b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047b2:	e10b      	b.n	80049cc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d002      	beq.n	80047c0 <HAL_SPI_Transmit+0x52>
 80047ba:	88fb      	ldrh	r3, [r7, #6]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d102      	bne.n	80047c6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047c4:	e102      	b.n	80049cc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2203      	movs	r2, #3
 80047ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2200      	movs	r2, #0
 80047d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	88fa      	ldrh	r2, [r7, #6]
 80047de:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	88fa      	ldrh	r2, [r7, #6]
 80047e4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2200      	movs	r2, #0
 80047f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800480c:	d10f      	bne.n	800482e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800481c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800482c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004838:	2b40      	cmp	r3, #64	; 0x40
 800483a:	d007      	beq.n	800484c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800484a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004854:	d14b      	bne.n	80048ee <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d002      	beq.n	8004864 <HAL_SPI_Transmit+0xf6>
 800485e:	8afb      	ldrh	r3, [r7, #22]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d13e      	bne.n	80048e2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004868:	881a      	ldrh	r2, [r3, #0]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004874:	1c9a      	adds	r2, r3, #2
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800487e:	b29b      	uxth	r3, r3
 8004880:	3b01      	subs	r3, #1
 8004882:	b29a      	uxth	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004888:	e02b      	b.n	80048e2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b02      	cmp	r3, #2
 8004896:	d112      	bne.n	80048be <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489c:	881a      	ldrh	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a8:	1c9a      	adds	r2, r3, #2
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	3b01      	subs	r3, #1
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	86da      	strh	r2, [r3, #54]	; 0x36
 80048bc:	e011      	b.n	80048e2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048be:	f7fd fe09 	bl	80024d4 <HAL_GetTick>
 80048c2:	4602      	mov	r2, r0
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	1ad3      	subs	r3, r2, r3
 80048c8:	683a      	ldr	r2, [r7, #0]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d803      	bhi.n	80048d6 <HAL_SPI_Transmit+0x168>
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048d4:	d102      	bne.n	80048dc <HAL_SPI_Transmit+0x16e>
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d102      	bne.n	80048e2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80048dc:	2303      	movs	r3, #3
 80048de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80048e0:	e074      	b.n	80049cc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1ce      	bne.n	800488a <HAL_SPI_Transmit+0x11c>
 80048ec:	e04c      	b.n	8004988 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d002      	beq.n	80048fc <HAL_SPI_Transmit+0x18e>
 80048f6:	8afb      	ldrh	r3, [r7, #22]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d140      	bne.n	800497e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	330c      	adds	r3, #12
 8004906:	7812      	ldrb	r2, [r2, #0]
 8004908:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490e:	1c5a      	adds	r2, r3, #1
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004918:	b29b      	uxth	r3, r3
 800491a:	3b01      	subs	r3, #1
 800491c:	b29a      	uxth	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004922:	e02c      	b.n	800497e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b02      	cmp	r3, #2
 8004930:	d113      	bne.n	800495a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	330c      	adds	r3, #12
 800493c:	7812      	ldrb	r2, [r2, #0]
 800493e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004944:	1c5a      	adds	r2, r3, #1
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800494e:	b29b      	uxth	r3, r3
 8004950:	3b01      	subs	r3, #1
 8004952:	b29a      	uxth	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	86da      	strh	r2, [r3, #54]	; 0x36
 8004958:	e011      	b.n	800497e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800495a:	f7fd fdbb 	bl	80024d4 <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	683a      	ldr	r2, [r7, #0]
 8004966:	429a      	cmp	r2, r3
 8004968:	d803      	bhi.n	8004972 <HAL_SPI_Transmit+0x204>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004970:	d102      	bne.n	8004978 <HAL_SPI_Transmit+0x20a>
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d102      	bne.n	800497e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800497c:	e026      	b.n	80049cc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004982:	b29b      	uxth	r3, r3
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1cd      	bne.n	8004924 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004988:	69ba      	ldr	r2, [r7, #24]
 800498a:	6839      	ldr	r1, [r7, #0]
 800498c:	68f8      	ldr	r0, [r7, #12]
 800498e:	f000 fbcb 	bl	8005128 <SPI_EndRxTxTransaction>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d002      	beq.n	800499e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2220      	movs	r2, #32
 800499c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10a      	bne.n	80049bc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049a6:	2300      	movs	r3, #0
 80049a8:	613b      	str	r3, [r7, #16]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	613b      	str	r3, [r7, #16]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	613b      	str	r3, [r7, #16]
 80049ba:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d002      	beq.n	80049ca <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	77fb      	strb	r3, [r7, #31]
 80049c8:	e000      	b.n	80049cc <HAL_SPI_Transmit+0x25e>
  }

error:
 80049ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80049dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3720      	adds	r7, #32
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b088      	sub	sp, #32
 80049ea:	af02      	add	r7, sp, #8
 80049ec:	60f8      	str	r0, [r7, #12]
 80049ee:	60b9      	str	r1, [r7, #8]
 80049f0:	603b      	str	r3, [r7, #0]
 80049f2:	4613      	mov	r3, r2
 80049f4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80049f6:	2300      	movs	r3, #0
 80049f8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a02:	d112      	bne.n	8004a2a <HAL_SPI_Receive+0x44>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d10e      	bne.n	8004a2a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2204      	movs	r2, #4
 8004a10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004a14:	88fa      	ldrh	r2, [r7, #6]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	68b9      	ldr	r1, [r7, #8]
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 f8f1 	bl	8004c08 <HAL_SPI_TransmitReceive>
 8004a26:	4603      	mov	r3, r0
 8004a28:	e0ea      	b.n	8004c00 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d101      	bne.n	8004a38 <HAL_SPI_Receive+0x52>
 8004a34:	2302      	movs	r3, #2
 8004a36:	e0e3      	b.n	8004c00 <HAL_SPI_Receive+0x21a>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a40:	f7fd fd48 	bl	80024d4 <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d002      	beq.n	8004a58 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004a52:	2302      	movs	r3, #2
 8004a54:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a56:	e0ca      	b.n	8004bee <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d002      	beq.n	8004a64 <HAL_SPI_Receive+0x7e>
 8004a5e:	88fb      	ldrh	r3, [r7, #6]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d102      	bne.n	8004a6a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a68:	e0c1      	b.n	8004bee <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2204      	movs	r2, #4
 8004a6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	68ba      	ldr	r2, [r7, #8]
 8004a7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	88fa      	ldrh	r2, [r7, #6]
 8004a82:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	88fa      	ldrh	r2, [r7, #6]
 8004a88:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2200      	movs	r2, #0
 8004a94:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ab0:	d10f      	bne.n	8004ad2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ac0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ad0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004adc:	2b40      	cmp	r3, #64	; 0x40
 8004ade:	d007      	beq.n	8004af0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004aee:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d162      	bne.n	8004bbe <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004af8:	e02e      	b.n	8004b58 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d115      	bne.n	8004b34 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f103 020c 	add.w	r2, r3, #12
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b14:	7812      	ldrb	r2, [r2, #0]
 8004b16:	b2d2      	uxtb	r2, r2
 8004b18:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b1e:	1c5a      	adds	r2, r3, #1
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b32:	e011      	b.n	8004b58 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b34:	f7fd fcce 	bl	80024d4 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	683a      	ldr	r2, [r7, #0]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d803      	bhi.n	8004b4c <HAL_SPI_Receive+0x166>
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4a:	d102      	bne.n	8004b52 <HAL_SPI_Receive+0x16c>
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d102      	bne.n	8004b58 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004b56:	e04a      	b.n	8004bee <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1cb      	bne.n	8004afa <HAL_SPI_Receive+0x114>
 8004b62:	e031      	b.n	8004bc8 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d113      	bne.n	8004b9a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68da      	ldr	r2, [r3, #12]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b7c:	b292      	uxth	r2, r2
 8004b7e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b84:	1c9a      	adds	r2, r3, #2
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	3b01      	subs	r3, #1
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b98:	e011      	b.n	8004bbe <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b9a:	f7fd fc9b 	bl	80024d4 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	683a      	ldr	r2, [r7, #0]
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d803      	bhi.n	8004bb2 <HAL_SPI_Receive+0x1cc>
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb0:	d102      	bne.n	8004bb8 <HAL_SPI_Receive+0x1d2>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d102      	bne.n	8004bbe <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004bbc:	e017      	b.n	8004bee <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1cd      	bne.n	8004b64 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	6839      	ldr	r1, [r7, #0]
 8004bcc:	68f8      	ldr	r0, [r7, #12]
 8004bce:	f000 fa45 	bl	800505c <SPI_EndRxTransaction>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d002      	beq.n	8004bde <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2220      	movs	r2, #32
 8004bdc:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d002      	beq.n	8004bec <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	75fb      	strb	r3, [r7, #23]
 8004bea:	e000      	b.n	8004bee <HAL_SPI_Receive+0x208>
  }

error :
 8004bec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3718      	adds	r7, #24
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b08c      	sub	sp, #48	; 0x30
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	607a      	str	r2, [r7, #4]
 8004c14:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c16:	2301      	movs	r3, #1
 8004c18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d101      	bne.n	8004c2e <HAL_SPI_TransmitReceive+0x26>
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	e18a      	b.n	8004f44 <HAL_SPI_TransmitReceive+0x33c>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c36:	f7fd fc4d 	bl	80024d4 <HAL_GetTick>
 8004c3a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004c4c:	887b      	ldrh	r3, [r7, #2]
 8004c4e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c50:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d00f      	beq.n	8004c78 <HAL_SPI_TransmitReceive+0x70>
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c5e:	d107      	bne.n	8004c70 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d103      	bne.n	8004c70 <HAL_SPI_TransmitReceive+0x68>
 8004c68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c6c:	2b04      	cmp	r3, #4
 8004c6e:	d003      	beq.n	8004c78 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004c70:	2302      	movs	r3, #2
 8004c72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c76:	e15b      	b.n	8004f30 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d005      	beq.n	8004c8a <HAL_SPI_TransmitReceive+0x82>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d002      	beq.n	8004c8a <HAL_SPI_TransmitReceive+0x82>
 8004c84:	887b      	ldrh	r3, [r7, #2]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d103      	bne.n	8004c92 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c90:	e14e      	b.n	8004f30 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b04      	cmp	r3, #4
 8004c9c:	d003      	beq.n	8004ca6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2205      	movs	r2, #5
 8004ca2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	887a      	ldrh	r2, [r7, #2]
 8004cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	887a      	ldrh	r2, [r7, #2]
 8004cbc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	887a      	ldrh	r2, [r7, #2]
 8004cc8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	887a      	ldrh	r2, [r7, #2]
 8004cce:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce6:	2b40      	cmp	r3, #64	; 0x40
 8004ce8:	d007      	beq.n	8004cfa <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cf8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d02:	d178      	bne.n	8004df6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d002      	beq.n	8004d12 <HAL_SPI_TransmitReceive+0x10a>
 8004d0c:	8b7b      	ldrh	r3, [r7, #26]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d166      	bne.n	8004de0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d16:	881a      	ldrh	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d22:	1c9a      	adds	r2, r3, #2
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	3b01      	subs	r3, #1
 8004d30:	b29a      	uxth	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d36:	e053      	b.n	8004de0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d11b      	bne.n	8004d7e <HAL_SPI_TransmitReceive+0x176>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d016      	beq.n	8004d7e <HAL_SPI_TransmitReceive+0x176>
 8004d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d113      	bne.n	8004d7e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5a:	881a      	ldrh	r2, [r3, #0]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d66:	1c9a      	adds	r2, r3, #2
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	3b01      	subs	r3, #1
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d119      	bne.n	8004dc0 <HAL_SPI_TransmitReceive+0x1b8>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d014      	beq.n	8004dc0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da0:	b292      	uxth	r2, r2
 8004da2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da8:	1c9a      	adds	r2, r3, #2
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	3b01      	subs	r3, #1
 8004db6:	b29a      	uxth	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004dc0:	f7fd fb88 	bl	80024d4 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d807      	bhi.n	8004de0 <HAL_SPI_TransmitReceive+0x1d8>
 8004dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd6:	d003      	beq.n	8004de0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004dde:	e0a7      	b.n	8004f30 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1a6      	bne.n	8004d38 <HAL_SPI_TransmitReceive+0x130>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d1a1      	bne.n	8004d38 <HAL_SPI_TransmitReceive+0x130>
 8004df4:	e07c      	b.n	8004ef0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d002      	beq.n	8004e04 <HAL_SPI_TransmitReceive+0x1fc>
 8004dfe:	8b7b      	ldrh	r3, [r7, #26]
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d16b      	bne.n	8004edc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	330c      	adds	r3, #12
 8004e0e:	7812      	ldrb	r2, [r2, #0]
 8004e10:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e16:	1c5a      	adds	r2, r3, #1
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	3b01      	subs	r3, #1
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e2a:	e057      	b.n	8004edc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d11c      	bne.n	8004e74 <HAL_SPI_TransmitReceive+0x26c>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d017      	beq.n	8004e74 <HAL_SPI_TransmitReceive+0x26c>
 8004e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d114      	bne.n	8004e74 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	330c      	adds	r3, #12
 8004e54:	7812      	ldrb	r2, [r2, #0]
 8004e56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e5c:	1c5a      	adds	r2, r3, #1
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d119      	bne.n	8004eb6 <HAL_SPI_TransmitReceive+0x2ae>
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d014      	beq.n	8004eb6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68da      	ldr	r2, [r3, #12]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e96:	b2d2      	uxtb	r2, r2
 8004e98:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9e:	1c5a      	adds	r2, r3, #1
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	b29a      	uxth	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004eb6:	f7fd fb0d 	bl	80024d4 <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d803      	bhi.n	8004ece <HAL_SPI_TransmitReceive+0x2c6>
 8004ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ecc:	d102      	bne.n	8004ed4 <HAL_SPI_TransmitReceive+0x2cc>
 8004ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d103      	bne.n	8004edc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004eda:	e029      	b.n	8004f30 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1a2      	bne.n	8004e2c <HAL_SPI_TransmitReceive+0x224>
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d19d      	bne.n	8004e2c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ef2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 f917 	bl	8005128 <SPI_EndRxTxTransaction>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d006      	beq.n	8004f0e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2220      	movs	r2, #32
 8004f0a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004f0c:	e010      	b.n	8004f30 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d10b      	bne.n	8004f2e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f16:	2300      	movs	r3, #0
 8004f18:	617b      	str	r3, [r7, #20]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	617b      	str	r3, [r7, #20]
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	e000      	b.n	8004f30 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004f2e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f40:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3730      	adds	r7, #48	; 0x30
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b088      	sub	sp, #32
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	603b      	str	r3, [r7, #0]
 8004f58:	4613      	mov	r3, r2
 8004f5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f5c:	f7fd faba 	bl	80024d4 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f64:	1a9b      	subs	r3, r3, r2
 8004f66:	683a      	ldr	r2, [r7, #0]
 8004f68:	4413      	add	r3, r2
 8004f6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f6c:	f7fd fab2 	bl	80024d4 <HAL_GetTick>
 8004f70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f72:	4b39      	ldr	r3, [pc, #228]	; (8005058 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	015b      	lsls	r3, r3, #5
 8004f78:	0d1b      	lsrs	r3, r3, #20
 8004f7a:	69fa      	ldr	r2, [r7, #28]
 8004f7c:	fb02 f303 	mul.w	r3, r2, r3
 8004f80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f82:	e054      	b.n	800502e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f8a:	d050      	beq.n	800502e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f8c:	f7fd faa2 	bl	80024d4 <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	69fa      	ldr	r2, [r7, #28]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d902      	bls.n	8004fa2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d13d      	bne.n	800501e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	685a      	ldr	r2, [r3, #4]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004fb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fba:	d111      	bne.n	8004fe0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fc4:	d004      	beq.n	8004fd0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fce:	d107      	bne.n	8004fe0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fde:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fe8:	d10f      	bne.n	800500a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005008:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e017      	b.n	800504e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d101      	bne.n	8005028 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005024:	2300      	movs	r3, #0
 8005026:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	3b01      	subs	r3, #1
 800502c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	4013      	ands	r3, r2
 8005038:	68ba      	ldr	r2, [r7, #8]
 800503a:	429a      	cmp	r2, r3
 800503c:	bf0c      	ite	eq
 800503e:	2301      	moveq	r3, #1
 8005040:	2300      	movne	r3, #0
 8005042:	b2db      	uxtb	r3, r3
 8005044:	461a      	mov	r2, r3
 8005046:	79fb      	ldrb	r3, [r7, #7]
 8005048:	429a      	cmp	r2, r3
 800504a:	d19b      	bne.n	8004f84 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3720      	adds	r7, #32
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	2000000c 	.word	0x2000000c

0800505c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af02      	add	r7, sp, #8
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005070:	d111      	bne.n	8005096 <SPI_EndRxTransaction+0x3a>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800507a:	d004      	beq.n	8005086 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005084:	d107      	bne.n	8005096 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005094:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800509e:	d12a      	bne.n	80050f6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050a8:	d012      	beq.n	80050d0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	2200      	movs	r2, #0
 80050b2:	2180      	movs	r1, #128	; 0x80
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f7ff ff49 	bl	8004f4c <SPI_WaitFlagStateUntilTimeout>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d02d      	beq.n	800511c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050c4:	f043 0220 	orr.w	r2, r3, #32
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e026      	b.n	800511e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	9300      	str	r3, [sp, #0]
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	2200      	movs	r2, #0
 80050d8:	2101      	movs	r1, #1
 80050da:	68f8      	ldr	r0, [r7, #12]
 80050dc:	f7ff ff36 	bl	8004f4c <SPI_WaitFlagStateUntilTimeout>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d01a      	beq.n	800511c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ea:	f043 0220 	orr.w	r2, r3, #32
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e013      	b.n	800511e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	9300      	str	r3, [sp, #0]
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	2200      	movs	r2, #0
 80050fe:	2101      	movs	r1, #1
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f7ff ff23 	bl	8004f4c <SPI_WaitFlagStateUntilTimeout>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d007      	beq.n	800511c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005110:	f043 0220 	orr.w	r2, r3, #32
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e000      	b.n	800511e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
	...

08005128 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b088      	sub	sp, #32
 800512c:	af02      	add	r7, sp, #8
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005134:	4b1b      	ldr	r3, [pc, #108]	; (80051a4 <SPI_EndRxTxTransaction+0x7c>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a1b      	ldr	r2, [pc, #108]	; (80051a8 <SPI_EndRxTxTransaction+0x80>)
 800513a:	fba2 2303 	umull	r2, r3, r2, r3
 800513e:	0d5b      	lsrs	r3, r3, #21
 8005140:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005144:	fb02 f303 	mul.w	r3, r2, r3
 8005148:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005152:	d112      	bne.n	800517a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	9300      	str	r3, [sp, #0]
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	2200      	movs	r2, #0
 800515c:	2180      	movs	r1, #128	; 0x80
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f7ff fef4 	bl	8004f4c <SPI_WaitFlagStateUntilTimeout>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d016      	beq.n	8005198 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800516e:	f043 0220 	orr.w	r2, r3, #32
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e00f      	b.n	800519a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00a      	beq.n	8005196 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	3b01      	subs	r3, #1
 8005184:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005190:	2b80      	cmp	r3, #128	; 0x80
 8005192:	d0f2      	beq.n	800517a <SPI_EndRxTxTransaction+0x52>
 8005194:	e000      	b.n	8005198 <SPI_EndRxTxTransaction+0x70>
        break;
 8005196:	bf00      	nop
  }

  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3718      	adds	r7, #24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	2000000c 	.word	0x2000000c
 80051a8:	165e9f81 	.word	0x165e9f81

080051ac <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d101      	bne.n	80051c2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e034      	b.n	800522c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d106      	bne.n	80051dc <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f7fb fc4a 	bl	8000a70 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	3308      	adds	r3, #8
 80051e4:	4619      	mov	r1, r3
 80051e6:	4610      	mov	r0, r2
 80051e8:	f001 ff3a 	bl	8007060 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6818      	ldr	r0, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	461a      	mov	r2, r3
 80051f6:	68b9      	ldr	r1, [r7, #8]
 80051f8:	f001 ff84 	bl	8007104 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6858      	ldr	r0, [r3, #4]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	689a      	ldr	r2, [r3, #8]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005208:	6879      	ldr	r1, [r7, #4]
 800520a:	f001 ffb9 	bl	8007180 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	6892      	ldr	r2, [r2, #8]
 8005216:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	6892      	ldr	r2, [r2, #8]
 8005222:	f041 0101 	orr.w	r1, r1, #1
 8005226:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3710      	adds	r7, #16
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e041      	b.n	80052ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800524c:	b2db      	uxtb	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d106      	bne.n	8005260 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f7fc fe4c 	bl	8001ef8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	3304      	adds	r3, #4
 8005270:	4619      	mov	r1, r3
 8005272:	4610      	mov	r0, r2
 8005274:	f000 fbb2 	bl	80059dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3708      	adds	r7, #8
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
	...

080052d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d001      	beq.n	80052ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e04e      	b.n	800538a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68da      	ldr	r2, [r3, #12]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f042 0201 	orr.w	r2, r2, #1
 8005302:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a23      	ldr	r2, [pc, #140]	; (8005398 <HAL_TIM_Base_Start_IT+0xc4>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d022      	beq.n	8005354 <HAL_TIM_Base_Start_IT+0x80>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005316:	d01d      	beq.n	8005354 <HAL_TIM_Base_Start_IT+0x80>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a1f      	ldr	r2, [pc, #124]	; (800539c <HAL_TIM_Base_Start_IT+0xc8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d018      	beq.n	8005354 <HAL_TIM_Base_Start_IT+0x80>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a1e      	ldr	r2, [pc, #120]	; (80053a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d013      	beq.n	8005354 <HAL_TIM_Base_Start_IT+0x80>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a1c      	ldr	r2, [pc, #112]	; (80053a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d00e      	beq.n	8005354 <HAL_TIM_Base_Start_IT+0x80>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a1b      	ldr	r2, [pc, #108]	; (80053a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d009      	beq.n	8005354 <HAL_TIM_Base_Start_IT+0x80>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a19      	ldr	r2, [pc, #100]	; (80053ac <HAL_TIM_Base_Start_IT+0xd8>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d004      	beq.n	8005354 <HAL_TIM_Base_Start_IT+0x80>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a18      	ldr	r2, [pc, #96]	; (80053b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d111      	bne.n	8005378 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f003 0307 	and.w	r3, r3, #7
 800535e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2b06      	cmp	r3, #6
 8005364:	d010      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f042 0201 	orr.w	r2, r2, #1
 8005374:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005376:	e007      	b.n	8005388 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f042 0201 	orr.w	r2, r2, #1
 8005386:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3714      	adds	r7, #20
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	40010000 	.word	0x40010000
 800539c:	40000400 	.word	0x40000400
 80053a0:	40000800 	.word	0x40000800
 80053a4:	40000c00 	.word	0x40000c00
 80053a8:	40010400 	.word	0x40010400
 80053ac:	40014000 	.word	0x40014000
 80053b0:	40001800 	.word	0x40001800

080053b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e041      	b.n	800544a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d106      	bne.n	80053e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f839 	bl	8005452 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2202      	movs	r2, #2
 80053e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	3304      	adds	r3, #4
 80053f0:	4619      	mov	r1, r3
 80053f2:	4610      	mov	r0, r2
 80053f4:	f000 faf2 	bl	80059dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3708      	adds	r7, #8
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005452:	b480      	push	{r7}
 8005454:	b083      	sub	sp, #12
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800545a:	bf00      	nop
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr

08005466 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005466:	b580      	push	{r7, lr}
 8005468:	b082      	sub	sp, #8
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	f003 0302 	and.w	r3, r3, #2
 8005478:	2b02      	cmp	r3, #2
 800547a:	d122      	bne.n	80054c2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	f003 0302 	and.w	r3, r3, #2
 8005486:	2b02      	cmp	r3, #2
 8005488:	d11b      	bne.n	80054c2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f06f 0202 	mvn.w	r2, #2
 8005492:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	699b      	ldr	r3, [r3, #24]
 80054a0:	f003 0303 	and.w	r3, r3, #3
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d003      	beq.n	80054b0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 fa78 	bl	800599e <HAL_TIM_IC_CaptureCallback>
 80054ae:	e005      	b.n	80054bc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 fa6a 	bl	800598a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 fa7b 	bl	80059b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	f003 0304 	and.w	r3, r3, #4
 80054cc:	2b04      	cmp	r3, #4
 80054ce:	d122      	bne.n	8005516 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	f003 0304 	and.w	r3, r3, #4
 80054da:	2b04      	cmp	r3, #4
 80054dc:	d11b      	bne.n	8005516 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f06f 0204 	mvn.w	r2, #4
 80054e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2202      	movs	r2, #2
 80054ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d003      	beq.n	8005504 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f000 fa4e 	bl	800599e <HAL_TIM_IC_CaptureCallback>
 8005502:	e005      	b.n	8005510 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 fa40 	bl	800598a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 fa51 	bl	80059b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	f003 0308 	and.w	r3, r3, #8
 8005520:	2b08      	cmp	r3, #8
 8005522:	d122      	bne.n	800556a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	f003 0308 	and.w	r3, r3, #8
 800552e:	2b08      	cmp	r3, #8
 8005530:	d11b      	bne.n	800556a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f06f 0208 	mvn.w	r2, #8
 800553a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2204      	movs	r2, #4
 8005540:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	69db      	ldr	r3, [r3, #28]
 8005548:	f003 0303 	and.w	r3, r3, #3
 800554c:	2b00      	cmp	r3, #0
 800554e:	d003      	beq.n	8005558 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 fa24 	bl	800599e <HAL_TIM_IC_CaptureCallback>
 8005556:	e005      	b.n	8005564 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 fa16 	bl	800598a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 fa27 	bl	80059b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	f003 0310 	and.w	r3, r3, #16
 8005574:	2b10      	cmp	r3, #16
 8005576:	d122      	bne.n	80055be <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	f003 0310 	and.w	r3, r3, #16
 8005582:	2b10      	cmp	r3, #16
 8005584:	d11b      	bne.n	80055be <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f06f 0210 	mvn.w	r2, #16
 800558e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2208      	movs	r2, #8
 8005594:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	69db      	ldr	r3, [r3, #28]
 800559c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d003      	beq.n	80055ac <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f000 f9fa 	bl	800599e <HAL_TIM_IC_CaptureCallback>
 80055aa:	e005      	b.n	80055b8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 f9ec 	bl	800598a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f9fd 	bl	80059b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	691b      	ldr	r3, [r3, #16]
 80055c4:	f003 0301 	and.w	r3, r3, #1
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d10e      	bne.n	80055ea <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d107      	bne.n	80055ea <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f06f 0201 	mvn.w	r2, #1
 80055e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f7fc f96f 	bl	80018c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055f4:	2b80      	cmp	r3, #128	; 0x80
 80055f6:	d10e      	bne.n	8005616 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005602:	2b80      	cmp	r3, #128	; 0x80
 8005604:	d107      	bne.n	8005616 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800560e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 fd53 	bl	80060bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005620:	2b40      	cmp	r3, #64	; 0x40
 8005622:	d10e      	bne.n	8005642 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562e:	2b40      	cmp	r3, #64	; 0x40
 8005630:	d107      	bne.n	8005642 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800563a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 f9c2 	bl	80059c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	f003 0320 	and.w	r3, r3, #32
 800564c:	2b20      	cmp	r3, #32
 800564e:	d10e      	bne.n	800566e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f003 0320 	and.w	r3, r3, #32
 800565a:	2b20      	cmp	r3, #32
 800565c:	d107      	bne.n	800566e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f06f 0220 	mvn.w	r2, #32
 8005666:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 fd1d 	bl	80060a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800566e:	bf00      	nop
 8005670:	3708      	adds	r7, #8
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
	...

08005678 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b086      	sub	sp, #24
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005684:	2300      	movs	r3, #0
 8005686:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800568e:	2b01      	cmp	r3, #1
 8005690:	d101      	bne.n	8005696 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005692:	2302      	movs	r3, #2
 8005694:	e0ae      	b.n	80057f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b0c      	cmp	r3, #12
 80056a2:	f200 809f 	bhi.w	80057e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80056a6:	a201      	add	r2, pc, #4	; (adr r2, 80056ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80056a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ac:	080056e1 	.word	0x080056e1
 80056b0:	080057e5 	.word	0x080057e5
 80056b4:	080057e5 	.word	0x080057e5
 80056b8:	080057e5 	.word	0x080057e5
 80056bc:	08005721 	.word	0x08005721
 80056c0:	080057e5 	.word	0x080057e5
 80056c4:	080057e5 	.word	0x080057e5
 80056c8:	080057e5 	.word	0x080057e5
 80056cc:	08005763 	.word	0x08005763
 80056d0:	080057e5 	.word	0x080057e5
 80056d4:	080057e5 	.word	0x080057e5
 80056d8:	080057e5 	.word	0x080057e5
 80056dc:	080057a3 	.word	0x080057a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68b9      	ldr	r1, [r7, #8]
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 fa18 	bl	8005b1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	699a      	ldr	r2, [r3, #24]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0208 	orr.w	r2, r2, #8
 80056fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	699a      	ldr	r2, [r3, #24]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f022 0204 	bic.w	r2, r2, #4
 800570a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	6999      	ldr	r1, [r3, #24]
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	691a      	ldr	r2, [r3, #16]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	430a      	orrs	r2, r1
 800571c:	619a      	str	r2, [r3, #24]
      break;
 800571e:	e064      	b.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68b9      	ldr	r1, [r7, #8]
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fa68 	bl	8005bfc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	699a      	ldr	r2, [r3, #24]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800573a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699a      	ldr	r2, [r3, #24]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800574a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6999      	ldr	r1, [r3, #24]
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	021a      	lsls	r2, r3, #8
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	430a      	orrs	r2, r1
 800575e:	619a      	str	r2, [r3, #24]
      break;
 8005760:	e043      	b.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68b9      	ldr	r1, [r7, #8]
 8005768:	4618      	mov	r0, r3
 800576a:	f000 fabd 	bl	8005ce8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	69da      	ldr	r2, [r3, #28]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f042 0208 	orr.w	r2, r2, #8
 800577c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69da      	ldr	r2, [r3, #28]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 0204 	bic.w	r2, r2, #4
 800578c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	69d9      	ldr	r1, [r3, #28]
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	691a      	ldr	r2, [r3, #16]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	430a      	orrs	r2, r1
 800579e:	61da      	str	r2, [r3, #28]
      break;
 80057a0:	e023      	b.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68b9      	ldr	r1, [r7, #8]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f000 fb11 	bl	8005dd0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	69da      	ldr	r2, [r3, #28]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	69da      	ldr	r2, [r3, #28]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	69d9      	ldr	r1, [r3, #28]
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	021a      	lsls	r2, r3, #8
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	430a      	orrs	r2, r1
 80057e0:	61da      	str	r2, [r3, #28]
      break;
 80057e2:	e002      	b.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	75fb      	strb	r3, [r7, #23]
      break;
 80057e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80057f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3718      	adds	r7, #24
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005806:	2300      	movs	r3, #0
 8005808:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005810:	2b01      	cmp	r3, #1
 8005812:	d101      	bne.n	8005818 <HAL_TIM_ConfigClockSource+0x1c>
 8005814:	2302      	movs	r3, #2
 8005816:	e0b4      	b.n	8005982 <HAL_TIM_ConfigClockSource+0x186>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2202      	movs	r2, #2
 8005824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005836:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800583e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68ba      	ldr	r2, [r7, #8]
 8005846:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005850:	d03e      	beq.n	80058d0 <HAL_TIM_ConfigClockSource+0xd4>
 8005852:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005856:	f200 8087 	bhi.w	8005968 <HAL_TIM_ConfigClockSource+0x16c>
 800585a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800585e:	f000 8086 	beq.w	800596e <HAL_TIM_ConfigClockSource+0x172>
 8005862:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005866:	d87f      	bhi.n	8005968 <HAL_TIM_ConfigClockSource+0x16c>
 8005868:	2b70      	cmp	r3, #112	; 0x70
 800586a:	d01a      	beq.n	80058a2 <HAL_TIM_ConfigClockSource+0xa6>
 800586c:	2b70      	cmp	r3, #112	; 0x70
 800586e:	d87b      	bhi.n	8005968 <HAL_TIM_ConfigClockSource+0x16c>
 8005870:	2b60      	cmp	r3, #96	; 0x60
 8005872:	d050      	beq.n	8005916 <HAL_TIM_ConfigClockSource+0x11a>
 8005874:	2b60      	cmp	r3, #96	; 0x60
 8005876:	d877      	bhi.n	8005968 <HAL_TIM_ConfigClockSource+0x16c>
 8005878:	2b50      	cmp	r3, #80	; 0x50
 800587a:	d03c      	beq.n	80058f6 <HAL_TIM_ConfigClockSource+0xfa>
 800587c:	2b50      	cmp	r3, #80	; 0x50
 800587e:	d873      	bhi.n	8005968 <HAL_TIM_ConfigClockSource+0x16c>
 8005880:	2b40      	cmp	r3, #64	; 0x40
 8005882:	d058      	beq.n	8005936 <HAL_TIM_ConfigClockSource+0x13a>
 8005884:	2b40      	cmp	r3, #64	; 0x40
 8005886:	d86f      	bhi.n	8005968 <HAL_TIM_ConfigClockSource+0x16c>
 8005888:	2b30      	cmp	r3, #48	; 0x30
 800588a:	d064      	beq.n	8005956 <HAL_TIM_ConfigClockSource+0x15a>
 800588c:	2b30      	cmp	r3, #48	; 0x30
 800588e:	d86b      	bhi.n	8005968 <HAL_TIM_ConfigClockSource+0x16c>
 8005890:	2b20      	cmp	r3, #32
 8005892:	d060      	beq.n	8005956 <HAL_TIM_ConfigClockSource+0x15a>
 8005894:	2b20      	cmp	r3, #32
 8005896:	d867      	bhi.n	8005968 <HAL_TIM_ConfigClockSource+0x16c>
 8005898:	2b00      	cmp	r3, #0
 800589a:	d05c      	beq.n	8005956 <HAL_TIM_ConfigClockSource+0x15a>
 800589c:	2b10      	cmp	r3, #16
 800589e:	d05a      	beq.n	8005956 <HAL_TIM_ConfigClockSource+0x15a>
 80058a0:	e062      	b.n	8005968 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6818      	ldr	r0, [r3, #0]
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	6899      	ldr	r1, [r3, #8]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	685a      	ldr	r2, [r3, #4]
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	f000 fb5d 	bl	8005f70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80058c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	609a      	str	r2, [r3, #8]
      break;
 80058ce:	e04f      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6818      	ldr	r0, [r3, #0]
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	6899      	ldr	r1, [r3, #8]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	685a      	ldr	r2, [r3, #4]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	f000 fb46 	bl	8005f70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689a      	ldr	r2, [r3, #8]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058f2:	609a      	str	r2, [r3, #8]
      break;
 80058f4:	e03c      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6818      	ldr	r0, [r3, #0]
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	6859      	ldr	r1, [r3, #4]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	461a      	mov	r2, r3
 8005904:	f000 faba 	bl	8005e7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2150      	movs	r1, #80	; 0x50
 800590e:	4618      	mov	r0, r3
 8005910:	f000 fb13 	bl	8005f3a <TIM_ITRx_SetConfig>
      break;
 8005914:	e02c      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6818      	ldr	r0, [r3, #0]
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	6859      	ldr	r1, [r3, #4]
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	461a      	mov	r2, r3
 8005924:	f000 fad9 	bl	8005eda <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2160      	movs	r1, #96	; 0x60
 800592e:	4618      	mov	r0, r3
 8005930:	f000 fb03 	bl	8005f3a <TIM_ITRx_SetConfig>
      break;
 8005934:	e01c      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6818      	ldr	r0, [r3, #0]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	6859      	ldr	r1, [r3, #4]
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	461a      	mov	r2, r3
 8005944:	f000 fa9a 	bl	8005e7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2140      	movs	r1, #64	; 0x40
 800594e:	4618      	mov	r0, r3
 8005950:	f000 faf3 	bl	8005f3a <TIM_ITRx_SetConfig>
      break;
 8005954:	e00c      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4619      	mov	r1, r3
 8005960:	4610      	mov	r0, r2
 8005962:	f000 faea 	bl	8005f3a <TIM_ITRx_SetConfig>
      break;
 8005966:	e003      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	73fb      	strb	r3, [r7, #15]
      break;
 800596c:	e000      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800596e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005980:	7bfb      	ldrb	r3, [r7, #15]
}
 8005982:	4618      	mov	r0, r3
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800598a:	b480      	push	{r7}
 800598c:	b083      	sub	sp, #12
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005992:	bf00      	nop
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr

0800599e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800599e:	b480      	push	{r7}
 80059a0:	b083      	sub	sp, #12
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059a6:	bf00      	nop
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059ba:	bf00      	nop
 80059bc:	370c      	adds	r7, #12
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b083      	sub	sp, #12
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059ce:	bf00      	nop
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
	...

080059dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80059dc:	b480      	push	{r7}
 80059de:	b085      	sub	sp, #20
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a40      	ldr	r2, [pc, #256]	; (8005af0 <TIM_Base_SetConfig+0x114>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d013      	beq.n	8005a1c <TIM_Base_SetConfig+0x40>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059fa:	d00f      	beq.n	8005a1c <TIM_Base_SetConfig+0x40>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	4a3d      	ldr	r2, [pc, #244]	; (8005af4 <TIM_Base_SetConfig+0x118>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d00b      	beq.n	8005a1c <TIM_Base_SetConfig+0x40>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	4a3c      	ldr	r2, [pc, #240]	; (8005af8 <TIM_Base_SetConfig+0x11c>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d007      	beq.n	8005a1c <TIM_Base_SetConfig+0x40>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a3b      	ldr	r2, [pc, #236]	; (8005afc <TIM_Base_SetConfig+0x120>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d003      	beq.n	8005a1c <TIM_Base_SetConfig+0x40>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	4a3a      	ldr	r2, [pc, #232]	; (8005b00 <TIM_Base_SetConfig+0x124>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d108      	bne.n	8005a2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a2f      	ldr	r2, [pc, #188]	; (8005af0 <TIM_Base_SetConfig+0x114>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d02b      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a3c:	d027      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a2c      	ldr	r2, [pc, #176]	; (8005af4 <TIM_Base_SetConfig+0x118>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d023      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a2b      	ldr	r2, [pc, #172]	; (8005af8 <TIM_Base_SetConfig+0x11c>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d01f      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a2a      	ldr	r2, [pc, #168]	; (8005afc <TIM_Base_SetConfig+0x120>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d01b      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a29      	ldr	r2, [pc, #164]	; (8005b00 <TIM_Base_SetConfig+0x124>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d017      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a28      	ldr	r2, [pc, #160]	; (8005b04 <TIM_Base_SetConfig+0x128>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d013      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a27      	ldr	r2, [pc, #156]	; (8005b08 <TIM_Base_SetConfig+0x12c>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d00f      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a26      	ldr	r2, [pc, #152]	; (8005b0c <TIM_Base_SetConfig+0x130>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d00b      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a25      	ldr	r2, [pc, #148]	; (8005b10 <TIM_Base_SetConfig+0x134>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d007      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a24      	ldr	r2, [pc, #144]	; (8005b14 <TIM_Base_SetConfig+0x138>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d003      	beq.n	8005a8e <TIM_Base_SetConfig+0xb2>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a23      	ldr	r2, [pc, #140]	; (8005b18 <TIM_Base_SetConfig+0x13c>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d108      	bne.n	8005aa0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	68fa      	ldr	r2, [r7, #12]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a0a      	ldr	r2, [pc, #40]	; (8005af0 <TIM_Base_SetConfig+0x114>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d003      	beq.n	8005ad4 <TIM_Base_SetConfig+0xf8>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a0c      	ldr	r2, [pc, #48]	; (8005b00 <TIM_Base_SetConfig+0x124>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d103      	bne.n	8005adc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	691a      	ldr	r2, [r3, #16]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	615a      	str	r2, [r3, #20]
}
 8005ae2:	bf00      	nop
 8005ae4:	3714      	adds	r7, #20
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	40010000 	.word	0x40010000
 8005af4:	40000400 	.word	0x40000400
 8005af8:	40000800 	.word	0x40000800
 8005afc:	40000c00 	.word	0x40000c00
 8005b00:	40010400 	.word	0x40010400
 8005b04:	40014000 	.word	0x40014000
 8005b08:	40014400 	.word	0x40014400
 8005b0c:	40014800 	.word	0x40014800
 8005b10:	40001800 	.word	0x40001800
 8005b14:	40001c00 	.word	0x40001c00
 8005b18:	40002000 	.word	0x40002000

08005b1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b087      	sub	sp, #28
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	f023 0201 	bic.w	r2, r3, #1
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
 8005b36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	699b      	ldr	r3, [r3, #24]
 8005b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f023 0303 	bic.w	r3, r3, #3
 8005b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	f023 0302 	bic.w	r3, r3, #2
 8005b64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a20      	ldr	r2, [pc, #128]	; (8005bf4 <TIM_OC1_SetConfig+0xd8>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d003      	beq.n	8005b80 <TIM_OC1_SetConfig+0x64>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a1f      	ldr	r2, [pc, #124]	; (8005bf8 <TIM_OC1_SetConfig+0xdc>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d10c      	bne.n	8005b9a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	f023 0308 	bic.w	r3, r3, #8
 8005b86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	697a      	ldr	r2, [r7, #20]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	f023 0304 	bic.w	r3, r3, #4
 8005b98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a15      	ldr	r2, [pc, #84]	; (8005bf4 <TIM_OC1_SetConfig+0xd8>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d003      	beq.n	8005baa <TIM_OC1_SetConfig+0x8e>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a14      	ldr	r2, [pc, #80]	; (8005bf8 <TIM_OC1_SetConfig+0xdc>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d111      	bne.n	8005bce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	693a      	ldr	r2, [r7, #16]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	699b      	ldr	r3, [r3, #24]
 8005bc8:	693a      	ldr	r2, [r7, #16]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	693a      	ldr	r2, [r7, #16]
 8005bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	685a      	ldr	r2, [r3, #4]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	621a      	str	r2, [r3, #32]
}
 8005be8:	bf00      	nop
 8005bea:	371c      	adds	r7, #28
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr
 8005bf4:	40010000 	.word	0x40010000
 8005bf8:	40010400 	.word	0x40010400

08005bfc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b087      	sub	sp, #28
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	f023 0210 	bic.w	r2, r3, #16
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	021b      	lsls	r3, r3, #8
 8005c3a:	68fa      	ldr	r2, [r7, #12]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f023 0320 	bic.w	r3, r3, #32
 8005c46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	011b      	lsls	r3, r3, #4
 8005c4e:	697a      	ldr	r2, [r7, #20]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a22      	ldr	r2, [pc, #136]	; (8005ce0 <TIM_OC2_SetConfig+0xe4>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d003      	beq.n	8005c64 <TIM_OC2_SetConfig+0x68>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a21      	ldr	r2, [pc, #132]	; (8005ce4 <TIM_OC2_SetConfig+0xe8>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d10d      	bne.n	8005c80 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	011b      	lsls	r3, r3, #4
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c7e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a17      	ldr	r2, [pc, #92]	; (8005ce0 <TIM_OC2_SetConfig+0xe4>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d003      	beq.n	8005c90 <TIM_OC2_SetConfig+0x94>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a16      	ldr	r2, [pc, #88]	; (8005ce4 <TIM_OC2_SetConfig+0xe8>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d113      	bne.n	8005cb8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	009b      	lsls	r3, r3, #2
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	699b      	ldr	r3, [r3, #24]
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	621a      	str	r2, [r3, #32]
}
 8005cd2:	bf00      	nop
 8005cd4:	371c      	adds	r7, #28
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop
 8005ce0:	40010000 	.word	0x40010000
 8005ce4:	40010400 	.word	0x40010400

08005ce8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b087      	sub	sp, #28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a1b      	ldr	r3, [r3, #32]
 8005cf6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	69db      	ldr	r3, [r3, #28]
 8005d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f023 0303 	bic.w	r3, r3, #3
 8005d1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	021b      	lsls	r3, r3, #8
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a21      	ldr	r2, [pc, #132]	; (8005dc8 <TIM_OC3_SetConfig+0xe0>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d003      	beq.n	8005d4e <TIM_OC3_SetConfig+0x66>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a20      	ldr	r2, [pc, #128]	; (8005dcc <TIM_OC3_SetConfig+0xe4>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d10d      	bne.n	8005d6a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	021b      	lsls	r3, r3, #8
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a16      	ldr	r2, [pc, #88]	; (8005dc8 <TIM_OC3_SetConfig+0xe0>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d003      	beq.n	8005d7a <TIM_OC3_SetConfig+0x92>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a15      	ldr	r2, [pc, #84]	; (8005dcc <TIM_OC3_SetConfig+0xe4>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d113      	bne.n	8005da2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	011b      	lsls	r3, r3, #4
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	011b      	lsls	r3, r3, #4
 8005d9c:	693a      	ldr	r2, [r7, #16]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	685a      	ldr	r2, [r3, #4]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	697a      	ldr	r2, [r7, #20]
 8005dba:	621a      	str	r2, [r3, #32]
}
 8005dbc:	bf00      	nop
 8005dbe:	371c      	adds	r7, #28
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr
 8005dc8:	40010000 	.word	0x40010000
 8005dcc:	40010400 	.word	0x40010400

08005dd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b087      	sub	sp, #28
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
 8005dde:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	021b      	lsls	r3, r3, #8
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	031b      	lsls	r3, r3, #12
 8005e22:	693a      	ldr	r2, [r7, #16]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a12      	ldr	r2, [pc, #72]	; (8005e74 <TIM_OC4_SetConfig+0xa4>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d003      	beq.n	8005e38 <TIM_OC4_SetConfig+0x68>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a11      	ldr	r2, [pc, #68]	; (8005e78 <TIM_OC4_SetConfig+0xa8>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d109      	bne.n	8005e4c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	695b      	ldr	r3, [r3, #20]
 8005e44:	019b      	lsls	r3, r3, #6
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	685a      	ldr	r2, [r3, #4]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	621a      	str	r2, [r3, #32]
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	40010000 	.word	0x40010000
 8005e78:	40010400 	.word	0x40010400

08005e7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a1b      	ldr	r3, [r3, #32]
 8005e8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6a1b      	ldr	r3, [r3, #32]
 8005e92:	f023 0201 	bic.w	r2, r3, #1
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ea6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	011b      	lsls	r3, r3, #4
 8005eac:	693a      	ldr	r2, [r7, #16]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	f023 030a 	bic.w	r3, r3, #10
 8005eb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	697a      	ldr	r2, [r7, #20]
 8005ecc:	621a      	str	r2, [r3, #32]
}
 8005ece:	bf00      	nop
 8005ed0:	371c      	adds	r7, #28
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed8:	4770      	bx	lr

08005eda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005eda:	b480      	push	{r7}
 8005edc:	b087      	sub	sp, #28
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	60f8      	str	r0, [r7, #12]
 8005ee2:	60b9      	str	r1, [r7, #8]
 8005ee4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	f023 0210 	bic.w	r2, r3, #16
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	031b      	lsls	r3, r3, #12
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	011b      	lsls	r3, r3, #4
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	621a      	str	r2, [r3, #32]
}
 8005f2e:	bf00      	nop
 8005f30:	371c      	adds	r7, #28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr

08005f3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f3a:	b480      	push	{r7}
 8005f3c:	b085      	sub	sp, #20
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
 8005f42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f52:	683a      	ldr	r2, [r7, #0]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	f043 0307 	orr.w	r3, r3, #7
 8005f5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	609a      	str	r2, [r3, #8]
}
 8005f64:	bf00      	nop
 8005f66:	3714      	adds	r7, #20
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b087      	sub	sp, #28
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	607a      	str	r2, [r7, #4]
 8005f7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	021a      	lsls	r2, r3, #8
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	431a      	orrs	r2, r3
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	609a      	str	r2, [r3, #8]
}
 8005fa4:	bf00      	nop
 8005fa6:	371c      	adds	r7, #28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b085      	sub	sp, #20
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d101      	bne.n	8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fc4:	2302      	movs	r3, #2
 8005fc6:	e05a      	b.n	800607e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a21      	ldr	r2, [pc, #132]	; (800608c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d022      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006014:	d01d      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a1d      	ldr	r2, [pc, #116]	; (8006090 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d018      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a1b      	ldr	r2, [pc, #108]	; (8006094 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d013      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a1a      	ldr	r2, [pc, #104]	; (8006098 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d00e      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a18      	ldr	r2, [pc, #96]	; (800609c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d009      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a17      	ldr	r2, [pc, #92]	; (80060a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d004      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a15      	ldr	r2, [pc, #84]	; (80060a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d10c      	bne.n	800606c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006058:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	68ba      	ldr	r2, [r7, #8]
 8006060:	4313      	orrs	r3, r2
 8006062:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68ba      	ldr	r2, [r7, #8]
 800606a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3714      	adds	r7, #20
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	40010000 	.word	0x40010000
 8006090:	40000400 	.word	0x40000400
 8006094:	40000800 	.word	0x40000800
 8006098:	40000c00 	.word	0x40000c00
 800609c:	40010400 	.word	0x40010400
 80060a0:	40014000 	.word	0x40014000
 80060a4:	40001800 	.word	0x40001800

080060a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060c4:	bf00      	nop
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e03f      	b.n	8006162 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d106      	bne.n	80060fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f7fc f8d0 	bl	800229c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2224      	movs	r2, #36	; 0x24
 8006100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68da      	ldr	r2, [r3, #12]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006112:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 fddb 	bl	8006cd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	691a      	ldr	r2, [r3, #16]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006128:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	695a      	ldr	r2, [r3, #20]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006138:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	68da      	ldr	r2, [r3, #12]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006148:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2220      	movs	r2, #32
 8006154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2220      	movs	r2, #32
 800615c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3708      	adds	r7, #8
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}

0800616a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800616a:	b580      	push	{r7, lr}
 800616c:	b08a      	sub	sp, #40	; 0x28
 800616e:	af02      	add	r7, sp, #8
 8006170:	60f8      	str	r0, [r7, #12]
 8006172:	60b9      	str	r1, [r7, #8]
 8006174:	603b      	str	r3, [r7, #0]
 8006176:	4613      	mov	r3, r2
 8006178:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800617a:	2300      	movs	r3, #0
 800617c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006184:	b2db      	uxtb	r3, r3
 8006186:	2b20      	cmp	r3, #32
 8006188:	d17c      	bne.n	8006284 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d002      	beq.n	8006196 <HAL_UART_Transmit+0x2c>
 8006190:	88fb      	ldrh	r3, [r7, #6]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d101      	bne.n	800619a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e075      	b.n	8006286 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d101      	bne.n	80061a8 <HAL_UART_Transmit+0x3e>
 80061a4:	2302      	movs	r3, #2
 80061a6:	e06e      	b.n	8006286 <HAL_UART_Transmit+0x11c>
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2221      	movs	r2, #33	; 0x21
 80061ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061be:	f7fc f989 	bl	80024d4 <HAL_GetTick>
 80061c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	88fa      	ldrh	r2, [r7, #6]
 80061c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	88fa      	ldrh	r2, [r7, #6]
 80061ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061d8:	d108      	bne.n	80061ec <HAL_UART_Transmit+0x82>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d104      	bne.n	80061ec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80061e2:	2300      	movs	r3, #0
 80061e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	61bb      	str	r3, [r7, #24]
 80061ea:	e003      	b.n	80061f4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061f0:	2300      	movs	r3, #0
 80061f2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80061fc:	e02a      	b.n	8006254 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2200      	movs	r2, #0
 8006206:	2180      	movs	r1, #128	; 0x80
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f000 fb1f 	bl	800684c <UART_WaitOnFlagUntilTimeout>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d001      	beq.n	8006218 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e036      	b.n	8006286 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006218:	69fb      	ldr	r3, [r7, #28]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10b      	bne.n	8006236 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	881b      	ldrh	r3, [r3, #0]
 8006222:	461a      	mov	r2, r3
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800622c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	3302      	adds	r3, #2
 8006232:	61bb      	str	r3, [r7, #24]
 8006234:	e007      	b.n	8006246 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006236:	69fb      	ldr	r3, [r7, #28]
 8006238:	781a      	ldrb	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	3301      	adds	r3, #1
 8006244:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800624a:	b29b      	uxth	r3, r3
 800624c:	3b01      	subs	r3, #1
 800624e:	b29a      	uxth	r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006258:	b29b      	uxth	r3, r3
 800625a:	2b00      	cmp	r3, #0
 800625c:	d1cf      	bne.n	80061fe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	9300      	str	r3, [sp, #0]
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	2200      	movs	r2, #0
 8006266:	2140      	movs	r1, #64	; 0x40
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f000 faef 	bl	800684c <UART_WaitOnFlagUntilTimeout>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d001      	beq.n	8006278 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	e006      	b.n	8006286 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2220      	movs	r2, #32
 800627c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006280:	2300      	movs	r3, #0
 8006282:	e000      	b.n	8006286 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006284:	2302      	movs	r3, #2
  }
}
 8006286:	4618      	mov	r0, r3
 8006288:	3720      	adds	r7, #32
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800628e:	b580      	push	{r7, lr}
 8006290:	b084      	sub	sp, #16
 8006292:	af00      	add	r7, sp, #0
 8006294:	60f8      	str	r0, [r7, #12]
 8006296:	60b9      	str	r1, [r7, #8]
 8006298:	4613      	mov	r3, r2
 800629a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	2b20      	cmp	r3, #32
 80062a6:	d11d      	bne.n	80062e4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d002      	beq.n	80062b4 <HAL_UART_Receive_IT+0x26>
 80062ae:	88fb      	ldrh	r3, [r7, #6]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d101      	bne.n	80062b8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e016      	b.n	80062e6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d101      	bne.n	80062c6 <HAL_UART_Receive_IT+0x38>
 80062c2:	2302      	movs	r3, #2
 80062c4:	e00f      	b.n	80062e6 <HAL_UART_Receive_IT+0x58>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80062d4:	88fb      	ldrh	r3, [r7, #6]
 80062d6:	461a      	mov	r2, r3
 80062d8:	68b9      	ldr	r1, [r7, #8]
 80062da:	68f8      	ldr	r0, [r7, #12]
 80062dc:	f000 fb24 	bl	8006928 <UART_Start_Receive_IT>
 80062e0:	4603      	mov	r3, r0
 80062e2:	e000      	b.n	80062e6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80062e4:	2302      	movs	r3, #2
  }
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
	...

080062f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b0ba      	sub	sp, #232	; 0xe8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	695b      	ldr	r3, [r3, #20]
 8006312:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006316:	2300      	movs	r3, #0
 8006318:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800631c:	2300      	movs	r3, #0
 800631e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006326:	f003 030f 	and.w	r3, r3, #15
 800632a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800632e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10f      	bne.n	8006356 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800633a:	f003 0320 	and.w	r3, r3, #32
 800633e:	2b00      	cmp	r3, #0
 8006340:	d009      	beq.n	8006356 <HAL_UART_IRQHandler+0x66>
 8006342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006346:	f003 0320 	and.w	r3, r3, #32
 800634a:	2b00      	cmp	r3, #0
 800634c:	d003      	beq.n	8006356 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 fc03 	bl	8006b5a <UART_Receive_IT>
      return;
 8006354:	e256      	b.n	8006804 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006356:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 80de 	beq.w	800651c <HAL_UART_IRQHandler+0x22c>
 8006360:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006364:	f003 0301 	and.w	r3, r3, #1
 8006368:	2b00      	cmp	r3, #0
 800636a:	d106      	bne.n	800637a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800636c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006370:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006374:	2b00      	cmp	r3, #0
 8006376:	f000 80d1 	beq.w	800651c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800637a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800637e:	f003 0301 	and.w	r3, r3, #1
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00b      	beq.n	800639e <HAL_UART_IRQHandler+0xae>
 8006386:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800638a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800638e:	2b00      	cmp	r3, #0
 8006390:	d005      	beq.n	800639e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006396:	f043 0201 	orr.w	r2, r3, #1
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800639e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063a2:	f003 0304 	and.w	r3, r3, #4
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00b      	beq.n	80063c2 <HAL_UART_IRQHandler+0xd2>
 80063aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d005      	beq.n	80063c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ba:	f043 0202 	orr.w	r2, r3, #2
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00b      	beq.n	80063e6 <HAL_UART_IRQHandler+0xf6>
 80063ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063d2:	f003 0301 	and.w	r3, r3, #1
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d005      	beq.n	80063e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063de:	f043 0204 	orr.w	r2, r3, #4
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80063e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063ea:	f003 0308 	and.w	r3, r3, #8
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d011      	beq.n	8006416 <HAL_UART_IRQHandler+0x126>
 80063f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063f6:	f003 0320 	and.w	r3, r3, #32
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d105      	bne.n	800640a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80063fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b00      	cmp	r3, #0
 8006408:	d005      	beq.n	8006416 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640e:	f043 0208 	orr.w	r2, r3, #8
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641a:	2b00      	cmp	r3, #0
 800641c:	f000 81ed 	beq.w	80067fa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006424:	f003 0320 	and.w	r3, r3, #32
 8006428:	2b00      	cmp	r3, #0
 800642a:	d008      	beq.n	800643e <HAL_UART_IRQHandler+0x14e>
 800642c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006430:	f003 0320 	and.w	r3, r3, #32
 8006434:	2b00      	cmp	r3, #0
 8006436:	d002      	beq.n	800643e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 fb8e 	bl	8006b5a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	695b      	ldr	r3, [r3, #20]
 8006444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006448:	2b40      	cmp	r3, #64	; 0x40
 800644a:	bf0c      	ite	eq
 800644c:	2301      	moveq	r3, #1
 800644e:	2300      	movne	r3, #0
 8006450:	b2db      	uxtb	r3, r3
 8006452:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645a:	f003 0308 	and.w	r3, r3, #8
 800645e:	2b00      	cmp	r3, #0
 8006460:	d103      	bne.n	800646a <HAL_UART_IRQHandler+0x17a>
 8006462:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006466:	2b00      	cmp	r3, #0
 8006468:	d04f      	beq.n	800650a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fa96 	bl	800699c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800647a:	2b40      	cmp	r3, #64	; 0x40
 800647c:	d141      	bne.n	8006502 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	3314      	adds	r3, #20
 8006484:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006488:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800648c:	e853 3f00 	ldrex	r3, [r3]
 8006490:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006494:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006498:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800649c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	3314      	adds	r3, #20
 80064a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80064aa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80064ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80064b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80064ba:	e841 2300 	strex	r3, r2, [r1]
 80064be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80064c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1d9      	bne.n	800647e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d013      	beq.n	80064fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d6:	4a7d      	ldr	r2, [pc, #500]	; (80066cc <HAL_UART_IRQHandler+0x3dc>)
 80064d8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064de:	4618      	mov	r0, r3
 80064e0:	f7fc fec2 	bl	8003268 <HAL_DMA_Abort_IT>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d016      	beq.n	8006518 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80064f4:	4610      	mov	r0, r2
 80064f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f8:	e00e      	b.n	8006518 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f990 	bl	8006820 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006500:	e00a      	b.n	8006518 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f000 f98c 	bl	8006820 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006508:	e006      	b.n	8006518 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 f988 	bl	8006820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006516:	e170      	b.n	80067fa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006518:	bf00      	nop
    return;
 800651a:	e16e      	b.n	80067fa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006520:	2b01      	cmp	r3, #1
 8006522:	f040 814a 	bne.w	80067ba <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800652a:	f003 0310 	and.w	r3, r3, #16
 800652e:	2b00      	cmp	r3, #0
 8006530:	f000 8143 	beq.w	80067ba <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006534:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006538:	f003 0310 	and.w	r3, r3, #16
 800653c:	2b00      	cmp	r3, #0
 800653e:	f000 813c 	beq.w	80067ba <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006542:	2300      	movs	r3, #0
 8006544:	60bb      	str	r3, [r7, #8]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	60bb      	str	r3, [r7, #8]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	60bb      	str	r3, [r7, #8]
 8006556:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006562:	2b40      	cmp	r3, #64	; 0x40
 8006564:	f040 80b4 	bne.w	80066d0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006574:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006578:	2b00      	cmp	r3, #0
 800657a:	f000 8140 	beq.w	80067fe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006582:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006586:	429a      	cmp	r2, r3
 8006588:	f080 8139 	bcs.w	80067fe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006592:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006598:	69db      	ldr	r3, [r3, #28]
 800659a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800659e:	f000 8088 	beq.w	80066b2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	330c      	adds	r3, #12
 80065a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80065b0:	e853 3f00 	ldrex	r3, [r3]
 80065b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80065b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80065bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	330c      	adds	r3, #12
 80065ca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80065ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80065d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80065da:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80065de:	e841 2300 	strex	r3, r2, [r1]
 80065e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80065e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1d9      	bne.n	80065a2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	3314      	adds	r3, #20
 80065f4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065f8:	e853 3f00 	ldrex	r3, [r3]
 80065fc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80065fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006600:	f023 0301 	bic.w	r3, r3, #1
 8006604:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3314      	adds	r3, #20
 800660e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006612:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006616:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006618:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800661a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800661e:	e841 2300 	strex	r3, r2, [r1]
 8006622:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006624:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1e1      	bne.n	80065ee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	3314      	adds	r3, #20
 8006630:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006632:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006634:	e853 3f00 	ldrex	r3, [r3]
 8006638:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800663a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800663c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006640:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	3314      	adds	r3, #20
 800664a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800664e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006650:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006652:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006654:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006656:	e841 2300 	strex	r3, r2, [r1]
 800665a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800665c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800665e:	2b00      	cmp	r3, #0
 8006660:	d1e3      	bne.n	800662a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2220      	movs	r2, #32
 8006666:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	330c      	adds	r3, #12
 8006676:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006678:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800667a:	e853 3f00 	ldrex	r3, [r3]
 800667e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006680:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006682:	f023 0310 	bic.w	r3, r3, #16
 8006686:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	330c      	adds	r3, #12
 8006690:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006694:	65ba      	str	r2, [r7, #88]	; 0x58
 8006696:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006698:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800669a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800669c:	e841 2300 	strex	r3, r2, [r1]
 80066a0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80066a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1e3      	bne.n	8006670 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ac:	4618      	mov	r0, r3
 80066ae:	f7fc fd6b 	bl	8003188 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	1ad3      	subs	r3, r2, r3
 80066be:	b29b      	uxth	r3, r3
 80066c0:	4619      	mov	r1, r3
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 f8b6 	bl	8006834 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80066c8:	e099      	b.n	80067fe <HAL_UART_IRQHandler+0x50e>
 80066ca:	bf00      	nop
 80066cc:	08006a63 	.word	0x08006a63
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066d8:	b29b      	uxth	r3, r3
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 808b 	beq.w	8006802 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80066ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f000 8086 	beq.w	8006802 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	330c      	adds	r3, #12
 80066fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006700:	e853 3f00 	ldrex	r3, [r3]
 8006704:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006708:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800670c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	330c      	adds	r3, #12
 8006716:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800671a:	647a      	str	r2, [r7, #68]	; 0x44
 800671c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006720:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006722:	e841 2300 	strex	r3, r2, [r1]
 8006726:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006728:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800672a:	2b00      	cmp	r3, #0
 800672c:	d1e3      	bne.n	80066f6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	3314      	adds	r3, #20
 8006734:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006738:	e853 3f00 	ldrex	r3, [r3]
 800673c:	623b      	str	r3, [r7, #32]
   return(result);
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	f023 0301 	bic.w	r3, r3, #1
 8006744:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	3314      	adds	r3, #20
 800674e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006752:	633a      	str	r2, [r7, #48]	; 0x30
 8006754:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006758:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800675a:	e841 2300 	strex	r3, r2, [r1]
 800675e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1e3      	bne.n	800672e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2220      	movs	r2, #32
 800676a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	330c      	adds	r3, #12
 800677a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	e853 3f00 	ldrex	r3, [r3]
 8006782:	60fb      	str	r3, [r7, #12]
   return(result);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f023 0310 	bic.w	r3, r3, #16
 800678a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	330c      	adds	r3, #12
 8006794:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006798:	61fa      	str	r2, [r7, #28]
 800679a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679c:	69b9      	ldr	r1, [r7, #24]
 800679e:	69fa      	ldr	r2, [r7, #28]
 80067a0:	e841 2300 	strex	r3, r2, [r1]
 80067a4:	617b      	str	r3, [r7, #20]
   return(result);
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1e3      	bne.n	8006774 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067b0:	4619      	mov	r1, r3
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 f83e 	bl	8006834 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067b8:	e023      	b.n	8006802 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80067ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d009      	beq.n	80067da <HAL_UART_IRQHandler+0x4ea>
 80067c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d003      	beq.n	80067da <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 f959 	bl	8006a8a <UART_Transmit_IT>
    return;
 80067d8:	e014      	b.n	8006804 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80067da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00e      	beq.n	8006804 <HAL_UART_IRQHandler+0x514>
 80067e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d008      	beq.n	8006804 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 f999 	bl	8006b2a <UART_EndTransmit_IT>
    return;
 80067f8:	e004      	b.n	8006804 <HAL_UART_IRQHandler+0x514>
    return;
 80067fa:	bf00      	nop
 80067fc:	e002      	b.n	8006804 <HAL_UART_IRQHandler+0x514>
      return;
 80067fe:	bf00      	nop
 8006800:	e000      	b.n	8006804 <HAL_UART_IRQHandler+0x514>
      return;
 8006802:	bf00      	nop
  }
}
 8006804:	37e8      	adds	r7, #232	; 0xe8
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
 800680a:	bf00      	nop

0800680c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006814:	bf00      	nop
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	460b      	mov	r3, r1
 800683e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b090      	sub	sp, #64	; 0x40
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	603b      	str	r3, [r7, #0]
 8006858:	4613      	mov	r3, r2
 800685a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800685c:	e050      	b.n	8006900 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800685e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006864:	d04c      	beq.n	8006900 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006866:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006868:	2b00      	cmp	r3, #0
 800686a:	d007      	beq.n	800687c <UART_WaitOnFlagUntilTimeout+0x30>
 800686c:	f7fb fe32 	bl	80024d4 <HAL_GetTick>
 8006870:	4602      	mov	r2, r0
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006878:	429a      	cmp	r2, r3
 800687a:	d241      	bcs.n	8006900 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	330c      	adds	r3, #12
 8006882:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006886:	e853 3f00 	ldrex	r3, [r3]
 800688a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800688c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006892:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	330c      	adds	r3, #12
 800689a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800689c:	637a      	str	r2, [r7, #52]	; 0x34
 800689e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80068a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068a4:	e841 2300 	strex	r3, r2, [r1]
 80068a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80068aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1e5      	bne.n	800687c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	3314      	adds	r3, #20
 80068b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	e853 3f00 	ldrex	r3, [r3]
 80068be:	613b      	str	r3, [r7, #16]
   return(result);
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	f023 0301 	bic.w	r3, r3, #1
 80068c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	3314      	adds	r3, #20
 80068ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068d0:	623a      	str	r2, [r7, #32]
 80068d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d4:	69f9      	ldr	r1, [r7, #28]
 80068d6:	6a3a      	ldr	r2, [r7, #32]
 80068d8:	e841 2300 	strex	r3, r2, [r1]
 80068dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1e5      	bne.n	80068b0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2220      	movs	r2, #32
 80068e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2220      	movs	r2, #32
 80068f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e00f      	b.n	8006920 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	4013      	ands	r3, r2
 800690a:	68ba      	ldr	r2, [r7, #8]
 800690c:	429a      	cmp	r2, r3
 800690e:	bf0c      	ite	eq
 8006910:	2301      	moveq	r3, #1
 8006912:	2300      	movne	r3, #0
 8006914:	b2db      	uxtb	r3, r3
 8006916:	461a      	mov	r2, r3
 8006918:	79fb      	ldrb	r3, [r7, #7]
 800691a:	429a      	cmp	r2, r3
 800691c:	d09f      	beq.n	800685e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800691e:	2300      	movs	r3, #0
}
 8006920:	4618      	mov	r0, r3
 8006922:	3740      	adds	r7, #64	; 0x40
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}

08006928 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006928:	b480      	push	{r7}
 800692a:	b085      	sub	sp, #20
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	4613      	mov	r3, r2
 8006934:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	68ba      	ldr	r2, [r7, #8]
 800693a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	88fa      	ldrh	r2, [r7, #6]
 8006940:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	88fa      	ldrh	r2, [r7, #6]
 8006946:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2222      	movs	r2, #34	; 0x22
 8006952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2200      	movs	r2, #0
 800695a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68da      	ldr	r2, [r3, #12]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800696c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	695a      	ldr	r2, [r3, #20]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f042 0201 	orr.w	r2, r2, #1
 800697c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68da      	ldr	r2, [r3, #12]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f042 0220 	orr.w	r2, r2, #32
 800698c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3714      	adds	r7, #20
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800699c:	b480      	push	{r7}
 800699e:	b095      	sub	sp, #84	; 0x54
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	330c      	adds	r3, #12
 80069aa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ae:	e853 3f00 	ldrex	r3, [r3]
 80069b2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80069b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	330c      	adds	r3, #12
 80069c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80069c4:	643a      	str	r2, [r7, #64]	; 0x40
 80069c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80069ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80069cc:	e841 2300 	strex	r3, r2, [r1]
 80069d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80069d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d1e5      	bne.n	80069a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	3314      	adds	r3, #20
 80069de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e0:	6a3b      	ldr	r3, [r7, #32]
 80069e2:	e853 3f00 	ldrex	r3, [r3]
 80069e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	f023 0301 	bic.w	r3, r3, #1
 80069ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	3314      	adds	r3, #20
 80069f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80069fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a00:	e841 2300 	strex	r3, r2, [r1]
 8006a04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1e5      	bne.n	80069d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d119      	bne.n	8006a48 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	330c      	adds	r3, #12
 8006a1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	e853 3f00 	ldrex	r3, [r3]
 8006a22:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f023 0310 	bic.w	r3, r3, #16
 8006a2a:	647b      	str	r3, [r7, #68]	; 0x44
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	330c      	adds	r3, #12
 8006a32:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a34:	61ba      	str	r2, [r7, #24]
 8006a36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a38:	6979      	ldr	r1, [r7, #20]
 8006a3a:	69ba      	ldr	r2, [r7, #24]
 8006a3c:	e841 2300 	strex	r3, r2, [r1]
 8006a40:	613b      	str	r3, [r7, #16]
   return(result);
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1e5      	bne.n	8006a14 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2220      	movs	r2, #32
 8006a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006a56:	bf00      	nop
 8006a58:	3754      	adds	r7, #84	; 0x54
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr

08006a62 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a62:	b580      	push	{r7, lr}
 8006a64:	b084      	sub	sp, #16
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a6e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f7ff fecf 	bl	8006820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a82:	bf00      	nop
 8006a84:	3710      	adds	r7, #16
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a8a:	b480      	push	{r7}
 8006a8c:	b085      	sub	sp, #20
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b21      	cmp	r3, #33	; 0x21
 8006a9c:	d13e      	bne.n	8006b1c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aa6:	d114      	bne.n	8006ad2 <UART_Transmit_IT+0x48>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d110      	bne.n	8006ad2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a1b      	ldr	r3, [r3, #32]
 8006ab4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	881b      	ldrh	r3, [r3, #0]
 8006aba:	461a      	mov	r2, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ac4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6a1b      	ldr	r3, [r3, #32]
 8006aca:	1c9a      	adds	r2, r3, #2
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	621a      	str	r2, [r3, #32]
 8006ad0:	e008      	b.n	8006ae4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a1b      	ldr	r3, [r3, #32]
 8006ad6:	1c59      	adds	r1, r3, #1
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	6211      	str	r1, [r2, #32]
 8006adc:	781a      	ldrb	r2, [r3, #0]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	3b01      	subs	r3, #1
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	4619      	mov	r1, r3
 8006af2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10f      	bne.n	8006b18 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68da      	ldr	r2, [r3, #12]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b06:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	68da      	ldr	r2, [r3, #12]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b16:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	e000      	b.n	8006b1e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006b1c:	2302      	movs	r3, #2
  }
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3714      	adds	r7, #20
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr

08006b2a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b2a:	b580      	push	{r7, lr}
 8006b2c:	b082      	sub	sp, #8
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68da      	ldr	r2, [r3, #12]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b40:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2220      	movs	r2, #32
 8006b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7ff fe5e 	bl	800680c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3708      	adds	r7, #8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}

08006b5a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006b5a:	b580      	push	{r7, lr}
 8006b5c:	b08c      	sub	sp, #48	; 0x30
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b22      	cmp	r3, #34	; 0x22
 8006b6c:	f040 80ab 	bne.w	8006cc6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b78:	d117      	bne.n	8006baa <UART_Receive_IT+0x50>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d113      	bne.n	8006baa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006b82:	2300      	movs	r3, #0
 8006b84:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b8a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b9c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba2:	1c9a      	adds	r2, r3, #2
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	629a      	str	r2, [r3, #40]	; 0x28
 8006ba8:	e026      	b.n	8006bf8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bbc:	d007      	beq.n	8006bce <UART_Receive_IT+0x74>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10a      	bne.n	8006bdc <UART_Receive_IT+0x82>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d106      	bne.n	8006bdc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	b2da      	uxtb	r2, r3
 8006bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bd8:	701a      	strb	r2, [r3, #0]
 8006bda:	e008      	b.n	8006bee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006be8:	b2da      	uxtb	r2, r3
 8006bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bf2:	1c5a      	adds	r2, r3, #1
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	4619      	mov	r1, r3
 8006c06:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d15a      	bne.n	8006cc2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f022 0220 	bic.w	r2, r2, #32
 8006c1a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68da      	ldr	r2, [r3, #12]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c2a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	695a      	ldr	r2, [r3, #20]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f022 0201 	bic.w	r2, r2, #1
 8006c3a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2220      	movs	r2, #32
 8006c40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d135      	bne.n	8006cb8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	330c      	adds	r3, #12
 8006c58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	e853 3f00 	ldrex	r3, [r3]
 8006c60:	613b      	str	r3, [r7, #16]
   return(result);
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	f023 0310 	bic.w	r3, r3, #16
 8006c68:	627b      	str	r3, [r7, #36]	; 0x24
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	330c      	adds	r3, #12
 8006c70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c72:	623a      	str	r2, [r7, #32]
 8006c74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c76:	69f9      	ldr	r1, [r7, #28]
 8006c78:	6a3a      	ldr	r2, [r7, #32]
 8006c7a:	e841 2300 	strex	r3, r2, [r1]
 8006c7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d1e5      	bne.n	8006c52 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0310 	and.w	r3, r3, #16
 8006c90:	2b10      	cmp	r3, #16
 8006c92:	d10a      	bne.n	8006caa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c94:	2300      	movs	r3, #0
 8006c96:	60fb      	str	r3, [r7, #12]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	60fb      	str	r3, [r7, #12]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	60fb      	str	r3, [r7, #12]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006cae:	4619      	mov	r1, r3
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f7ff fdbf 	bl	8006834 <HAL_UARTEx_RxEventCallback>
 8006cb6:	e002      	b.n	8006cbe <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f7fb f9d5 	bl	8002068 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	e002      	b.n	8006cc8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	e000      	b.n	8006cc8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006cc6:	2302      	movs	r3, #2
  }
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3730      	adds	r7, #48	; 0x30
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd4:	b09f      	sub	sp, #124	; 0x7c
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006ce4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ce6:	68d9      	ldr	r1, [r3, #12]
 8006ce8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	ea40 0301 	orr.w	r3, r0, r1
 8006cf0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006cf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cf4:	689a      	ldr	r2, [r3, #8]
 8006cf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cf8:	691b      	ldr	r3, [r3, #16]
 8006cfa:	431a      	orrs	r2, r3
 8006cfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cfe:	695b      	ldr	r3, [r3, #20]
 8006d00:	431a      	orrs	r2, r3
 8006d02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006d0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006d14:	f021 010c 	bic.w	r1, r1, #12
 8006d18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006d1e:	430b      	orrs	r3, r1
 8006d20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	695b      	ldr	r3, [r3, #20]
 8006d28:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006d2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d2e:	6999      	ldr	r1, [r3, #24]
 8006d30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	ea40 0301 	orr.w	r3, r0, r1
 8006d38:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	4bc5      	ldr	r3, [pc, #788]	; (8007054 <UART_SetConfig+0x384>)
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d004      	beq.n	8006d4e <UART_SetConfig+0x7e>
 8006d44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	4bc3      	ldr	r3, [pc, #780]	; (8007058 <UART_SetConfig+0x388>)
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d103      	bne.n	8006d56 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d4e:	f7fd fc71 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 8006d52:	6778      	str	r0, [r7, #116]	; 0x74
 8006d54:	e002      	b.n	8006d5c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d56:	f7fd fc59 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 8006d5a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d5e:	69db      	ldr	r3, [r3, #28]
 8006d60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d64:	f040 80b6 	bne.w	8006ed4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d6a:	461c      	mov	r4, r3
 8006d6c:	f04f 0500 	mov.w	r5, #0
 8006d70:	4622      	mov	r2, r4
 8006d72:	462b      	mov	r3, r5
 8006d74:	1891      	adds	r1, r2, r2
 8006d76:	6439      	str	r1, [r7, #64]	; 0x40
 8006d78:	415b      	adcs	r3, r3
 8006d7a:	647b      	str	r3, [r7, #68]	; 0x44
 8006d7c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006d80:	1912      	adds	r2, r2, r4
 8006d82:	eb45 0303 	adc.w	r3, r5, r3
 8006d86:	f04f 0000 	mov.w	r0, #0
 8006d8a:	f04f 0100 	mov.w	r1, #0
 8006d8e:	00d9      	lsls	r1, r3, #3
 8006d90:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006d94:	00d0      	lsls	r0, r2, #3
 8006d96:	4602      	mov	r2, r0
 8006d98:	460b      	mov	r3, r1
 8006d9a:	1911      	adds	r1, r2, r4
 8006d9c:	6639      	str	r1, [r7, #96]	; 0x60
 8006d9e:	416b      	adcs	r3, r5
 8006da0:	667b      	str	r3, [r7, #100]	; 0x64
 8006da2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	461a      	mov	r2, r3
 8006da8:	f04f 0300 	mov.w	r3, #0
 8006dac:	1891      	adds	r1, r2, r2
 8006dae:	63b9      	str	r1, [r7, #56]	; 0x38
 8006db0:	415b      	adcs	r3, r3
 8006db2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006db4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006db8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006dbc:	f7f9 fa60 	bl	8000280 <__aeabi_uldivmod>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	460b      	mov	r3, r1
 8006dc4:	4ba5      	ldr	r3, [pc, #660]	; (800705c <UART_SetConfig+0x38c>)
 8006dc6:	fba3 2302 	umull	r2, r3, r3, r2
 8006dca:	095b      	lsrs	r3, r3, #5
 8006dcc:	011e      	lsls	r6, r3, #4
 8006dce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006dd0:	461c      	mov	r4, r3
 8006dd2:	f04f 0500 	mov.w	r5, #0
 8006dd6:	4622      	mov	r2, r4
 8006dd8:	462b      	mov	r3, r5
 8006dda:	1891      	adds	r1, r2, r2
 8006ddc:	6339      	str	r1, [r7, #48]	; 0x30
 8006dde:	415b      	adcs	r3, r3
 8006de0:	637b      	str	r3, [r7, #52]	; 0x34
 8006de2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006de6:	1912      	adds	r2, r2, r4
 8006de8:	eb45 0303 	adc.w	r3, r5, r3
 8006dec:	f04f 0000 	mov.w	r0, #0
 8006df0:	f04f 0100 	mov.w	r1, #0
 8006df4:	00d9      	lsls	r1, r3, #3
 8006df6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006dfa:	00d0      	lsls	r0, r2, #3
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	460b      	mov	r3, r1
 8006e00:	1911      	adds	r1, r2, r4
 8006e02:	65b9      	str	r1, [r7, #88]	; 0x58
 8006e04:	416b      	adcs	r3, r5
 8006e06:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006e08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	f04f 0300 	mov.w	r3, #0
 8006e12:	1891      	adds	r1, r2, r2
 8006e14:	62b9      	str	r1, [r7, #40]	; 0x28
 8006e16:	415b      	adcs	r3, r3
 8006e18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e1e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006e22:	f7f9 fa2d 	bl	8000280 <__aeabi_uldivmod>
 8006e26:	4602      	mov	r2, r0
 8006e28:	460b      	mov	r3, r1
 8006e2a:	4b8c      	ldr	r3, [pc, #560]	; (800705c <UART_SetConfig+0x38c>)
 8006e2c:	fba3 1302 	umull	r1, r3, r3, r2
 8006e30:	095b      	lsrs	r3, r3, #5
 8006e32:	2164      	movs	r1, #100	; 0x64
 8006e34:	fb01 f303 	mul.w	r3, r1, r3
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	00db      	lsls	r3, r3, #3
 8006e3c:	3332      	adds	r3, #50	; 0x32
 8006e3e:	4a87      	ldr	r2, [pc, #540]	; (800705c <UART_SetConfig+0x38c>)
 8006e40:	fba2 2303 	umull	r2, r3, r2, r3
 8006e44:	095b      	lsrs	r3, r3, #5
 8006e46:	005b      	lsls	r3, r3, #1
 8006e48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e4c:	441e      	add	r6, r3
 8006e4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e50:	4618      	mov	r0, r3
 8006e52:	f04f 0100 	mov.w	r1, #0
 8006e56:	4602      	mov	r2, r0
 8006e58:	460b      	mov	r3, r1
 8006e5a:	1894      	adds	r4, r2, r2
 8006e5c:	623c      	str	r4, [r7, #32]
 8006e5e:	415b      	adcs	r3, r3
 8006e60:	627b      	str	r3, [r7, #36]	; 0x24
 8006e62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006e66:	1812      	adds	r2, r2, r0
 8006e68:	eb41 0303 	adc.w	r3, r1, r3
 8006e6c:	f04f 0400 	mov.w	r4, #0
 8006e70:	f04f 0500 	mov.w	r5, #0
 8006e74:	00dd      	lsls	r5, r3, #3
 8006e76:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006e7a:	00d4      	lsls	r4, r2, #3
 8006e7c:	4622      	mov	r2, r4
 8006e7e:	462b      	mov	r3, r5
 8006e80:	1814      	adds	r4, r2, r0
 8006e82:	653c      	str	r4, [r7, #80]	; 0x50
 8006e84:	414b      	adcs	r3, r1
 8006e86:	657b      	str	r3, [r7, #84]	; 0x54
 8006e88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	f04f 0300 	mov.w	r3, #0
 8006e92:	1891      	adds	r1, r2, r2
 8006e94:	61b9      	str	r1, [r7, #24]
 8006e96:	415b      	adcs	r3, r3
 8006e98:	61fb      	str	r3, [r7, #28]
 8006e9a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e9e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006ea2:	f7f9 f9ed 	bl	8000280 <__aeabi_uldivmod>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	4b6c      	ldr	r3, [pc, #432]	; (800705c <UART_SetConfig+0x38c>)
 8006eac:	fba3 1302 	umull	r1, r3, r3, r2
 8006eb0:	095b      	lsrs	r3, r3, #5
 8006eb2:	2164      	movs	r1, #100	; 0x64
 8006eb4:	fb01 f303 	mul.w	r3, r1, r3
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	00db      	lsls	r3, r3, #3
 8006ebc:	3332      	adds	r3, #50	; 0x32
 8006ebe:	4a67      	ldr	r2, [pc, #412]	; (800705c <UART_SetConfig+0x38c>)
 8006ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ec4:	095b      	lsrs	r3, r3, #5
 8006ec6:	f003 0207 	and.w	r2, r3, #7
 8006eca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4432      	add	r2, r6
 8006ed0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ed2:	e0b9      	b.n	8007048 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ed4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ed6:	461c      	mov	r4, r3
 8006ed8:	f04f 0500 	mov.w	r5, #0
 8006edc:	4622      	mov	r2, r4
 8006ede:	462b      	mov	r3, r5
 8006ee0:	1891      	adds	r1, r2, r2
 8006ee2:	6139      	str	r1, [r7, #16]
 8006ee4:	415b      	adcs	r3, r3
 8006ee6:	617b      	str	r3, [r7, #20]
 8006ee8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006eec:	1912      	adds	r2, r2, r4
 8006eee:	eb45 0303 	adc.w	r3, r5, r3
 8006ef2:	f04f 0000 	mov.w	r0, #0
 8006ef6:	f04f 0100 	mov.w	r1, #0
 8006efa:	00d9      	lsls	r1, r3, #3
 8006efc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f00:	00d0      	lsls	r0, r2, #3
 8006f02:	4602      	mov	r2, r0
 8006f04:	460b      	mov	r3, r1
 8006f06:	eb12 0804 	adds.w	r8, r2, r4
 8006f0a:	eb43 0905 	adc.w	r9, r3, r5
 8006f0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	4618      	mov	r0, r3
 8006f14:	f04f 0100 	mov.w	r1, #0
 8006f18:	f04f 0200 	mov.w	r2, #0
 8006f1c:	f04f 0300 	mov.w	r3, #0
 8006f20:	008b      	lsls	r3, r1, #2
 8006f22:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006f26:	0082      	lsls	r2, r0, #2
 8006f28:	4640      	mov	r0, r8
 8006f2a:	4649      	mov	r1, r9
 8006f2c:	f7f9 f9a8 	bl	8000280 <__aeabi_uldivmod>
 8006f30:	4602      	mov	r2, r0
 8006f32:	460b      	mov	r3, r1
 8006f34:	4b49      	ldr	r3, [pc, #292]	; (800705c <UART_SetConfig+0x38c>)
 8006f36:	fba3 2302 	umull	r2, r3, r3, r2
 8006f3a:	095b      	lsrs	r3, r3, #5
 8006f3c:	011e      	lsls	r6, r3, #4
 8006f3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f40:	4618      	mov	r0, r3
 8006f42:	f04f 0100 	mov.w	r1, #0
 8006f46:	4602      	mov	r2, r0
 8006f48:	460b      	mov	r3, r1
 8006f4a:	1894      	adds	r4, r2, r2
 8006f4c:	60bc      	str	r4, [r7, #8]
 8006f4e:	415b      	adcs	r3, r3
 8006f50:	60fb      	str	r3, [r7, #12]
 8006f52:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f56:	1812      	adds	r2, r2, r0
 8006f58:	eb41 0303 	adc.w	r3, r1, r3
 8006f5c:	f04f 0400 	mov.w	r4, #0
 8006f60:	f04f 0500 	mov.w	r5, #0
 8006f64:	00dd      	lsls	r5, r3, #3
 8006f66:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006f6a:	00d4      	lsls	r4, r2, #3
 8006f6c:	4622      	mov	r2, r4
 8006f6e:	462b      	mov	r3, r5
 8006f70:	1814      	adds	r4, r2, r0
 8006f72:	64bc      	str	r4, [r7, #72]	; 0x48
 8006f74:	414b      	adcs	r3, r1
 8006f76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	f04f 0100 	mov.w	r1, #0
 8006f82:	f04f 0200 	mov.w	r2, #0
 8006f86:	f04f 0300 	mov.w	r3, #0
 8006f8a:	008b      	lsls	r3, r1, #2
 8006f8c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006f90:	0082      	lsls	r2, r0, #2
 8006f92:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006f96:	f7f9 f973 	bl	8000280 <__aeabi_uldivmod>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	460b      	mov	r3, r1
 8006f9e:	4b2f      	ldr	r3, [pc, #188]	; (800705c <UART_SetConfig+0x38c>)
 8006fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8006fa4:	095b      	lsrs	r3, r3, #5
 8006fa6:	2164      	movs	r1, #100	; 0x64
 8006fa8:	fb01 f303 	mul.w	r3, r1, r3
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	011b      	lsls	r3, r3, #4
 8006fb0:	3332      	adds	r3, #50	; 0x32
 8006fb2:	4a2a      	ldr	r2, [pc, #168]	; (800705c <UART_SetConfig+0x38c>)
 8006fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb8:	095b      	lsrs	r3, r3, #5
 8006fba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006fbe:	441e      	add	r6, r3
 8006fc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f04f 0100 	mov.w	r1, #0
 8006fc8:	4602      	mov	r2, r0
 8006fca:	460b      	mov	r3, r1
 8006fcc:	1894      	adds	r4, r2, r2
 8006fce:	603c      	str	r4, [r7, #0]
 8006fd0:	415b      	adcs	r3, r3
 8006fd2:	607b      	str	r3, [r7, #4]
 8006fd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fd8:	1812      	adds	r2, r2, r0
 8006fda:	eb41 0303 	adc.w	r3, r1, r3
 8006fde:	f04f 0400 	mov.w	r4, #0
 8006fe2:	f04f 0500 	mov.w	r5, #0
 8006fe6:	00dd      	lsls	r5, r3, #3
 8006fe8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006fec:	00d4      	lsls	r4, r2, #3
 8006fee:	4622      	mov	r2, r4
 8006ff0:	462b      	mov	r3, r5
 8006ff2:	eb12 0a00 	adds.w	sl, r2, r0
 8006ff6:	eb43 0b01 	adc.w	fp, r3, r1
 8006ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	4618      	mov	r0, r3
 8007000:	f04f 0100 	mov.w	r1, #0
 8007004:	f04f 0200 	mov.w	r2, #0
 8007008:	f04f 0300 	mov.w	r3, #0
 800700c:	008b      	lsls	r3, r1, #2
 800700e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007012:	0082      	lsls	r2, r0, #2
 8007014:	4650      	mov	r0, sl
 8007016:	4659      	mov	r1, fp
 8007018:	f7f9 f932 	bl	8000280 <__aeabi_uldivmod>
 800701c:	4602      	mov	r2, r0
 800701e:	460b      	mov	r3, r1
 8007020:	4b0e      	ldr	r3, [pc, #56]	; (800705c <UART_SetConfig+0x38c>)
 8007022:	fba3 1302 	umull	r1, r3, r3, r2
 8007026:	095b      	lsrs	r3, r3, #5
 8007028:	2164      	movs	r1, #100	; 0x64
 800702a:	fb01 f303 	mul.w	r3, r1, r3
 800702e:	1ad3      	subs	r3, r2, r3
 8007030:	011b      	lsls	r3, r3, #4
 8007032:	3332      	adds	r3, #50	; 0x32
 8007034:	4a09      	ldr	r2, [pc, #36]	; (800705c <UART_SetConfig+0x38c>)
 8007036:	fba2 2303 	umull	r2, r3, r2, r3
 800703a:	095b      	lsrs	r3, r3, #5
 800703c:	f003 020f 	and.w	r2, r3, #15
 8007040:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4432      	add	r2, r6
 8007046:	609a      	str	r2, [r3, #8]
}
 8007048:	bf00      	nop
 800704a:	377c      	adds	r7, #124	; 0x7c
 800704c:	46bd      	mov	sp, r7
 800704e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007052:	bf00      	nop
 8007054:	40011000 	.word	0x40011000
 8007058:	40011400 	.word	0x40011400
 800705c:	51eb851f 	.word	0x51eb851f

08007060 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8007060:	b480      	push	{r7}
 8007062:	b085      	sub	sp, #20
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800706a:	2300      	movs	r3, #0
 800706c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007078:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800707a:	68fa      	ldr	r2, [r7, #12]
 800707c:	4b20      	ldr	r3, [pc, #128]	; (8007100 <FSMC_NORSRAM_Init+0xa0>)
 800707e:	4013      	ands	r3, r2
 8007080:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800708a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8007090:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8007096:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800709c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 80070a2:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 80070a8:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80070ae:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 80070b4:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 80070ba:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 80070c0:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 80070c6:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 80070cc:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	2b08      	cmp	r3, #8
 80070da:	d103      	bne.n	80070e4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070e2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	68f9      	ldr	r1, [r7, #12]
 80070ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80070f0:	2300      	movs	r3, #0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3714      	adds	r7, #20
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop
 8007100:	fff00080 	.word	0xfff00080

08007104 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007104:	b480      	push	{r7}
 8007106:	b087      	sub	sp, #28
 8007108:	af00      	add	r7, sp, #0
 800710a:	60f8      	str	r0, [r7, #12]
 800710c:	60b9      	str	r1, [r7, #8]
 800710e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8007110:	2300      	movs	r3, #0
 8007112:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	1c5a      	adds	r2, r3, #1
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800711e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007126:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007132:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800713a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8007142:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	691b      	ldr	r3, [r3, #16]
 8007148:	3b01      	subs	r3, #1
 800714a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800714c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	695b      	ldr	r3, [r3, #20]
 8007152:	3b02      	subs	r3, #2
 8007154:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007156:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800715c:	4313      	orrs	r3, r2
 800715e:	697a      	ldr	r2, [r7, #20]
 8007160:	4313      	orrs	r3, r2
 8007162:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	1c5a      	adds	r2, r3, #1
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6979      	ldr	r1, [r7, #20]
 800716c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007170:	2300      	movs	r3, #0
}
 8007172:	4618      	mov	r0, r3
 8007174:	371c      	adds	r7, #28
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr
	...

08007180 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8007180:	b480      	push	{r7}
 8007182:	b087      	sub	sp, #28
 8007184:	af00      	add	r7, sp, #0
 8007186:	60f8      	str	r0, [r7, #12]
 8007188:	60b9      	str	r1, [r7, #8]
 800718a:	607a      	str	r2, [r7, #4]
 800718c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800718e:	2300      	movs	r3, #0
 8007190:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007198:	d122      	bne.n	80071e0 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071a2:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80071a4:	697a      	ldr	r2, [r7, #20]
 80071a6:	4b15      	ldr	r3, [pc, #84]	; (80071fc <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80071a8:	4013      	ands	r3, r2
 80071aa:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80071b6:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80071be:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80071c6:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80071cc:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80071ce:	697a      	ldr	r2, [r7, #20]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	6979      	ldr	r1, [r7, #20]
 80071da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80071de:	e005      	b.n	80071ec <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80071e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80071ec:	2300      	movs	r3, #0
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	371c      	adds	r7, #28
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	cff00000 	.word	0xcff00000

08007200 <__errno>:
 8007200:	4b01      	ldr	r3, [pc, #4]	; (8007208 <__errno+0x8>)
 8007202:	6818      	ldr	r0, [r3, #0]
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop
 8007208:	200000f8 	.word	0x200000f8

0800720c <__libc_init_array>:
 800720c:	b570      	push	{r4, r5, r6, lr}
 800720e:	4d0d      	ldr	r5, [pc, #52]	; (8007244 <__libc_init_array+0x38>)
 8007210:	4c0d      	ldr	r4, [pc, #52]	; (8007248 <__libc_init_array+0x3c>)
 8007212:	1b64      	subs	r4, r4, r5
 8007214:	10a4      	asrs	r4, r4, #2
 8007216:	2600      	movs	r6, #0
 8007218:	42a6      	cmp	r6, r4
 800721a:	d109      	bne.n	8007230 <__libc_init_array+0x24>
 800721c:	4d0b      	ldr	r5, [pc, #44]	; (800724c <__libc_init_array+0x40>)
 800721e:	4c0c      	ldr	r4, [pc, #48]	; (8007250 <__libc_init_array+0x44>)
 8007220:	f001 fa56 	bl	80086d0 <_init>
 8007224:	1b64      	subs	r4, r4, r5
 8007226:	10a4      	asrs	r4, r4, #2
 8007228:	2600      	movs	r6, #0
 800722a:	42a6      	cmp	r6, r4
 800722c:	d105      	bne.n	800723a <__libc_init_array+0x2e>
 800722e:	bd70      	pop	{r4, r5, r6, pc}
 8007230:	f855 3b04 	ldr.w	r3, [r5], #4
 8007234:	4798      	blx	r3
 8007236:	3601      	adds	r6, #1
 8007238:	e7ee      	b.n	8007218 <__libc_init_array+0xc>
 800723a:	f855 3b04 	ldr.w	r3, [r5], #4
 800723e:	4798      	blx	r3
 8007240:	3601      	adds	r6, #1
 8007242:	e7f2      	b.n	800722a <__libc_init_array+0x1e>
 8007244:	0800b804 	.word	0x0800b804
 8007248:	0800b804 	.word	0x0800b804
 800724c:	0800b804 	.word	0x0800b804
 8007250:	0800b808 	.word	0x0800b808

08007254 <memset>:
 8007254:	4402      	add	r2, r0
 8007256:	4603      	mov	r3, r0
 8007258:	4293      	cmp	r3, r2
 800725a:	d100      	bne.n	800725e <memset+0xa>
 800725c:	4770      	bx	lr
 800725e:	f803 1b01 	strb.w	r1, [r3], #1
 8007262:	e7f9      	b.n	8007258 <memset+0x4>

08007264 <srand>:
 8007264:	b538      	push	{r3, r4, r5, lr}
 8007266:	4b10      	ldr	r3, [pc, #64]	; (80072a8 <srand+0x44>)
 8007268:	681d      	ldr	r5, [r3, #0]
 800726a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800726c:	4604      	mov	r4, r0
 800726e:	b9b3      	cbnz	r3, 800729e <srand+0x3a>
 8007270:	2018      	movs	r0, #24
 8007272:	f000 f8e1 	bl	8007438 <malloc>
 8007276:	4602      	mov	r2, r0
 8007278:	63a8      	str	r0, [r5, #56]	; 0x38
 800727a:	b920      	cbnz	r0, 8007286 <srand+0x22>
 800727c:	4b0b      	ldr	r3, [pc, #44]	; (80072ac <srand+0x48>)
 800727e:	480c      	ldr	r0, [pc, #48]	; (80072b0 <srand+0x4c>)
 8007280:	2142      	movs	r1, #66	; 0x42
 8007282:	f000 f897 	bl	80073b4 <__assert_func>
 8007286:	490b      	ldr	r1, [pc, #44]	; (80072b4 <srand+0x50>)
 8007288:	4b0b      	ldr	r3, [pc, #44]	; (80072b8 <srand+0x54>)
 800728a:	e9c0 1300 	strd	r1, r3, [r0]
 800728e:	4b0b      	ldr	r3, [pc, #44]	; (80072bc <srand+0x58>)
 8007290:	6083      	str	r3, [r0, #8]
 8007292:	230b      	movs	r3, #11
 8007294:	8183      	strh	r3, [r0, #12]
 8007296:	2100      	movs	r1, #0
 8007298:	2001      	movs	r0, #1
 800729a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800729e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80072a0:	2200      	movs	r2, #0
 80072a2:	611c      	str	r4, [r3, #16]
 80072a4:	615a      	str	r2, [r3, #20]
 80072a6:	bd38      	pop	{r3, r4, r5, pc}
 80072a8:	200000f8 	.word	0x200000f8
 80072ac:	0800b6b4 	.word	0x0800b6b4
 80072b0:	0800b6cb 	.word	0x0800b6cb
 80072b4:	abcd330e 	.word	0xabcd330e
 80072b8:	e66d1234 	.word	0xe66d1234
 80072bc:	0005deec 	.word	0x0005deec

080072c0 <rand>:
 80072c0:	4b17      	ldr	r3, [pc, #92]	; (8007320 <rand+0x60>)
 80072c2:	b510      	push	{r4, lr}
 80072c4:	681c      	ldr	r4, [r3, #0]
 80072c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80072c8:	b9b3      	cbnz	r3, 80072f8 <rand+0x38>
 80072ca:	2018      	movs	r0, #24
 80072cc:	f000 f8b4 	bl	8007438 <malloc>
 80072d0:	63a0      	str	r0, [r4, #56]	; 0x38
 80072d2:	b928      	cbnz	r0, 80072e0 <rand+0x20>
 80072d4:	4602      	mov	r2, r0
 80072d6:	4b13      	ldr	r3, [pc, #76]	; (8007324 <rand+0x64>)
 80072d8:	4813      	ldr	r0, [pc, #76]	; (8007328 <rand+0x68>)
 80072da:	214e      	movs	r1, #78	; 0x4e
 80072dc:	f000 f86a 	bl	80073b4 <__assert_func>
 80072e0:	4a12      	ldr	r2, [pc, #72]	; (800732c <rand+0x6c>)
 80072e2:	4b13      	ldr	r3, [pc, #76]	; (8007330 <rand+0x70>)
 80072e4:	e9c0 2300 	strd	r2, r3, [r0]
 80072e8:	4b12      	ldr	r3, [pc, #72]	; (8007334 <rand+0x74>)
 80072ea:	6083      	str	r3, [r0, #8]
 80072ec:	230b      	movs	r3, #11
 80072ee:	8183      	strh	r3, [r0, #12]
 80072f0:	2201      	movs	r2, #1
 80072f2:	2300      	movs	r3, #0
 80072f4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80072f8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80072fa:	480f      	ldr	r0, [pc, #60]	; (8007338 <rand+0x78>)
 80072fc:	690a      	ldr	r2, [r1, #16]
 80072fe:	694b      	ldr	r3, [r1, #20]
 8007300:	4c0e      	ldr	r4, [pc, #56]	; (800733c <rand+0x7c>)
 8007302:	4350      	muls	r0, r2
 8007304:	fb04 0003 	mla	r0, r4, r3, r0
 8007308:	fba2 3404 	umull	r3, r4, r2, r4
 800730c:	1c5a      	adds	r2, r3, #1
 800730e:	4404      	add	r4, r0
 8007310:	f144 0000 	adc.w	r0, r4, #0
 8007314:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8007318:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800731c:	bd10      	pop	{r4, pc}
 800731e:	bf00      	nop
 8007320:	200000f8 	.word	0x200000f8
 8007324:	0800b6b4 	.word	0x0800b6b4
 8007328:	0800b6cb 	.word	0x0800b6cb
 800732c:	abcd330e 	.word	0xabcd330e
 8007330:	e66d1234 	.word	0xe66d1234
 8007334:	0005deec 	.word	0x0005deec
 8007338:	5851f42d 	.word	0x5851f42d
 800733c:	4c957f2d 	.word	0x4c957f2d

08007340 <siprintf>:
 8007340:	b40e      	push	{r1, r2, r3}
 8007342:	b500      	push	{lr}
 8007344:	b09c      	sub	sp, #112	; 0x70
 8007346:	ab1d      	add	r3, sp, #116	; 0x74
 8007348:	9002      	str	r0, [sp, #8]
 800734a:	9006      	str	r0, [sp, #24]
 800734c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007350:	4809      	ldr	r0, [pc, #36]	; (8007378 <siprintf+0x38>)
 8007352:	9107      	str	r1, [sp, #28]
 8007354:	9104      	str	r1, [sp, #16]
 8007356:	4909      	ldr	r1, [pc, #36]	; (800737c <siprintf+0x3c>)
 8007358:	f853 2b04 	ldr.w	r2, [r3], #4
 800735c:	9105      	str	r1, [sp, #20]
 800735e:	6800      	ldr	r0, [r0, #0]
 8007360:	9301      	str	r3, [sp, #4]
 8007362:	a902      	add	r1, sp, #8
 8007364:	f000 f976 	bl	8007654 <_svfiprintf_r>
 8007368:	9b02      	ldr	r3, [sp, #8]
 800736a:	2200      	movs	r2, #0
 800736c:	701a      	strb	r2, [r3, #0]
 800736e:	b01c      	add	sp, #112	; 0x70
 8007370:	f85d eb04 	ldr.w	lr, [sp], #4
 8007374:	b003      	add	sp, #12
 8007376:	4770      	bx	lr
 8007378:	200000f8 	.word	0x200000f8
 800737c:	ffff0208 	.word	0xffff0208

08007380 <time>:
 8007380:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007382:	4b0b      	ldr	r3, [pc, #44]	; (80073b0 <time+0x30>)
 8007384:	2200      	movs	r2, #0
 8007386:	4669      	mov	r1, sp
 8007388:	4604      	mov	r4, r0
 800738a:	6818      	ldr	r0, [r3, #0]
 800738c:	f000 f842 	bl	8007414 <_gettimeofday_r>
 8007390:	2800      	cmp	r0, #0
 8007392:	bfbe      	ittt	lt
 8007394:	f04f 32ff 	movlt.w	r2, #4294967295
 8007398:	f04f 33ff 	movlt.w	r3, #4294967295
 800739c:	e9cd 2300 	strdlt	r2, r3, [sp]
 80073a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073a4:	b10c      	cbz	r4, 80073aa <time+0x2a>
 80073a6:	e9c4 0100 	strd	r0, r1, [r4]
 80073aa:	b004      	add	sp, #16
 80073ac:	bd10      	pop	{r4, pc}
 80073ae:	bf00      	nop
 80073b0:	200000f8 	.word	0x200000f8

080073b4 <__assert_func>:
 80073b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80073b6:	4614      	mov	r4, r2
 80073b8:	461a      	mov	r2, r3
 80073ba:	4b09      	ldr	r3, [pc, #36]	; (80073e0 <__assert_func+0x2c>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4605      	mov	r5, r0
 80073c0:	68d8      	ldr	r0, [r3, #12]
 80073c2:	b14c      	cbz	r4, 80073d8 <__assert_func+0x24>
 80073c4:	4b07      	ldr	r3, [pc, #28]	; (80073e4 <__assert_func+0x30>)
 80073c6:	9100      	str	r1, [sp, #0]
 80073c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80073cc:	4906      	ldr	r1, [pc, #24]	; (80073e8 <__assert_func+0x34>)
 80073ce:	462b      	mov	r3, r5
 80073d0:	f000 f80e 	bl	80073f0 <fiprintf>
 80073d4:	f000 fdfc 	bl	8007fd0 <abort>
 80073d8:	4b04      	ldr	r3, [pc, #16]	; (80073ec <__assert_func+0x38>)
 80073da:	461c      	mov	r4, r3
 80073dc:	e7f3      	b.n	80073c6 <__assert_func+0x12>
 80073de:	bf00      	nop
 80073e0:	200000f8 	.word	0x200000f8
 80073e4:	0800b72a 	.word	0x0800b72a
 80073e8:	0800b737 	.word	0x0800b737
 80073ec:	0800b765 	.word	0x0800b765

080073f0 <fiprintf>:
 80073f0:	b40e      	push	{r1, r2, r3}
 80073f2:	b503      	push	{r0, r1, lr}
 80073f4:	4601      	mov	r1, r0
 80073f6:	ab03      	add	r3, sp, #12
 80073f8:	4805      	ldr	r0, [pc, #20]	; (8007410 <fiprintf+0x20>)
 80073fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80073fe:	6800      	ldr	r0, [r0, #0]
 8007400:	9301      	str	r3, [sp, #4]
 8007402:	f000 fa51 	bl	80078a8 <_vfiprintf_r>
 8007406:	b002      	add	sp, #8
 8007408:	f85d eb04 	ldr.w	lr, [sp], #4
 800740c:	b003      	add	sp, #12
 800740e:	4770      	bx	lr
 8007410:	200000f8 	.word	0x200000f8

08007414 <_gettimeofday_r>:
 8007414:	b538      	push	{r3, r4, r5, lr}
 8007416:	4d07      	ldr	r5, [pc, #28]	; (8007434 <_gettimeofday_r+0x20>)
 8007418:	2300      	movs	r3, #0
 800741a:	4604      	mov	r4, r0
 800741c:	4608      	mov	r0, r1
 800741e:	4611      	mov	r1, r2
 8007420:	602b      	str	r3, [r5, #0]
 8007422:	f001 f94d 	bl	80086c0 <_gettimeofday>
 8007426:	1c43      	adds	r3, r0, #1
 8007428:	d102      	bne.n	8007430 <_gettimeofday_r+0x1c>
 800742a:	682b      	ldr	r3, [r5, #0]
 800742c:	b103      	cbz	r3, 8007430 <_gettimeofday_r+0x1c>
 800742e:	6023      	str	r3, [r4, #0]
 8007430:	bd38      	pop	{r3, r4, r5, pc}
 8007432:	bf00      	nop
 8007434:	20000534 	.word	0x20000534

08007438 <malloc>:
 8007438:	4b02      	ldr	r3, [pc, #8]	; (8007444 <malloc+0xc>)
 800743a:	4601      	mov	r1, r0
 800743c:	6818      	ldr	r0, [r3, #0]
 800743e:	f000 b853 	b.w	80074e8 <_malloc_r>
 8007442:	bf00      	nop
 8007444:	200000f8 	.word	0x200000f8

08007448 <_free_r>:
 8007448:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800744a:	2900      	cmp	r1, #0
 800744c:	d048      	beq.n	80074e0 <_free_r+0x98>
 800744e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007452:	9001      	str	r0, [sp, #4]
 8007454:	2b00      	cmp	r3, #0
 8007456:	f1a1 0404 	sub.w	r4, r1, #4
 800745a:	bfb8      	it	lt
 800745c:	18e4      	addlt	r4, r4, r3
 800745e:	f001 f805 	bl	800846c <__malloc_lock>
 8007462:	4a20      	ldr	r2, [pc, #128]	; (80074e4 <_free_r+0x9c>)
 8007464:	9801      	ldr	r0, [sp, #4]
 8007466:	6813      	ldr	r3, [r2, #0]
 8007468:	4615      	mov	r5, r2
 800746a:	b933      	cbnz	r3, 800747a <_free_r+0x32>
 800746c:	6063      	str	r3, [r4, #4]
 800746e:	6014      	str	r4, [r2, #0]
 8007470:	b003      	add	sp, #12
 8007472:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007476:	f000 bfff 	b.w	8008478 <__malloc_unlock>
 800747a:	42a3      	cmp	r3, r4
 800747c:	d90b      	bls.n	8007496 <_free_r+0x4e>
 800747e:	6821      	ldr	r1, [r4, #0]
 8007480:	1862      	adds	r2, r4, r1
 8007482:	4293      	cmp	r3, r2
 8007484:	bf04      	itt	eq
 8007486:	681a      	ldreq	r2, [r3, #0]
 8007488:	685b      	ldreq	r3, [r3, #4]
 800748a:	6063      	str	r3, [r4, #4]
 800748c:	bf04      	itt	eq
 800748e:	1852      	addeq	r2, r2, r1
 8007490:	6022      	streq	r2, [r4, #0]
 8007492:	602c      	str	r4, [r5, #0]
 8007494:	e7ec      	b.n	8007470 <_free_r+0x28>
 8007496:	461a      	mov	r2, r3
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	b10b      	cbz	r3, 80074a0 <_free_r+0x58>
 800749c:	42a3      	cmp	r3, r4
 800749e:	d9fa      	bls.n	8007496 <_free_r+0x4e>
 80074a0:	6811      	ldr	r1, [r2, #0]
 80074a2:	1855      	adds	r5, r2, r1
 80074a4:	42a5      	cmp	r5, r4
 80074a6:	d10b      	bne.n	80074c0 <_free_r+0x78>
 80074a8:	6824      	ldr	r4, [r4, #0]
 80074aa:	4421      	add	r1, r4
 80074ac:	1854      	adds	r4, r2, r1
 80074ae:	42a3      	cmp	r3, r4
 80074b0:	6011      	str	r1, [r2, #0]
 80074b2:	d1dd      	bne.n	8007470 <_free_r+0x28>
 80074b4:	681c      	ldr	r4, [r3, #0]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	6053      	str	r3, [r2, #4]
 80074ba:	4421      	add	r1, r4
 80074bc:	6011      	str	r1, [r2, #0]
 80074be:	e7d7      	b.n	8007470 <_free_r+0x28>
 80074c0:	d902      	bls.n	80074c8 <_free_r+0x80>
 80074c2:	230c      	movs	r3, #12
 80074c4:	6003      	str	r3, [r0, #0]
 80074c6:	e7d3      	b.n	8007470 <_free_r+0x28>
 80074c8:	6825      	ldr	r5, [r4, #0]
 80074ca:	1961      	adds	r1, r4, r5
 80074cc:	428b      	cmp	r3, r1
 80074ce:	bf04      	itt	eq
 80074d0:	6819      	ldreq	r1, [r3, #0]
 80074d2:	685b      	ldreq	r3, [r3, #4]
 80074d4:	6063      	str	r3, [r4, #4]
 80074d6:	bf04      	itt	eq
 80074d8:	1949      	addeq	r1, r1, r5
 80074da:	6021      	streq	r1, [r4, #0]
 80074dc:	6054      	str	r4, [r2, #4]
 80074de:	e7c7      	b.n	8007470 <_free_r+0x28>
 80074e0:	b003      	add	sp, #12
 80074e2:	bd30      	pop	{r4, r5, pc}
 80074e4:	20000204 	.word	0x20000204

080074e8 <_malloc_r>:
 80074e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ea:	1ccd      	adds	r5, r1, #3
 80074ec:	f025 0503 	bic.w	r5, r5, #3
 80074f0:	3508      	adds	r5, #8
 80074f2:	2d0c      	cmp	r5, #12
 80074f4:	bf38      	it	cc
 80074f6:	250c      	movcc	r5, #12
 80074f8:	2d00      	cmp	r5, #0
 80074fa:	4606      	mov	r6, r0
 80074fc:	db01      	blt.n	8007502 <_malloc_r+0x1a>
 80074fe:	42a9      	cmp	r1, r5
 8007500:	d903      	bls.n	800750a <_malloc_r+0x22>
 8007502:	230c      	movs	r3, #12
 8007504:	6033      	str	r3, [r6, #0]
 8007506:	2000      	movs	r0, #0
 8007508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800750a:	f000 ffaf 	bl	800846c <__malloc_lock>
 800750e:	4921      	ldr	r1, [pc, #132]	; (8007594 <_malloc_r+0xac>)
 8007510:	680a      	ldr	r2, [r1, #0]
 8007512:	4614      	mov	r4, r2
 8007514:	b99c      	cbnz	r4, 800753e <_malloc_r+0x56>
 8007516:	4f20      	ldr	r7, [pc, #128]	; (8007598 <_malloc_r+0xb0>)
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	b923      	cbnz	r3, 8007526 <_malloc_r+0x3e>
 800751c:	4621      	mov	r1, r4
 800751e:	4630      	mov	r0, r6
 8007520:	f000 fc86 	bl	8007e30 <_sbrk_r>
 8007524:	6038      	str	r0, [r7, #0]
 8007526:	4629      	mov	r1, r5
 8007528:	4630      	mov	r0, r6
 800752a:	f000 fc81 	bl	8007e30 <_sbrk_r>
 800752e:	1c43      	adds	r3, r0, #1
 8007530:	d123      	bne.n	800757a <_malloc_r+0x92>
 8007532:	230c      	movs	r3, #12
 8007534:	6033      	str	r3, [r6, #0]
 8007536:	4630      	mov	r0, r6
 8007538:	f000 ff9e 	bl	8008478 <__malloc_unlock>
 800753c:	e7e3      	b.n	8007506 <_malloc_r+0x1e>
 800753e:	6823      	ldr	r3, [r4, #0]
 8007540:	1b5b      	subs	r3, r3, r5
 8007542:	d417      	bmi.n	8007574 <_malloc_r+0x8c>
 8007544:	2b0b      	cmp	r3, #11
 8007546:	d903      	bls.n	8007550 <_malloc_r+0x68>
 8007548:	6023      	str	r3, [r4, #0]
 800754a:	441c      	add	r4, r3
 800754c:	6025      	str	r5, [r4, #0]
 800754e:	e004      	b.n	800755a <_malloc_r+0x72>
 8007550:	6863      	ldr	r3, [r4, #4]
 8007552:	42a2      	cmp	r2, r4
 8007554:	bf0c      	ite	eq
 8007556:	600b      	streq	r3, [r1, #0]
 8007558:	6053      	strne	r3, [r2, #4]
 800755a:	4630      	mov	r0, r6
 800755c:	f000 ff8c 	bl	8008478 <__malloc_unlock>
 8007560:	f104 000b 	add.w	r0, r4, #11
 8007564:	1d23      	adds	r3, r4, #4
 8007566:	f020 0007 	bic.w	r0, r0, #7
 800756a:	1ac2      	subs	r2, r0, r3
 800756c:	d0cc      	beq.n	8007508 <_malloc_r+0x20>
 800756e:	1a1b      	subs	r3, r3, r0
 8007570:	50a3      	str	r3, [r4, r2]
 8007572:	e7c9      	b.n	8007508 <_malloc_r+0x20>
 8007574:	4622      	mov	r2, r4
 8007576:	6864      	ldr	r4, [r4, #4]
 8007578:	e7cc      	b.n	8007514 <_malloc_r+0x2c>
 800757a:	1cc4      	adds	r4, r0, #3
 800757c:	f024 0403 	bic.w	r4, r4, #3
 8007580:	42a0      	cmp	r0, r4
 8007582:	d0e3      	beq.n	800754c <_malloc_r+0x64>
 8007584:	1a21      	subs	r1, r4, r0
 8007586:	4630      	mov	r0, r6
 8007588:	f000 fc52 	bl	8007e30 <_sbrk_r>
 800758c:	3001      	adds	r0, #1
 800758e:	d1dd      	bne.n	800754c <_malloc_r+0x64>
 8007590:	e7cf      	b.n	8007532 <_malloc_r+0x4a>
 8007592:	bf00      	nop
 8007594:	20000204 	.word	0x20000204
 8007598:	20000208 	.word	0x20000208

0800759c <__ssputs_r>:
 800759c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075a0:	688e      	ldr	r6, [r1, #8]
 80075a2:	429e      	cmp	r6, r3
 80075a4:	4682      	mov	sl, r0
 80075a6:	460c      	mov	r4, r1
 80075a8:	4690      	mov	r8, r2
 80075aa:	461f      	mov	r7, r3
 80075ac:	d838      	bhi.n	8007620 <__ssputs_r+0x84>
 80075ae:	898a      	ldrh	r2, [r1, #12]
 80075b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80075b4:	d032      	beq.n	800761c <__ssputs_r+0x80>
 80075b6:	6825      	ldr	r5, [r4, #0]
 80075b8:	6909      	ldr	r1, [r1, #16]
 80075ba:	eba5 0901 	sub.w	r9, r5, r1
 80075be:	6965      	ldr	r5, [r4, #20]
 80075c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80075c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80075c8:	3301      	adds	r3, #1
 80075ca:	444b      	add	r3, r9
 80075cc:	106d      	asrs	r5, r5, #1
 80075ce:	429d      	cmp	r5, r3
 80075d0:	bf38      	it	cc
 80075d2:	461d      	movcc	r5, r3
 80075d4:	0553      	lsls	r3, r2, #21
 80075d6:	d531      	bpl.n	800763c <__ssputs_r+0xa0>
 80075d8:	4629      	mov	r1, r5
 80075da:	f7ff ff85 	bl	80074e8 <_malloc_r>
 80075de:	4606      	mov	r6, r0
 80075e0:	b950      	cbnz	r0, 80075f8 <__ssputs_r+0x5c>
 80075e2:	230c      	movs	r3, #12
 80075e4:	f8ca 3000 	str.w	r3, [sl]
 80075e8:	89a3      	ldrh	r3, [r4, #12]
 80075ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075ee:	81a3      	strh	r3, [r4, #12]
 80075f0:	f04f 30ff 	mov.w	r0, #4294967295
 80075f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075f8:	6921      	ldr	r1, [r4, #16]
 80075fa:	464a      	mov	r2, r9
 80075fc:	f000 ff0e 	bl	800841c <memcpy>
 8007600:	89a3      	ldrh	r3, [r4, #12]
 8007602:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007606:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800760a:	81a3      	strh	r3, [r4, #12]
 800760c:	6126      	str	r6, [r4, #16]
 800760e:	6165      	str	r5, [r4, #20]
 8007610:	444e      	add	r6, r9
 8007612:	eba5 0509 	sub.w	r5, r5, r9
 8007616:	6026      	str	r6, [r4, #0]
 8007618:	60a5      	str	r5, [r4, #8]
 800761a:	463e      	mov	r6, r7
 800761c:	42be      	cmp	r6, r7
 800761e:	d900      	bls.n	8007622 <__ssputs_r+0x86>
 8007620:	463e      	mov	r6, r7
 8007622:	4632      	mov	r2, r6
 8007624:	6820      	ldr	r0, [r4, #0]
 8007626:	4641      	mov	r1, r8
 8007628:	f000 ff06 	bl	8008438 <memmove>
 800762c:	68a3      	ldr	r3, [r4, #8]
 800762e:	6822      	ldr	r2, [r4, #0]
 8007630:	1b9b      	subs	r3, r3, r6
 8007632:	4432      	add	r2, r6
 8007634:	60a3      	str	r3, [r4, #8]
 8007636:	6022      	str	r2, [r4, #0]
 8007638:	2000      	movs	r0, #0
 800763a:	e7db      	b.n	80075f4 <__ssputs_r+0x58>
 800763c:	462a      	mov	r2, r5
 800763e:	f000 ff21 	bl	8008484 <_realloc_r>
 8007642:	4606      	mov	r6, r0
 8007644:	2800      	cmp	r0, #0
 8007646:	d1e1      	bne.n	800760c <__ssputs_r+0x70>
 8007648:	6921      	ldr	r1, [r4, #16]
 800764a:	4650      	mov	r0, sl
 800764c:	f7ff fefc 	bl	8007448 <_free_r>
 8007650:	e7c7      	b.n	80075e2 <__ssputs_r+0x46>
	...

08007654 <_svfiprintf_r>:
 8007654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007658:	4698      	mov	r8, r3
 800765a:	898b      	ldrh	r3, [r1, #12]
 800765c:	061b      	lsls	r3, r3, #24
 800765e:	b09d      	sub	sp, #116	; 0x74
 8007660:	4607      	mov	r7, r0
 8007662:	460d      	mov	r5, r1
 8007664:	4614      	mov	r4, r2
 8007666:	d50e      	bpl.n	8007686 <_svfiprintf_r+0x32>
 8007668:	690b      	ldr	r3, [r1, #16]
 800766a:	b963      	cbnz	r3, 8007686 <_svfiprintf_r+0x32>
 800766c:	2140      	movs	r1, #64	; 0x40
 800766e:	f7ff ff3b 	bl	80074e8 <_malloc_r>
 8007672:	6028      	str	r0, [r5, #0]
 8007674:	6128      	str	r0, [r5, #16]
 8007676:	b920      	cbnz	r0, 8007682 <_svfiprintf_r+0x2e>
 8007678:	230c      	movs	r3, #12
 800767a:	603b      	str	r3, [r7, #0]
 800767c:	f04f 30ff 	mov.w	r0, #4294967295
 8007680:	e0d1      	b.n	8007826 <_svfiprintf_r+0x1d2>
 8007682:	2340      	movs	r3, #64	; 0x40
 8007684:	616b      	str	r3, [r5, #20]
 8007686:	2300      	movs	r3, #0
 8007688:	9309      	str	r3, [sp, #36]	; 0x24
 800768a:	2320      	movs	r3, #32
 800768c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007690:	f8cd 800c 	str.w	r8, [sp, #12]
 8007694:	2330      	movs	r3, #48	; 0x30
 8007696:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007840 <_svfiprintf_r+0x1ec>
 800769a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800769e:	f04f 0901 	mov.w	r9, #1
 80076a2:	4623      	mov	r3, r4
 80076a4:	469a      	mov	sl, r3
 80076a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076aa:	b10a      	cbz	r2, 80076b0 <_svfiprintf_r+0x5c>
 80076ac:	2a25      	cmp	r2, #37	; 0x25
 80076ae:	d1f9      	bne.n	80076a4 <_svfiprintf_r+0x50>
 80076b0:	ebba 0b04 	subs.w	fp, sl, r4
 80076b4:	d00b      	beq.n	80076ce <_svfiprintf_r+0x7a>
 80076b6:	465b      	mov	r3, fp
 80076b8:	4622      	mov	r2, r4
 80076ba:	4629      	mov	r1, r5
 80076bc:	4638      	mov	r0, r7
 80076be:	f7ff ff6d 	bl	800759c <__ssputs_r>
 80076c2:	3001      	adds	r0, #1
 80076c4:	f000 80aa 	beq.w	800781c <_svfiprintf_r+0x1c8>
 80076c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076ca:	445a      	add	r2, fp
 80076cc:	9209      	str	r2, [sp, #36]	; 0x24
 80076ce:	f89a 3000 	ldrb.w	r3, [sl]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	f000 80a2 	beq.w	800781c <_svfiprintf_r+0x1c8>
 80076d8:	2300      	movs	r3, #0
 80076da:	f04f 32ff 	mov.w	r2, #4294967295
 80076de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076e2:	f10a 0a01 	add.w	sl, sl, #1
 80076e6:	9304      	str	r3, [sp, #16]
 80076e8:	9307      	str	r3, [sp, #28]
 80076ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076ee:	931a      	str	r3, [sp, #104]	; 0x68
 80076f0:	4654      	mov	r4, sl
 80076f2:	2205      	movs	r2, #5
 80076f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076f8:	4851      	ldr	r0, [pc, #324]	; (8007840 <_svfiprintf_r+0x1ec>)
 80076fa:	f7f8 fd71 	bl	80001e0 <memchr>
 80076fe:	9a04      	ldr	r2, [sp, #16]
 8007700:	b9d8      	cbnz	r0, 800773a <_svfiprintf_r+0xe6>
 8007702:	06d0      	lsls	r0, r2, #27
 8007704:	bf44      	itt	mi
 8007706:	2320      	movmi	r3, #32
 8007708:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800770c:	0711      	lsls	r1, r2, #28
 800770e:	bf44      	itt	mi
 8007710:	232b      	movmi	r3, #43	; 0x2b
 8007712:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007716:	f89a 3000 	ldrb.w	r3, [sl]
 800771a:	2b2a      	cmp	r3, #42	; 0x2a
 800771c:	d015      	beq.n	800774a <_svfiprintf_r+0xf6>
 800771e:	9a07      	ldr	r2, [sp, #28]
 8007720:	4654      	mov	r4, sl
 8007722:	2000      	movs	r0, #0
 8007724:	f04f 0c0a 	mov.w	ip, #10
 8007728:	4621      	mov	r1, r4
 800772a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800772e:	3b30      	subs	r3, #48	; 0x30
 8007730:	2b09      	cmp	r3, #9
 8007732:	d94e      	bls.n	80077d2 <_svfiprintf_r+0x17e>
 8007734:	b1b0      	cbz	r0, 8007764 <_svfiprintf_r+0x110>
 8007736:	9207      	str	r2, [sp, #28]
 8007738:	e014      	b.n	8007764 <_svfiprintf_r+0x110>
 800773a:	eba0 0308 	sub.w	r3, r0, r8
 800773e:	fa09 f303 	lsl.w	r3, r9, r3
 8007742:	4313      	orrs	r3, r2
 8007744:	9304      	str	r3, [sp, #16]
 8007746:	46a2      	mov	sl, r4
 8007748:	e7d2      	b.n	80076f0 <_svfiprintf_r+0x9c>
 800774a:	9b03      	ldr	r3, [sp, #12]
 800774c:	1d19      	adds	r1, r3, #4
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	9103      	str	r1, [sp, #12]
 8007752:	2b00      	cmp	r3, #0
 8007754:	bfbb      	ittet	lt
 8007756:	425b      	neglt	r3, r3
 8007758:	f042 0202 	orrlt.w	r2, r2, #2
 800775c:	9307      	strge	r3, [sp, #28]
 800775e:	9307      	strlt	r3, [sp, #28]
 8007760:	bfb8      	it	lt
 8007762:	9204      	strlt	r2, [sp, #16]
 8007764:	7823      	ldrb	r3, [r4, #0]
 8007766:	2b2e      	cmp	r3, #46	; 0x2e
 8007768:	d10c      	bne.n	8007784 <_svfiprintf_r+0x130>
 800776a:	7863      	ldrb	r3, [r4, #1]
 800776c:	2b2a      	cmp	r3, #42	; 0x2a
 800776e:	d135      	bne.n	80077dc <_svfiprintf_r+0x188>
 8007770:	9b03      	ldr	r3, [sp, #12]
 8007772:	1d1a      	adds	r2, r3, #4
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	9203      	str	r2, [sp, #12]
 8007778:	2b00      	cmp	r3, #0
 800777a:	bfb8      	it	lt
 800777c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007780:	3402      	adds	r4, #2
 8007782:	9305      	str	r3, [sp, #20]
 8007784:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007850 <_svfiprintf_r+0x1fc>
 8007788:	7821      	ldrb	r1, [r4, #0]
 800778a:	2203      	movs	r2, #3
 800778c:	4650      	mov	r0, sl
 800778e:	f7f8 fd27 	bl	80001e0 <memchr>
 8007792:	b140      	cbz	r0, 80077a6 <_svfiprintf_r+0x152>
 8007794:	2340      	movs	r3, #64	; 0x40
 8007796:	eba0 000a 	sub.w	r0, r0, sl
 800779a:	fa03 f000 	lsl.w	r0, r3, r0
 800779e:	9b04      	ldr	r3, [sp, #16]
 80077a0:	4303      	orrs	r3, r0
 80077a2:	3401      	adds	r4, #1
 80077a4:	9304      	str	r3, [sp, #16]
 80077a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077aa:	4826      	ldr	r0, [pc, #152]	; (8007844 <_svfiprintf_r+0x1f0>)
 80077ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077b0:	2206      	movs	r2, #6
 80077b2:	f7f8 fd15 	bl	80001e0 <memchr>
 80077b6:	2800      	cmp	r0, #0
 80077b8:	d038      	beq.n	800782c <_svfiprintf_r+0x1d8>
 80077ba:	4b23      	ldr	r3, [pc, #140]	; (8007848 <_svfiprintf_r+0x1f4>)
 80077bc:	bb1b      	cbnz	r3, 8007806 <_svfiprintf_r+0x1b2>
 80077be:	9b03      	ldr	r3, [sp, #12]
 80077c0:	3307      	adds	r3, #7
 80077c2:	f023 0307 	bic.w	r3, r3, #7
 80077c6:	3308      	adds	r3, #8
 80077c8:	9303      	str	r3, [sp, #12]
 80077ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077cc:	4433      	add	r3, r6
 80077ce:	9309      	str	r3, [sp, #36]	; 0x24
 80077d0:	e767      	b.n	80076a2 <_svfiprintf_r+0x4e>
 80077d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80077d6:	460c      	mov	r4, r1
 80077d8:	2001      	movs	r0, #1
 80077da:	e7a5      	b.n	8007728 <_svfiprintf_r+0xd4>
 80077dc:	2300      	movs	r3, #0
 80077de:	3401      	adds	r4, #1
 80077e0:	9305      	str	r3, [sp, #20]
 80077e2:	4619      	mov	r1, r3
 80077e4:	f04f 0c0a 	mov.w	ip, #10
 80077e8:	4620      	mov	r0, r4
 80077ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077ee:	3a30      	subs	r2, #48	; 0x30
 80077f0:	2a09      	cmp	r2, #9
 80077f2:	d903      	bls.n	80077fc <_svfiprintf_r+0x1a8>
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d0c5      	beq.n	8007784 <_svfiprintf_r+0x130>
 80077f8:	9105      	str	r1, [sp, #20]
 80077fa:	e7c3      	b.n	8007784 <_svfiprintf_r+0x130>
 80077fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007800:	4604      	mov	r4, r0
 8007802:	2301      	movs	r3, #1
 8007804:	e7f0      	b.n	80077e8 <_svfiprintf_r+0x194>
 8007806:	ab03      	add	r3, sp, #12
 8007808:	9300      	str	r3, [sp, #0]
 800780a:	462a      	mov	r2, r5
 800780c:	4b0f      	ldr	r3, [pc, #60]	; (800784c <_svfiprintf_r+0x1f8>)
 800780e:	a904      	add	r1, sp, #16
 8007810:	4638      	mov	r0, r7
 8007812:	f3af 8000 	nop.w
 8007816:	1c42      	adds	r2, r0, #1
 8007818:	4606      	mov	r6, r0
 800781a:	d1d6      	bne.n	80077ca <_svfiprintf_r+0x176>
 800781c:	89ab      	ldrh	r3, [r5, #12]
 800781e:	065b      	lsls	r3, r3, #25
 8007820:	f53f af2c 	bmi.w	800767c <_svfiprintf_r+0x28>
 8007824:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007826:	b01d      	add	sp, #116	; 0x74
 8007828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800782c:	ab03      	add	r3, sp, #12
 800782e:	9300      	str	r3, [sp, #0]
 8007830:	462a      	mov	r2, r5
 8007832:	4b06      	ldr	r3, [pc, #24]	; (800784c <_svfiprintf_r+0x1f8>)
 8007834:	a904      	add	r1, sp, #16
 8007836:	4638      	mov	r0, r7
 8007838:	f000 f9d4 	bl	8007be4 <_printf_i>
 800783c:	e7eb      	b.n	8007816 <_svfiprintf_r+0x1c2>
 800783e:	bf00      	nop
 8007840:	0800b766 	.word	0x0800b766
 8007844:	0800b770 	.word	0x0800b770
 8007848:	00000000 	.word	0x00000000
 800784c:	0800759d 	.word	0x0800759d
 8007850:	0800b76c 	.word	0x0800b76c

08007854 <__sfputc_r>:
 8007854:	6893      	ldr	r3, [r2, #8]
 8007856:	3b01      	subs	r3, #1
 8007858:	2b00      	cmp	r3, #0
 800785a:	b410      	push	{r4}
 800785c:	6093      	str	r3, [r2, #8]
 800785e:	da08      	bge.n	8007872 <__sfputc_r+0x1e>
 8007860:	6994      	ldr	r4, [r2, #24]
 8007862:	42a3      	cmp	r3, r4
 8007864:	db01      	blt.n	800786a <__sfputc_r+0x16>
 8007866:	290a      	cmp	r1, #10
 8007868:	d103      	bne.n	8007872 <__sfputc_r+0x1e>
 800786a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800786e:	f000 baef 	b.w	8007e50 <__swbuf_r>
 8007872:	6813      	ldr	r3, [r2, #0]
 8007874:	1c58      	adds	r0, r3, #1
 8007876:	6010      	str	r0, [r2, #0]
 8007878:	7019      	strb	r1, [r3, #0]
 800787a:	4608      	mov	r0, r1
 800787c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007880:	4770      	bx	lr

08007882 <__sfputs_r>:
 8007882:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007884:	4606      	mov	r6, r0
 8007886:	460f      	mov	r7, r1
 8007888:	4614      	mov	r4, r2
 800788a:	18d5      	adds	r5, r2, r3
 800788c:	42ac      	cmp	r4, r5
 800788e:	d101      	bne.n	8007894 <__sfputs_r+0x12>
 8007890:	2000      	movs	r0, #0
 8007892:	e007      	b.n	80078a4 <__sfputs_r+0x22>
 8007894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007898:	463a      	mov	r2, r7
 800789a:	4630      	mov	r0, r6
 800789c:	f7ff ffda 	bl	8007854 <__sfputc_r>
 80078a0:	1c43      	adds	r3, r0, #1
 80078a2:	d1f3      	bne.n	800788c <__sfputs_r+0xa>
 80078a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080078a8 <_vfiprintf_r>:
 80078a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ac:	460d      	mov	r5, r1
 80078ae:	b09d      	sub	sp, #116	; 0x74
 80078b0:	4614      	mov	r4, r2
 80078b2:	4698      	mov	r8, r3
 80078b4:	4606      	mov	r6, r0
 80078b6:	b118      	cbz	r0, 80078c0 <_vfiprintf_r+0x18>
 80078b8:	6983      	ldr	r3, [r0, #24]
 80078ba:	b90b      	cbnz	r3, 80078c0 <_vfiprintf_r+0x18>
 80078bc:	f000 fcaa 	bl	8008214 <__sinit>
 80078c0:	4b89      	ldr	r3, [pc, #548]	; (8007ae8 <_vfiprintf_r+0x240>)
 80078c2:	429d      	cmp	r5, r3
 80078c4:	d11b      	bne.n	80078fe <_vfiprintf_r+0x56>
 80078c6:	6875      	ldr	r5, [r6, #4]
 80078c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078ca:	07d9      	lsls	r1, r3, #31
 80078cc:	d405      	bmi.n	80078da <_vfiprintf_r+0x32>
 80078ce:	89ab      	ldrh	r3, [r5, #12]
 80078d0:	059a      	lsls	r2, r3, #22
 80078d2:	d402      	bmi.n	80078da <_vfiprintf_r+0x32>
 80078d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80078d6:	f000 fd3b 	bl	8008350 <__retarget_lock_acquire_recursive>
 80078da:	89ab      	ldrh	r3, [r5, #12]
 80078dc:	071b      	lsls	r3, r3, #28
 80078de:	d501      	bpl.n	80078e4 <_vfiprintf_r+0x3c>
 80078e0:	692b      	ldr	r3, [r5, #16]
 80078e2:	b9eb      	cbnz	r3, 8007920 <_vfiprintf_r+0x78>
 80078e4:	4629      	mov	r1, r5
 80078e6:	4630      	mov	r0, r6
 80078e8:	f000 fb04 	bl	8007ef4 <__swsetup_r>
 80078ec:	b1c0      	cbz	r0, 8007920 <_vfiprintf_r+0x78>
 80078ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078f0:	07dc      	lsls	r4, r3, #31
 80078f2:	d50e      	bpl.n	8007912 <_vfiprintf_r+0x6a>
 80078f4:	f04f 30ff 	mov.w	r0, #4294967295
 80078f8:	b01d      	add	sp, #116	; 0x74
 80078fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078fe:	4b7b      	ldr	r3, [pc, #492]	; (8007aec <_vfiprintf_r+0x244>)
 8007900:	429d      	cmp	r5, r3
 8007902:	d101      	bne.n	8007908 <_vfiprintf_r+0x60>
 8007904:	68b5      	ldr	r5, [r6, #8]
 8007906:	e7df      	b.n	80078c8 <_vfiprintf_r+0x20>
 8007908:	4b79      	ldr	r3, [pc, #484]	; (8007af0 <_vfiprintf_r+0x248>)
 800790a:	429d      	cmp	r5, r3
 800790c:	bf08      	it	eq
 800790e:	68f5      	ldreq	r5, [r6, #12]
 8007910:	e7da      	b.n	80078c8 <_vfiprintf_r+0x20>
 8007912:	89ab      	ldrh	r3, [r5, #12]
 8007914:	0598      	lsls	r0, r3, #22
 8007916:	d4ed      	bmi.n	80078f4 <_vfiprintf_r+0x4c>
 8007918:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800791a:	f000 fd1a 	bl	8008352 <__retarget_lock_release_recursive>
 800791e:	e7e9      	b.n	80078f4 <_vfiprintf_r+0x4c>
 8007920:	2300      	movs	r3, #0
 8007922:	9309      	str	r3, [sp, #36]	; 0x24
 8007924:	2320      	movs	r3, #32
 8007926:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800792a:	f8cd 800c 	str.w	r8, [sp, #12]
 800792e:	2330      	movs	r3, #48	; 0x30
 8007930:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007af4 <_vfiprintf_r+0x24c>
 8007934:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007938:	f04f 0901 	mov.w	r9, #1
 800793c:	4623      	mov	r3, r4
 800793e:	469a      	mov	sl, r3
 8007940:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007944:	b10a      	cbz	r2, 800794a <_vfiprintf_r+0xa2>
 8007946:	2a25      	cmp	r2, #37	; 0x25
 8007948:	d1f9      	bne.n	800793e <_vfiprintf_r+0x96>
 800794a:	ebba 0b04 	subs.w	fp, sl, r4
 800794e:	d00b      	beq.n	8007968 <_vfiprintf_r+0xc0>
 8007950:	465b      	mov	r3, fp
 8007952:	4622      	mov	r2, r4
 8007954:	4629      	mov	r1, r5
 8007956:	4630      	mov	r0, r6
 8007958:	f7ff ff93 	bl	8007882 <__sfputs_r>
 800795c:	3001      	adds	r0, #1
 800795e:	f000 80aa 	beq.w	8007ab6 <_vfiprintf_r+0x20e>
 8007962:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007964:	445a      	add	r2, fp
 8007966:	9209      	str	r2, [sp, #36]	; 0x24
 8007968:	f89a 3000 	ldrb.w	r3, [sl]
 800796c:	2b00      	cmp	r3, #0
 800796e:	f000 80a2 	beq.w	8007ab6 <_vfiprintf_r+0x20e>
 8007972:	2300      	movs	r3, #0
 8007974:	f04f 32ff 	mov.w	r2, #4294967295
 8007978:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800797c:	f10a 0a01 	add.w	sl, sl, #1
 8007980:	9304      	str	r3, [sp, #16]
 8007982:	9307      	str	r3, [sp, #28]
 8007984:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007988:	931a      	str	r3, [sp, #104]	; 0x68
 800798a:	4654      	mov	r4, sl
 800798c:	2205      	movs	r2, #5
 800798e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007992:	4858      	ldr	r0, [pc, #352]	; (8007af4 <_vfiprintf_r+0x24c>)
 8007994:	f7f8 fc24 	bl	80001e0 <memchr>
 8007998:	9a04      	ldr	r2, [sp, #16]
 800799a:	b9d8      	cbnz	r0, 80079d4 <_vfiprintf_r+0x12c>
 800799c:	06d1      	lsls	r1, r2, #27
 800799e:	bf44      	itt	mi
 80079a0:	2320      	movmi	r3, #32
 80079a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079a6:	0713      	lsls	r3, r2, #28
 80079a8:	bf44      	itt	mi
 80079aa:	232b      	movmi	r3, #43	; 0x2b
 80079ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079b0:	f89a 3000 	ldrb.w	r3, [sl]
 80079b4:	2b2a      	cmp	r3, #42	; 0x2a
 80079b6:	d015      	beq.n	80079e4 <_vfiprintf_r+0x13c>
 80079b8:	9a07      	ldr	r2, [sp, #28]
 80079ba:	4654      	mov	r4, sl
 80079bc:	2000      	movs	r0, #0
 80079be:	f04f 0c0a 	mov.w	ip, #10
 80079c2:	4621      	mov	r1, r4
 80079c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079c8:	3b30      	subs	r3, #48	; 0x30
 80079ca:	2b09      	cmp	r3, #9
 80079cc:	d94e      	bls.n	8007a6c <_vfiprintf_r+0x1c4>
 80079ce:	b1b0      	cbz	r0, 80079fe <_vfiprintf_r+0x156>
 80079d0:	9207      	str	r2, [sp, #28]
 80079d2:	e014      	b.n	80079fe <_vfiprintf_r+0x156>
 80079d4:	eba0 0308 	sub.w	r3, r0, r8
 80079d8:	fa09 f303 	lsl.w	r3, r9, r3
 80079dc:	4313      	orrs	r3, r2
 80079de:	9304      	str	r3, [sp, #16]
 80079e0:	46a2      	mov	sl, r4
 80079e2:	e7d2      	b.n	800798a <_vfiprintf_r+0xe2>
 80079e4:	9b03      	ldr	r3, [sp, #12]
 80079e6:	1d19      	adds	r1, r3, #4
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	9103      	str	r1, [sp, #12]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	bfbb      	ittet	lt
 80079f0:	425b      	neglt	r3, r3
 80079f2:	f042 0202 	orrlt.w	r2, r2, #2
 80079f6:	9307      	strge	r3, [sp, #28]
 80079f8:	9307      	strlt	r3, [sp, #28]
 80079fa:	bfb8      	it	lt
 80079fc:	9204      	strlt	r2, [sp, #16]
 80079fe:	7823      	ldrb	r3, [r4, #0]
 8007a00:	2b2e      	cmp	r3, #46	; 0x2e
 8007a02:	d10c      	bne.n	8007a1e <_vfiprintf_r+0x176>
 8007a04:	7863      	ldrb	r3, [r4, #1]
 8007a06:	2b2a      	cmp	r3, #42	; 0x2a
 8007a08:	d135      	bne.n	8007a76 <_vfiprintf_r+0x1ce>
 8007a0a:	9b03      	ldr	r3, [sp, #12]
 8007a0c:	1d1a      	adds	r2, r3, #4
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	9203      	str	r2, [sp, #12]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	bfb8      	it	lt
 8007a16:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a1a:	3402      	adds	r4, #2
 8007a1c:	9305      	str	r3, [sp, #20]
 8007a1e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007b04 <_vfiprintf_r+0x25c>
 8007a22:	7821      	ldrb	r1, [r4, #0]
 8007a24:	2203      	movs	r2, #3
 8007a26:	4650      	mov	r0, sl
 8007a28:	f7f8 fbda 	bl	80001e0 <memchr>
 8007a2c:	b140      	cbz	r0, 8007a40 <_vfiprintf_r+0x198>
 8007a2e:	2340      	movs	r3, #64	; 0x40
 8007a30:	eba0 000a 	sub.w	r0, r0, sl
 8007a34:	fa03 f000 	lsl.w	r0, r3, r0
 8007a38:	9b04      	ldr	r3, [sp, #16]
 8007a3a:	4303      	orrs	r3, r0
 8007a3c:	3401      	adds	r4, #1
 8007a3e:	9304      	str	r3, [sp, #16]
 8007a40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a44:	482c      	ldr	r0, [pc, #176]	; (8007af8 <_vfiprintf_r+0x250>)
 8007a46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a4a:	2206      	movs	r2, #6
 8007a4c:	f7f8 fbc8 	bl	80001e0 <memchr>
 8007a50:	2800      	cmp	r0, #0
 8007a52:	d03f      	beq.n	8007ad4 <_vfiprintf_r+0x22c>
 8007a54:	4b29      	ldr	r3, [pc, #164]	; (8007afc <_vfiprintf_r+0x254>)
 8007a56:	bb1b      	cbnz	r3, 8007aa0 <_vfiprintf_r+0x1f8>
 8007a58:	9b03      	ldr	r3, [sp, #12]
 8007a5a:	3307      	adds	r3, #7
 8007a5c:	f023 0307 	bic.w	r3, r3, #7
 8007a60:	3308      	adds	r3, #8
 8007a62:	9303      	str	r3, [sp, #12]
 8007a64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a66:	443b      	add	r3, r7
 8007a68:	9309      	str	r3, [sp, #36]	; 0x24
 8007a6a:	e767      	b.n	800793c <_vfiprintf_r+0x94>
 8007a6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a70:	460c      	mov	r4, r1
 8007a72:	2001      	movs	r0, #1
 8007a74:	e7a5      	b.n	80079c2 <_vfiprintf_r+0x11a>
 8007a76:	2300      	movs	r3, #0
 8007a78:	3401      	adds	r4, #1
 8007a7a:	9305      	str	r3, [sp, #20]
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	f04f 0c0a 	mov.w	ip, #10
 8007a82:	4620      	mov	r0, r4
 8007a84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a88:	3a30      	subs	r2, #48	; 0x30
 8007a8a:	2a09      	cmp	r2, #9
 8007a8c:	d903      	bls.n	8007a96 <_vfiprintf_r+0x1ee>
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d0c5      	beq.n	8007a1e <_vfiprintf_r+0x176>
 8007a92:	9105      	str	r1, [sp, #20]
 8007a94:	e7c3      	b.n	8007a1e <_vfiprintf_r+0x176>
 8007a96:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a9a:	4604      	mov	r4, r0
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e7f0      	b.n	8007a82 <_vfiprintf_r+0x1da>
 8007aa0:	ab03      	add	r3, sp, #12
 8007aa2:	9300      	str	r3, [sp, #0]
 8007aa4:	462a      	mov	r2, r5
 8007aa6:	4b16      	ldr	r3, [pc, #88]	; (8007b00 <_vfiprintf_r+0x258>)
 8007aa8:	a904      	add	r1, sp, #16
 8007aaa:	4630      	mov	r0, r6
 8007aac:	f3af 8000 	nop.w
 8007ab0:	4607      	mov	r7, r0
 8007ab2:	1c78      	adds	r0, r7, #1
 8007ab4:	d1d6      	bne.n	8007a64 <_vfiprintf_r+0x1bc>
 8007ab6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ab8:	07d9      	lsls	r1, r3, #31
 8007aba:	d405      	bmi.n	8007ac8 <_vfiprintf_r+0x220>
 8007abc:	89ab      	ldrh	r3, [r5, #12]
 8007abe:	059a      	lsls	r2, r3, #22
 8007ac0:	d402      	bmi.n	8007ac8 <_vfiprintf_r+0x220>
 8007ac2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ac4:	f000 fc45 	bl	8008352 <__retarget_lock_release_recursive>
 8007ac8:	89ab      	ldrh	r3, [r5, #12]
 8007aca:	065b      	lsls	r3, r3, #25
 8007acc:	f53f af12 	bmi.w	80078f4 <_vfiprintf_r+0x4c>
 8007ad0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ad2:	e711      	b.n	80078f8 <_vfiprintf_r+0x50>
 8007ad4:	ab03      	add	r3, sp, #12
 8007ad6:	9300      	str	r3, [sp, #0]
 8007ad8:	462a      	mov	r2, r5
 8007ada:	4b09      	ldr	r3, [pc, #36]	; (8007b00 <_vfiprintf_r+0x258>)
 8007adc:	a904      	add	r1, sp, #16
 8007ade:	4630      	mov	r0, r6
 8007ae0:	f000 f880 	bl	8007be4 <_printf_i>
 8007ae4:	e7e4      	b.n	8007ab0 <_vfiprintf_r+0x208>
 8007ae6:	bf00      	nop
 8007ae8:	0800b7bc 	.word	0x0800b7bc
 8007aec:	0800b7dc 	.word	0x0800b7dc
 8007af0:	0800b79c 	.word	0x0800b79c
 8007af4:	0800b766 	.word	0x0800b766
 8007af8:	0800b770 	.word	0x0800b770
 8007afc:	00000000 	.word	0x00000000
 8007b00:	08007883 	.word	0x08007883
 8007b04:	0800b76c 	.word	0x0800b76c

08007b08 <_printf_common>:
 8007b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b0c:	4616      	mov	r6, r2
 8007b0e:	4699      	mov	r9, r3
 8007b10:	688a      	ldr	r2, [r1, #8]
 8007b12:	690b      	ldr	r3, [r1, #16]
 8007b14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	bfb8      	it	lt
 8007b1c:	4613      	movlt	r3, r2
 8007b1e:	6033      	str	r3, [r6, #0]
 8007b20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b24:	4607      	mov	r7, r0
 8007b26:	460c      	mov	r4, r1
 8007b28:	b10a      	cbz	r2, 8007b2e <_printf_common+0x26>
 8007b2a:	3301      	adds	r3, #1
 8007b2c:	6033      	str	r3, [r6, #0]
 8007b2e:	6823      	ldr	r3, [r4, #0]
 8007b30:	0699      	lsls	r1, r3, #26
 8007b32:	bf42      	ittt	mi
 8007b34:	6833      	ldrmi	r3, [r6, #0]
 8007b36:	3302      	addmi	r3, #2
 8007b38:	6033      	strmi	r3, [r6, #0]
 8007b3a:	6825      	ldr	r5, [r4, #0]
 8007b3c:	f015 0506 	ands.w	r5, r5, #6
 8007b40:	d106      	bne.n	8007b50 <_printf_common+0x48>
 8007b42:	f104 0a19 	add.w	sl, r4, #25
 8007b46:	68e3      	ldr	r3, [r4, #12]
 8007b48:	6832      	ldr	r2, [r6, #0]
 8007b4a:	1a9b      	subs	r3, r3, r2
 8007b4c:	42ab      	cmp	r3, r5
 8007b4e:	dc26      	bgt.n	8007b9e <_printf_common+0x96>
 8007b50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007b54:	1e13      	subs	r3, r2, #0
 8007b56:	6822      	ldr	r2, [r4, #0]
 8007b58:	bf18      	it	ne
 8007b5a:	2301      	movne	r3, #1
 8007b5c:	0692      	lsls	r2, r2, #26
 8007b5e:	d42b      	bmi.n	8007bb8 <_printf_common+0xb0>
 8007b60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b64:	4649      	mov	r1, r9
 8007b66:	4638      	mov	r0, r7
 8007b68:	47c0      	blx	r8
 8007b6a:	3001      	adds	r0, #1
 8007b6c:	d01e      	beq.n	8007bac <_printf_common+0xa4>
 8007b6e:	6823      	ldr	r3, [r4, #0]
 8007b70:	68e5      	ldr	r5, [r4, #12]
 8007b72:	6832      	ldr	r2, [r6, #0]
 8007b74:	f003 0306 	and.w	r3, r3, #6
 8007b78:	2b04      	cmp	r3, #4
 8007b7a:	bf08      	it	eq
 8007b7c:	1aad      	subeq	r5, r5, r2
 8007b7e:	68a3      	ldr	r3, [r4, #8]
 8007b80:	6922      	ldr	r2, [r4, #16]
 8007b82:	bf0c      	ite	eq
 8007b84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b88:	2500      	movne	r5, #0
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	bfc4      	itt	gt
 8007b8e:	1a9b      	subgt	r3, r3, r2
 8007b90:	18ed      	addgt	r5, r5, r3
 8007b92:	2600      	movs	r6, #0
 8007b94:	341a      	adds	r4, #26
 8007b96:	42b5      	cmp	r5, r6
 8007b98:	d11a      	bne.n	8007bd0 <_printf_common+0xc8>
 8007b9a:	2000      	movs	r0, #0
 8007b9c:	e008      	b.n	8007bb0 <_printf_common+0xa8>
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	4652      	mov	r2, sl
 8007ba2:	4649      	mov	r1, r9
 8007ba4:	4638      	mov	r0, r7
 8007ba6:	47c0      	blx	r8
 8007ba8:	3001      	adds	r0, #1
 8007baa:	d103      	bne.n	8007bb4 <_printf_common+0xac>
 8007bac:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bb4:	3501      	adds	r5, #1
 8007bb6:	e7c6      	b.n	8007b46 <_printf_common+0x3e>
 8007bb8:	18e1      	adds	r1, r4, r3
 8007bba:	1c5a      	adds	r2, r3, #1
 8007bbc:	2030      	movs	r0, #48	; 0x30
 8007bbe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007bc2:	4422      	add	r2, r4
 8007bc4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007bc8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007bcc:	3302      	adds	r3, #2
 8007bce:	e7c7      	b.n	8007b60 <_printf_common+0x58>
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	4622      	mov	r2, r4
 8007bd4:	4649      	mov	r1, r9
 8007bd6:	4638      	mov	r0, r7
 8007bd8:	47c0      	blx	r8
 8007bda:	3001      	adds	r0, #1
 8007bdc:	d0e6      	beq.n	8007bac <_printf_common+0xa4>
 8007bde:	3601      	adds	r6, #1
 8007be0:	e7d9      	b.n	8007b96 <_printf_common+0x8e>
	...

08007be4 <_printf_i>:
 8007be4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007be8:	460c      	mov	r4, r1
 8007bea:	4691      	mov	r9, r2
 8007bec:	7e27      	ldrb	r7, [r4, #24]
 8007bee:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007bf0:	2f78      	cmp	r7, #120	; 0x78
 8007bf2:	4680      	mov	r8, r0
 8007bf4:	469a      	mov	sl, r3
 8007bf6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007bfa:	d807      	bhi.n	8007c0c <_printf_i+0x28>
 8007bfc:	2f62      	cmp	r7, #98	; 0x62
 8007bfe:	d80a      	bhi.n	8007c16 <_printf_i+0x32>
 8007c00:	2f00      	cmp	r7, #0
 8007c02:	f000 80d8 	beq.w	8007db6 <_printf_i+0x1d2>
 8007c06:	2f58      	cmp	r7, #88	; 0x58
 8007c08:	f000 80a3 	beq.w	8007d52 <_printf_i+0x16e>
 8007c0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007c10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c14:	e03a      	b.n	8007c8c <_printf_i+0xa8>
 8007c16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c1a:	2b15      	cmp	r3, #21
 8007c1c:	d8f6      	bhi.n	8007c0c <_printf_i+0x28>
 8007c1e:	a001      	add	r0, pc, #4	; (adr r0, 8007c24 <_printf_i+0x40>)
 8007c20:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007c24:	08007c7d 	.word	0x08007c7d
 8007c28:	08007c91 	.word	0x08007c91
 8007c2c:	08007c0d 	.word	0x08007c0d
 8007c30:	08007c0d 	.word	0x08007c0d
 8007c34:	08007c0d 	.word	0x08007c0d
 8007c38:	08007c0d 	.word	0x08007c0d
 8007c3c:	08007c91 	.word	0x08007c91
 8007c40:	08007c0d 	.word	0x08007c0d
 8007c44:	08007c0d 	.word	0x08007c0d
 8007c48:	08007c0d 	.word	0x08007c0d
 8007c4c:	08007c0d 	.word	0x08007c0d
 8007c50:	08007d9d 	.word	0x08007d9d
 8007c54:	08007cc1 	.word	0x08007cc1
 8007c58:	08007d7f 	.word	0x08007d7f
 8007c5c:	08007c0d 	.word	0x08007c0d
 8007c60:	08007c0d 	.word	0x08007c0d
 8007c64:	08007dbf 	.word	0x08007dbf
 8007c68:	08007c0d 	.word	0x08007c0d
 8007c6c:	08007cc1 	.word	0x08007cc1
 8007c70:	08007c0d 	.word	0x08007c0d
 8007c74:	08007c0d 	.word	0x08007c0d
 8007c78:	08007d87 	.word	0x08007d87
 8007c7c:	680b      	ldr	r3, [r1, #0]
 8007c7e:	1d1a      	adds	r2, r3, #4
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	600a      	str	r2, [r1, #0]
 8007c84:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007c88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	e0a3      	b.n	8007dd8 <_printf_i+0x1f4>
 8007c90:	6825      	ldr	r5, [r4, #0]
 8007c92:	6808      	ldr	r0, [r1, #0]
 8007c94:	062e      	lsls	r6, r5, #24
 8007c96:	f100 0304 	add.w	r3, r0, #4
 8007c9a:	d50a      	bpl.n	8007cb2 <_printf_i+0xce>
 8007c9c:	6805      	ldr	r5, [r0, #0]
 8007c9e:	600b      	str	r3, [r1, #0]
 8007ca0:	2d00      	cmp	r5, #0
 8007ca2:	da03      	bge.n	8007cac <_printf_i+0xc8>
 8007ca4:	232d      	movs	r3, #45	; 0x2d
 8007ca6:	426d      	negs	r5, r5
 8007ca8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cac:	485e      	ldr	r0, [pc, #376]	; (8007e28 <_printf_i+0x244>)
 8007cae:	230a      	movs	r3, #10
 8007cb0:	e019      	b.n	8007ce6 <_printf_i+0x102>
 8007cb2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007cb6:	6805      	ldr	r5, [r0, #0]
 8007cb8:	600b      	str	r3, [r1, #0]
 8007cba:	bf18      	it	ne
 8007cbc:	b22d      	sxthne	r5, r5
 8007cbe:	e7ef      	b.n	8007ca0 <_printf_i+0xbc>
 8007cc0:	680b      	ldr	r3, [r1, #0]
 8007cc2:	6825      	ldr	r5, [r4, #0]
 8007cc4:	1d18      	adds	r0, r3, #4
 8007cc6:	6008      	str	r0, [r1, #0]
 8007cc8:	0628      	lsls	r0, r5, #24
 8007cca:	d501      	bpl.n	8007cd0 <_printf_i+0xec>
 8007ccc:	681d      	ldr	r5, [r3, #0]
 8007cce:	e002      	b.n	8007cd6 <_printf_i+0xf2>
 8007cd0:	0669      	lsls	r1, r5, #25
 8007cd2:	d5fb      	bpl.n	8007ccc <_printf_i+0xe8>
 8007cd4:	881d      	ldrh	r5, [r3, #0]
 8007cd6:	4854      	ldr	r0, [pc, #336]	; (8007e28 <_printf_i+0x244>)
 8007cd8:	2f6f      	cmp	r7, #111	; 0x6f
 8007cda:	bf0c      	ite	eq
 8007cdc:	2308      	moveq	r3, #8
 8007cde:	230a      	movne	r3, #10
 8007ce0:	2100      	movs	r1, #0
 8007ce2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ce6:	6866      	ldr	r6, [r4, #4]
 8007ce8:	60a6      	str	r6, [r4, #8]
 8007cea:	2e00      	cmp	r6, #0
 8007cec:	bfa2      	ittt	ge
 8007cee:	6821      	ldrge	r1, [r4, #0]
 8007cf0:	f021 0104 	bicge.w	r1, r1, #4
 8007cf4:	6021      	strge	r1, [r4, #0]
 8007cf6:	b90d      	cbnz	r5, 8007cfc <_printf_i+0x118>
 8007cf8:	2e00      	cmp	r6, #0
 8007cfa:	d04d      	beq.n	8007d98 <_printf_i+0x1b4>
 8007cfc:	4616      	mov	r6, r2
 8007cfe:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d02:	fb03 5711 	mls	r7, r3, r1, r5
 8007d06:	5dc7      	ldrb	r7, [r0, r7]
 8007d08:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d0c:	462f      	mov	r7, r5
 8007d0e:	42bb      	cmp	r3, r7
 8007d10:	460d      	mov	r5, r1
 8007d12:	d9f4      	bls.n	8007cfe <_printf_i+0x11a>
 8007d14:	2b08      	cmp	r3, #8
 8007d16:	d10b      	bne.n	8007d30 <_printf_i+0x14c>
 8007d18:	6823      	ldr	r3, [r4, #0]
 8007d1a:	07df      	lsls	r7, r3, #31
 8007d1c:	d508      	bpl.n	8007d30 <_printf_i+0x14c>
 8007d1e:	6923      	ldr	r3, [r4, #16]
 8007d20:	6861      	ldr	r1, [r4, #4]
 8007d22:	4299      	cmp	r1, r3
 8007d24:	bfde      	ittt	le
 8007d26:	2330      	movle	r3, #48	; 0x30
 8007d28:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d2c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d30:	1b92      	subs	r2, r2, r6
 8007d32:	6122      	str	r2, [r4, #16]
 8007d34:	f8cd a000 	str.w	sl, [sp]
 8007d38:	464b      	mov	r3, r9
 8007d3a:	aa03      	add	r2, sp, #12
 8007d3c:	4621      	mov	r1, r4
 8007d3e:	4640      	mov	r0, r8
 8007d40:	f7ff fee2 	bl	8007b08 <_printf_common>
 8007d44:	3001      	adds	r0, #1
 8007d46:	d14c      	bne.n	8007de2 <_printf_i+0x1fe>
 8007d48:	f04f 30ff 	mov.w	r0, #4294967295
 8007d4c:	b004      	add	sp, #16
 8007d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d52:	4835      	ldr	r0, [pc, #212]	; (8007e28 <_printf_i+0x244>)
 8007d54:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007d58:	6823      	ldr	r3, [r4, #0]
 8007d5a:	680e      	ldr	r6, [r1, #0]
 8007d5c:	061f      	lsls	r7, r3, #24
 8007d5e:	f856 5b04 	ldr.w	r5, [r6], #4
 8007d62:	600e      	str	r6, [r1, #0]
 8007d64:	d514      	bpl.n	8007d90 <_printf_i+0x1ac>
 8007d66:	07d9      	lsls	r1, r3, #31
 8007d68:	bf44      	itt	mi
 8007d6a:	f043 0320 	orrmi.w	r3, r3, #32
 8007d6e:	6023      	strmi	r3, [r4, #0]
 8007d70:	b91d      	cbnz	r5, 8007d7a <_printf_i+0x196>
 8007d72:	6823      	ldr	r3, [r4, #0]
 8007d74:	f023 0320 	bic.w	r3, r3, #32
 8007d78:	6023      	str	r3, [r4, #0]
 8007d7a:	2310      	movs	r3, #16
 8007d7c:	e7b0      	b.n	8007ce0 <_printf_i+0xfc>
 8007d7e:	6823      	ldr	r3, [r4, #0]
 8007d80:	f043 0320 	orr.w	r3, r3, #32
 8007d84:	6023      	str	r3, [r4, #0]
 8007d86:	2378      	movs	r3, #120	; 0x78
 8007d88:	4828      	ldr	r0, [pc, #160]	; (8007e2c <_printf_i+0x248>)
 8007d8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007d8e:	e7e3      	b.n	8007d58 <_printf_i+0x174>
 8007d90:	065e      	lsls	r6, r3, #25
 8007d92:	bf48      	it	mi
 8007d94:	b2ad      	uxthmi	r5, r5
 8007d96:	e7e6      	b.n	8007d66 <_printf_i+0x182>
 8007d98:	4616      	mov	r6, r2
 8007d9a:	e7bb      	b.n	8007d14 <_printf_i+0x130>
 8007d9c:	680b      	ldr	r3, [r1, #0]
 8007d9e:	6826      	ldr	r6, [r4, #0]
 8007da0:	6960      	ldr	r0, [r4, #20]
 8007da2:	1d1d      	adds	r5, r3, #4
 8007da4:	600d      	str	r5, [r1, #0]
 8007da6:	0635      	lsls	r5, r6, #24
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	d501      	bpl.n	8007db0 <_printf_i+0x1cc>
 8007dac:	6018      	str	r0, [r3, #0]
 8007dae:	e002      	b.n	8007db6 <_printf_i+0x1d2>
 8007db0:	0671      	lsls	r1, r6, #25
 8007db2:	d5fb      	bpl.n	8007dac <_printf_i+0x1c8>
 8007db4:	8018      	strh	r0, [r3, #0]
 8007db6:	2300      	movs	r3, #0
 8007db8:	6123      	str	r3, [r4, #16]
 8007dba:	4616      	mov	r6, r2
 8007dbc:	e7ba      	b.n	8007d34 <_printf_i+0x150>
 8007dbe:	680b      	ldr	r3, [r1, #0]
 8007dc0:	1d1a      	adds	r2, r3, #4
 8007dc2:	600a      	str	r2, [r1, #0]
 8007dc4:	681e      	ldr	r6, [r3, #0]
 8007dc6:	6862      	ldr	r2, [r4, #4]
 8007dc8:	2100      	movs	r1, #0
 8007dca:	4630      	mov	r0, r6
 8007dcc:	f7f8 fa08 	bl	80001e0 <memchr>
 8007dd0:	b108      	cbz	r0, 8007dd6 <_printf_i+0x1f2>
 8007dd2:	1b80      	subs	r0, r0, r6
 8007dd4:	6060      	str	r0, [r4, #4]
 8007dd6:	6863      	ldr	r3, [r4, #4]
 8007dd8:	6123      	str	r3, [r4, #16]
 8007dda:	2300      	movs	r3, #0
 8007ddc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007de0:	e7a8      	b.n	8007d34 <_printf_i+0x150>
 8007de2:	6923      	ldr	r3, [r4, #16]
 8007de4:	4632      	mov	r2, r6
 8007de6:	4649      	mov	r1, r9
 8007de8:	4640      	mov	r0, r8
 8007dea:	47d0      	blx	sl
 8007dec:	3001      	adds	r0, #1
 8007dee:	d0ab      	beq.n	8007d48 <_printf_i+0x164>
 8007df0:	6823      	ldr	r3, [r4, #0]
 8007df2:	079b      	lsls	r3, r3, #30
 8007df4:	d413      	bmi.n	8007e1e <_printf_i+0x23a>
 8007df6:	68e0      	ldr	r0, [r4, #12]
 8007df8:	9b03      	ldr	r3, [sp, #12]
 8007dfa:	4298      	cmp	r0, r3
 8007dfc:	bfb8      	it	lt
 8007dfe:	4618      	movlt	r0, r3
 8007e00:	e7a4      	b.n	8007d4c <_printf_i+0x168>
 8007e02:	2301      	movs	r3, #1
 8007e04:	4632      	mov	r2, r6
 8007e06:	4649      	mov	r1, r9
 8007e08:	4640      	mov	r0, r8
 8007e0a:	47d0      	blx	sl
 8007e0c:	3001      	adds	r0, #1
 8007e0e:	d09b      	beq.n	8007d48 <_printf_i+0x164>
 8007e10:	3501      	adds	r5, #1
 8007e12:	68e3      	ldr	r3, [r4, #12]
 8007e14:	9903      	ldr	r1, [sp, #12]
 8007e16:	1a5b      	subs	r3, r3, r1
 8007e18:	42ab      	cmp	r3, r5
 8007e1a:	dcf2      	bgt.n	8007e02 <_printf_i+0x21e>
 8007e1c:	e7eb      	b.n	8007df6 <_printf_i+0x212>
 8007e1e:	2500      	movs	r5, #0
 8007e20:	f104 0619 	add.w	r6, r4, #25
 8007e24:	e7f5      	b.n	8007e12 <_printf_i+0x22e>
 8007e26:	bf00      	nop
 8007e28:	0800b777 	.word	0x0800b777
 8007e2c:	0800b788 	.word	0x0800b788

08007e30 <_sbrk_r>:
 8007e30:	b538      	push	{r3, r4, r5, lr}
 8007e32:	4d06      	ldr	r5, [pc, #24]	; (8007e4c <_sbrk_r+0x1c>)
 8007e34:	2300      	movs	r3, #0
 8007e36:	4604      	mov	r4, r0
 8007e38:	4608      	mov	r0, r1
 8007e3a:	602b      	str	r3, [r5, #0]
 8007e3c:	f7f9 ff7a 	bl	8001d34 <_sbrk>
 8007e40:	1c43      	adds	r3, r0, #1
 8007e42:	d102      	bne.n	8007e4a <_sbrk_r+0x1a>
 8007e44:	682b      	ldr	r3, [r5, #0]
 8007e46:	b103      	cbz	r3, 8007e4a <_sbrk_r+0x1a>
 8007e48:	6023      	str	r3, [r4, #0]
 8007e4a:	bd38      	pop	{r3, r4, r5, pc}
 8007e4c:	20000534 	.word	0x20000534

08007e50 <__swbuf_r>:
 8007e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e52:	460e      	mov	r6, r1
 8007e54:	4614      	mov	r4, r2
 8007e56:	4605      	mov	r5, r0
 8007e58:	b118      	cbz	r0, 8007e62 <__swbuf_r+0x12>
 8007e5a:	6983      	ldr	r3, [r0, #24]
 8007e5c:	b90b      	cbnz	r3, 8007e62 <__swbuf_r+0x12>
 8007e5e:	f000 f9d9 	bl	8008214 <__sinit>
 8007e62:	4b21      	ldr	r3, [pc, #132]	; (8007ee8 <__swbuf_r+0x98>)
 8007e64:	429c      	cmp	r4, r3
 8007e66:	d12b      	bne.n	8007ec0 <__swbuf_r+0x70>
 8007e68:	686c      	ldr	r4, [r5, #4]
 8007e6a:	69a3      	ldr	r3, [r4, #24]
 8007e6c:	60a3      	str	r3, [r4, #8]
 8007e6e:	89a3      	ldrh	r3, [r4, #12]
 8007e70:	071a      	lsls	r2, r3, #28
 8007e72:	d52f      	bpl.n	8007ed4 <__swbuf_r+0x84>
 8007e74:	6923      	ldr	r3, [r4, #16]
 8007e76:	b36b      	cbz	r3, 8007ed4 <__swbuf_r+0x84>
 8007e78:	6923      	ldr	r3, [r4, #16]
 8007e7a:	6820      	ldr	r0, [r4, #0]
 8007e7c:	1ac0      	subs	r0, r0, r3
 8007e7e:	6963      	ldr	r3, [r4, #20]
 8007e80:	b2f6      	uxtb	r6, r6
 8007e82:	4283      	cmp	r3, r0
 8007e84:	4637      	mov	r7, r6
 8007e86:	dc04      	bgt.n	8007e92 <__swbuf_r+0x42>
 8007e88:	4621      	mov	r1, r4
 8007e8a:	4628      	mov	r0, r5
 8007e8c:	f000 f92e 	bl	80080ec <_fflush_r>
 8007e90:	bb30      	cbnz	r0, 8007ee0 <__swbuf_r+0x90>
 8007e92:	68a3      	ldr	r3, [r4, #8]
 8007e94:	3b01      	subs	r3, #1
 8007e96:	60a3      	str	r3, [r4, #8]
 8007e98:	6823      	ldr	r3, [r4, #0]
 8007e9a:	1c5a      	adds	r2, r3, #1
 8007e9c:	6022      	str	r2, [r4, #0]
 8007e9e:	701e      	strb	r6, [r3, #0]
 8007ea0:	6963      	ldr	r3, [r4, #20]
 8007ea2:	3001      	adds	r0, #1
 8007ea4:	4283      	cmp	r3, r0
 8007ea6:	d004      	beq.n	8007eb2 <__swbuf_r+0x62>
 8007ea8:	89a3      	ldrh	r3, [r4, #12]
 8007eaa:	07db      	lsls	r3, r3, #31
 8007eac:	d506      	bpl.n	8007ebc <__swbuf_r+0x6c>
 8007eae:	2e0a      	cmp	r6, #10
 8007eb0:	d104      	bne.n	8007ebc <__swbuf_r+0x6c>
 8007eb2:	4621      	mov	r1, r4
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	f000 f919 	bl	80080ec <_fflush_r>
 8007eba:	b988      	cbnz	r0, 8007ee0 <__swbuf_r+0x90>
 8007ebc:	4638      	mov	r0, r7
 8007ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ec0:	4b0a      	ldr	r3, [pc, #40]	; (8007eec <__swbuf_r+0x9c>)
 8007ec2:	429c      	cmp	r4, r3
 8007ec4:	d101      	bne.n	8007eca <__swbuf_r+0x7a>
 8007ec6:	68ac      	ldr	r4, [r5, #8]
 8007ec8:	e7cf      	b.n	8007e6a <__swbuf_r+0x1a>
 8007eca:	4b09      	ldr	r3, [pc, #36]	; (8007ef0 <__swbuf_r+0xa0>)
 8007ecc:	429c      	cmp	r4, r3
 8007ece:	bf08      	it	eq
 8007ed0:	68ec      	ldreq	r4, [r5, #12]
 8007ed2:	e7ca      	b.n	8007e6a <__swbuf_r+0x1a>
 8007ed4:	4621      	mov	r1, r4
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	f000 f80c 	bl	8007ef4 <__swsetup_r>
 8007edc:	2800      	cmp	r0, #0
 8007ede:	d0cb      	beq.n	8007e78 <__swbuf_r+0x28>
 8007ee0:	f04f 37ff 	mov.w	r7, #4294967295
 8007ee4:	e7ea      	b.n	8007ebc <__swbuf_r+0x6c>
 8007ee6:	bf00      	nop
 8007ee8:	0800b7bc 	.word	0x0800b7bc
 8007eec:	0800b7dc 	.word	0x0800b7dc
 8007ef0:	0800b79c 	.word	0x0800b79c

08007ef4 <__swsetup_r>:
 8007ef4:	4b32      	ldr	r3, [pc, #200]	; (8007fc0 <__swsetup_r+0xcc>)
 8007ef6:	b570      	push	{r4, r5, r6, lr}
 8007ef8:	681d      	ldr	r5, [r3, #0]
 8007efa:	4606      	mov	r6, r0
 8007efc:	460c      	mov	r4, r1
 8007efe:	b125      	cbz	r5, 8007f0a <__swsetup_r+0x16>
 8007f00:	69ab      	ldr	r3, [r5, #24]
 8007f02:	b913      	cbnz	r3, 8007f0a <__swsetup_r+0x16>
 8007f04:	4628      	mov	r0, r5
 8007f06:	f000 f985 	bl	8008214 <__sinit>
 8007f0a:	4b2e      	ldr	r3, [pc, #184]	; (8007fc4 <__swsetup_r+0xd0>)
 8007f0c:	429c      	cmp	r4, r3
 8007f0e:	d10f      	bne.n	8007f30 <__swsetup_r+0x3c>
 8007f10:	686c      	ldr	r4, [r5, #4]
 8007f12:	89a3      	ldrh	r3, [r4, #12]
 8007f14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f18:	0719      	lsls	r1, r3, #28
 8007f1a:	d42c      	bmi.n	8007f76 <__swsetup_r+0x82>
 8007f1c:	06dd      	lsls	r5, r3, #27
 8007f1e:	d411      	bmi.n	8007f44 <__swsetup_r+0x50>
 8007f20:	2309      	movs	r3, #9
 8007f22:	6033      	str	r3, [r6, #0]
 8007f24:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f28:	81a3      	strh	r3, [r4, #12]
 8007f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f2e:	e03e      	b.n	8007fae <__swsetup_r+0xba>
 8007f30:	4b25      	ldr	r3, [pc, #148]	; (8007fc8 <__swsetup_r+0xd4>)
 8007f32:	429c      	cmp	r4, r3
 8007f34:	d101      	bne.n	8007f3a <__swsetup_r+0x46>
 8007f36:	68ac      	ldr	r4, [r5, #8]
 8007f38:	e7eb      	b.n	8007f12 <__swsetup_r+0x1e>
 8007f3a:	4b24      	ldr	r3, [pc, #144]	; (8007fcc <__swsetup_r+0xd8>)
 8007f3c:	429c      	cmp	r4, r3
 8007f3e:	bf08      	it	eq
 8007f40:	68ec      	ldreq	r4, [r5, #12]
 8007f42:	e7e6      	b.n	8007f12 <__swsetup_r+0x1e>
 8007f44:	0758      	lsls	r0, r3, #29
 8007f46:	d512      	bpl.n	8007f6e <__swsetup_r+0x7a>
 8007f48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f4a:	b141      	cbz	r1, 8007f5e <__swsetup_r+0x6a>
 8007f4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f50:	4299      	cmp	r1, r3
 8007f52:	d002      	beq.n	8007f5a <__swsetup_r+0x66>
 8007f54:	4630      	mov	r0, r6
 8007f56:	f7ff fa77 	bl	8007448 <_free_r>
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	6363      	str	r3, [r4, #52]	; 0x34
 8007f5e:	89a3      	ldrh	r3, [r4, #12]
 8007f60:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f64:	81a3      	strh	r3, [r4, #12]
 8007f66:	2300      	movs	r3, #0
 8007f68:	6063      	str	r3, [r4, #4]
 8007f6a:	6923      	ldr	r3, [r4, #16]
 8007f6c:	6023      	str	r3, [r4, #0]
 8007f6e:	89a3      	ldrh	r3, [r4, #12]
 8007f70:	f043 0308 	orr.w	r3, r3, #8
 8007f74:	81a3      	strh	r3, [r4, #12]
 8007f76:	6923      	ldr	r3, [r4, #16]
 8007f78:	b94b      	cbnz	r3, 8007f8e <__swsetup_r+0x9a>
 8007f7a:	89a3      	ldrh	r3, [r4, #12]
 8007f7c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007f80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f84:	d003      	beq.n	8007f8e <__swsetup_r+0x9a>
 8007f86:	4621      	mov	r1, r4
 8007f88:	4630      	mov	r0, r6
 8007f8a:	f000 fa07 	bl	800839c <__smakebuf_r>
 8007f8e:	89a0      	ldrh	r0, [r4, #12]
 8007f90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f94:	f010 0301 	ands.w	r3, r0, #1
 8007f98:	d00a      	beq.n	8007fb0 <__swsetup_r+0xbc>
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	60a3      	str	r3, [r4, #8]
 8007f9e:	6963      	ldr	r3, [r4, #20]
 8007fa0:	425b      	negs	r3, r3
 8007fa2:	61a3      	str	r3, [r4, #24]
 8007fa4:	6923      	ldr	r3, [r4, #16]
 8007fa6:	b943      	cbnz	r3, 8007fba <__swsetup_r+0xc6>
 8007fa8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007fac:	d1ba      	bne.n	8007f24 <__swsetup_r+0x30>
 8007fae:	bd70      	pop	{r4, r5, r6, pc}
 8007fb0:	0781      	lsls	r1, r0, #30
 8007fb2:	bf58      	it	pl
 8007fb4:	6963      	ldrpl	r3, [r4, #20]
 8007fb6:	60a3      	str	r3, [r4, #8]
 8007fb8:	e7f4      	b.n	8007fa4 <__swsetup_r+0xb0>
 8007fba:	2000      	movs	r0, #0
 8007fbc:	e7f7      	b.n	8007fae <__swsetup_r+0xba>
 8007fbe:	bf00      	nop
 8007fc0:	200000f8 	.word	0x200000f8
 8007fc4:	0800b7bc 	.word	0x0800b7bc
 8007fc8:	0800b7dc 	.word	0x0800b7dc
 8007fcc:	0800b79c 	.word	0x0800b79c

08007fd0 <abort>:
 8007fd0:	b508      	push	{r3, lr}
 8007fd2:	2006      	movs	r0, #6
 8007fd4:	f000 faa4 	bl	8008520 <raise>
 8007fd8:	2001      	movs	r0, #1
 8007fda:	f7f9 fe33 	bl	8001c44 <_exit>
	...

08007fe0 <__sflush_r>:
 8007fe0:	898a      	ldrh	r2, [r1, #12]
 8007fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fe6:	4605      	mov	r5, r0
 8007fe8:	0710      	lsls	r0, r2, #28
 8007fea:	460c      	mov	r4, r1
 8007fec:	d458      	bmi.n	80080a0 <__sflush_r+0xc0>
 8007fee:	684b      	ldr	r3, [r1, #4]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	dc05      	bgt.n	8008000 <__sflush_r+0x20>
 8007ff4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	dc02      	bgt.n	8008000 <__sflush_r+0x20>
 8007ffa:	2000      	movs	r0, #0
 8007ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008000:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008002:	2e00      	cmp	r6, #0
 8008004:	d0f9      	beq.n	8007ffa <__sflush_r+0x1a>
 8008006:	2300      	movs	r3, #0
 8008008:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800800c:	682f      	ldr	r7, [r5, #0]
 800800e:	602b      	str	r3, [r5, #0]
 8008010:	d032      	beq.n	8008078 <__sflush_r+0x98>
 8008012:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008014:	89a3      	ldrh	r3, [r4, #12]
 8008016:	075a      	lsls	r2, r3, #29
 8008018:	d505      	bpl.n	8008026 <__sflush_r+0x46>
 800801a:	6863      	ldr	r3, [r4, #4]
 800801c:	1ac0      	subs	r0, r0, r3
 800801e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008020:	b10b      	cbz	r3, 8008026 <__sflush_r+0x46>
 8008022:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008024:	1ac0      	subs	r0, r0, r3
 8008026:	2300      	movs	r3, #0
 8008028:	4602      	mov	r2, r0
 800802a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800802c:	6a21      	ldr	r1, [r4, #32]
 800802e:	4628      	mov	r0, r5
 8008030:	47b0      	blx	r6
 8008032:	1c43      	adds	r3, r0, #1
 8008034:	89a3      	ldrh	r3, [r4, #12]
 8008036:	d106      	bne.n	8008046 <__sflush_r+0x66>
 8008038:	6829      	ldr	r1, [r5, #0]
 800803a:	291d      	cmp	r1, #29
 800803c:	d82c      	bhi.n	8008098 <__sflush_r+0xb8>
 800803e:	4a2a      	ldr	r2, [pc, #168]	; (80080e8 <__sflush_r+0x108>)
 8008040:	40ca      	lsrs	r2, r1
 8008042:	07d6      	lsls	r6, r2, #31
 8008044:	d528      	bpl.n	8008098 <__sflush_r+0xb8>
 8008046:	2200      	movs	r2, #0
 8008048:	6062      	str	r2, [r4, #4]
 800804a:	04d9      	lsls	r1, r3, #19
 800804c:	6922      	ldr	r2, [r4, #16]
 800804e:	6022      	str	r2, [r4, #0]
 8008050:	d504      	bpl.n	800805c <__sflush_r+0x7c>
 8008052:	1c42      	adds	r2, r0, #1
 8008054:	d101      	bne.n	800805a <__sflush_r+0x7a>
 8008056:	682b      	ldr	r3, [r5, #0]
 8008058:	b903      	cbnz	r3, 800805c <__sflush_r+0x7c>
 800805a:	6560      	str	r0, [r4, #84]	; 0x54
 800805c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800805e:	602f      	str	r7, [r5, #0]
 8008060:	2900      	cmp	r1, #0
 8008062:	d0ca      	beq.n	8007ffa <__sflush_r+0x1a>
 8008064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008068:	4299      	cmp	r1, r3
 800806a:	d002      	beq.n	8008072 <__sflush_r+0x92>
 800806c:	4628      	mov	r0, r5
 800806e:	f7ff f9eb 	bl	8007448 <_free_r>
 8008072:	2000      	movs	r0, #0
 8008074:	6360      	str	r0, [r4, #52]	; 0x34
 8008076:	e7c1      	b.n	8007ffc <__sflush_r+0x1c>
 8008078:	6a21      	ldr	r1, [r4, #32]
 800807a:	2301      	movs	r3, #1
 800807c:	4628      	mov	r0, r5
 800807e:	47b0      	blx	r6
 8008080:	1c41      	adds	r1, r0, #1
 8008082:	d1c7      	bne.n	8008014 <__sflush_r+0x34>
 8008084:	682b      	ldr	r3, [r5, #0]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d0c4      	beq.n	8008014 <__sflush_r+0x34>
 800808a:	2b1d      	cmp	r3, #29
 800808c:	d001      	beq.n	8008092 <__sflush_r+0xb2>
 800808e:	2b16      	cmp	r3, #22
 8008090:	d101      	bne.n	8008096 <__sflush_r+0xb6>
 8008092:	602f      	str	r7, [r5, #0]
 8008094:	e7b1      	b.n	8007ffa <__sflush_r+0x1a>
 8008096:	89a3      	ldrh	r3, [r4, #12]
 8008098:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800809c:	81a3      	strh	r3, [r4, #12]
 800809e:	e7ad      	b.n	8007ffc <__sflush_r+0x1c>
 80080a0:	690f      	ldr	r7, [r1, #16]
 80080a2:	2f00      	cmp	r7, #0
 80080a4:	d0a9      	beq.n	8007ffa <__sflush_r+0x1a>
 80080a6:	0793      	lsls	r3, r2, #30
 80080a8:	680e      	ldr	r6, [r1, #0]
 80080aa:	bf08      	it	eq
 80080ac:	694b      	ldreq	r3, [r1, #20]
 80080ae:	600f      	str	r7, [r1, #0]
 80080b0:	bf18      	it	ne
 80080b2:	2300      	movne	r3, #0
 80080b4:	eba6 0807 	sub.w	r8, r6, r7
 80080b8:	608b      	str	r3, [r1, #8]
 80080ba:	f1b8 0f00 	cmp.w	r8, #0
 80080be:	dd9c      	ble.n	8007ffa <__sflush_r+0x1a>
 80080c0:	6a21      	ldr	r1, [r4, #32]
 80080c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80080c4:	4643      	mov	r3, r8
 80080c6:	463a      	mov	r2, r7
 80080c8:	4628      	mov	r0, r5
 80080ca:	47b0      	blx	r6
 80080cc:	2800      	cmp	r0, #0
 80080ce:	dc06      	bgt.n	80080de <__sflush_r+0xfe>
 80080d0:	89a3      	ldrh	r3, [r4, #12]
 80080d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080d6:	81a3      	strh	r3, [r4, #12]
 80080d8:	f04f 30ff 	mov.w	r0, #4294967295
 80080dc:	e78e      	b.n	8007ffc <__sflush_r+0x1c>
 80080de:	4407      	add	r7, r0
 80080e0:	eba8 0800 	sub.w	r8, r8, r0
 80080e4:	e7e9      	b.n	80080ba <__sflush_r+0xda>
 80080e6:	bf00      	nop
 80080e8:	20400001 	.word	0x20400001

080080ec <_fflush_r>:
 80080ec:	b538      	push	{r3, r4, r5, lr}
 80080ee:	690b      	ldr	r3, [r1, #16]
 80080f0:	4605      	mov	r5, r0
 80080f2:	460c      	mov	r4, r1
 80080f4:	b913      	cbnz	r3, 80080fc <_fflush_r+0x10>
 80080f6:	2500      	movs	r5, #0
 80080f8:	4628      	mov	r0, r5
 80080fa:	bd38      	pop	{r3, r4, r5, pc}
 80080fc:	b118      	cbz	r0, 8008106 <_fflush_r+0x1a>
 80080fe:	6983      	ldr	r3, [r0, #24]
 8008100:	b90b      	cbnz	r3, 8008106 <_fflush_r+0x1a>
 8008102:	f000 f887 	bl	8008214 <__sinit>
 8008106:	4b14      	ldr	r3, [pc, #80]	; (8008158 <_fflush_r+0x6c>)
 8008108:	429c      	cmp	r4, r3
 800810a:	d11b      	bne.n	8008144 <_fflush_r+0x58>
 800810c:	686c      	ldr	r4, [r5, #4]
 800810e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d0ef      	beq.n	80080f6 <_fflush_r+0xa>
 8008116:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008118:	07d0      	lsls	r0, r2, #31
 800811a:	d404      	bmi.n	8008126 <_fflush_r+0x3a>
 800811c:	0599      	lsls	r1, r3, #22
 800811e:	d402      	bmi.n	8008126 <_fflush_r+0x3a>
 8008120:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008122:	f000 f915 	bl	8008350 <__retarget_lock_acquire_recursive>
 8008126:	4628      	mov	r0, r5
 8008128:	4621      	mov	r1, r4
 800812a:	f7ff ff59 	bl	8007fe0 <__sflush_r>
 800812e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008130:	07da      	lsls	r2, r3, #31
 8008132:	4605      	mov	r5, r0
 8008134:	d4e0      	bmi.n	80080f8 <_fflush_r+0xc>
 8008136:	89a3      	ldrh	r3, [r4, #12]
 8008138:	059b      	lsls	r3, r3, #22
 800813a:	d4dd      	bmi.n	80080f8 <_fflush_r+0xc>
 800813c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800813e:	f000 f908 	bl	8008352 <__retarget_lock_release_recursive>
 8008142:	e7d9      	b.n	80080f8 <_fflush_r+0xc>
 8008144:	4b05      	ldr	r3, [pc, #20]	; (800815c <_fflush_r+0x70>)
 8008146:	429c      	cmp	r4, r3
 8008148:	d101      	bne.n	800814e <_fflush_r+0x62>
 800814a:	68ac      	ldr	r4, [r5, #8]
 800814c:	e7df      	b.n	800810e <_fflush_r+0x22>
 800814e:	4b04      	ldr	r3, [pc, #16]	; (8008160 <_fflush_r+0x74>)
 8008150:	429c      	cmp	r4, r3
 8008152:	bf08      	it	eq
 8008154:	68ec      	ldreq	r4, [r5, #12]
 8008156:	e7da      	b.n	800810e <_fflush_r+0x22>
 8008158:	0800b7bc 	.word	0x0800b7bc
 800815c:	0800b7dc 	.word	0x0800b7dc
 8008160:	0800b79c 	.word	0x0800b79c

08008164 <std>:
 8008164:	2300      	movs	r3, #0
 8008166:	b510      	push	{r4, lr}
 8008168:	4604      	mov	r4, r0
 800816a:	e9c0 3300 	strd	r3, r3, [r0]
 800816e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008172:	6083      	str	r3, [r0, #8]
 8008174:	8181      	strh	r1, [r0, #12]
 8008176:	6643      	str	r3, [r0, #100]	; 0x64
 8008178:	81c2      	strh	r2, [r0, #14]
 800817a:	6183      	str	r3, [r0, #24]
 800817c:	4619      	mov	r1, r3
 800817e:	2208      	movs	r2, #8
 8008180:	305c      	adds	r0, #92	; 0x5c
 8008182:	f7ff f867 	bl	8007254 <memset>
 8008186:	4b05      	ldr	r3, [pc, #20]	; (800819c <std+0x38>)
 8008188:	6263      	str	r3, [r4, #36]	; 0x24
 800818a:	4b05      	ldr	r3, [pc, #20]	; (80081a0 <std+0x3c>)
 800818c:	62a3      	str	r3, [r4, #40]	; 0x28
 800818e:	4b05      	ldr	r3, [pc, #20]	; (80081a4 <std+0x40>)
 8008190:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008192:	4b05      	ldr	r3, [pc, #20]	; (80081a8 <std+0x44>)
 8008194:	6224      	str	r4, [r4, #32]
 8008196:	6323      	str	r3, [r4, #48]	; 0x30
 8008198:	bd10      	pop	{r4, pc}
 800819a:	bf00      	nop
 800819c:	08008559 	.word	0x08008559
 80081a0:	0800857b 	.word	0x0800857b
 80081a4:	080085b3 	.word	0x080085b3
 80081a8:	080085d7 	.word	0x080085d7

080081ac <_cleanup_r>:
 80081ac:	4901      	ldr	r1, [pc, #4]	; (80081b4 <_cleanup_r+0x8>)
 80081ae:	f000 b8af 	b.w	8008310 <_fwalk_reent>
 80081b2:	bf00      	nop
 80081b4:	080080ed 	.word	0x080080ed

080081b8 <__sfmoreglue>:
 80081b8:	b570      	push	{r4, r5, r6, lr}
 80081ba:	1e4a      	subs	r2, r1, #1
 80081bc:	2568      	movs	r5, #104	; 0x68
 80081be:	4355      	muls	r5, r2
 80081c0:	460e      	mov	r6, r1
 80081c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80081c6:	f7ff f98f 	bl	80074e8 <_malloc_r>
 80081ca:	4604      	mov	r4, r0
 80081cc:	b140      	cbz	r0, 80081e0 <__sfmoreglue+0x28>
 80081ce:	2100      	movs	r1, #0
 80081d0:	e9c0 1600 	strd	r1, r6, [r0]
 80081d4:	300c      	adds	r0, #12
 80081d6:	60a0      	str	r0, [r4, #8]
 80081d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80081dc:	f7ff f83a 	bl	8007254 <memset>
 80081e0:	4620      	mov	r0, r4
 80081e2:	bd70      	pop	{r4, r5, r6, pc}

080081e4 <__sfp_lock_acquire>:
 80081e4:	4801      	ldr	r0, [pc, #4]	; (80081ec <__sfp_lock_acquire+0x8>)
 80081e6:	f000 b8b3 	b.w	8008350 <__retarget_lock_acquire_recursive>
 80081ea:	bf00      	nop
 80081ec:	20000540 	.word	0x20000540

080081f0 <__sfp_lock_release>:
 80081f0:	4801      	ldr	r0, [pc, #4]	; (80081f8 <__sfp_lock_release+0x8>)
 80081f2:	f000 b8ae 	b.w	8008352 <__retarget_lock_release_recursive>
 80081f6:	bf00      	nop
 80081f8:	20000540 	.word	0x20000540

080081fc <__sinit_lock_acquire>:
 80081fc:	4801      	ldr	r0, [pc, #4]	; (8008204 <__sinit_lock_acquire+0x8>)
 80081fe:	f000 b8a7 	b.w	8008350 <__retarget_lock_acquire_recursive>
 8008202:	bf00      	nop
 8008204:	2000053b 	.word	0x2000053b

08008208 <__sinit_lock_release>:
 8008208:	4801      	ldr	r0, [pc, #4]	; (8008210 <__sinit_lock_release+0x8>)
 800820a:	f000 b8a2 	b.w	8008352 <__retarget_lock_release_recursive>
 800820e:	bf00      	nop
 8008210:	2000053b 	.word	0x2000053b

08008214 <__sinit>:
 8008214:	b510      	push	{r4, lr}
 8008216:	4604      	mov	r4, r0
 8008218:	f7ff fff0 	bl	80081fc <__sinit_lock_acquire>
 800821c:	69a3      	ldr	r3, [r4, #24]
 800821e:	b11b      	cbz	r3, 8008228 <__sinit+0x14>
 8008220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008224:	f7ff bff0 	b.w	8008208 <__sinit_lock_release>
 8008228:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800822c:	6523      	str	r3, [r4, #80]	; 0x50
 800822e:	4b13      	ldr	r3, [pc, #76]	; (800827c <__sinit+0x68>)
 8008230:	4a13      	ldr	r2, [pc, #76]	; (8008280 <__sinit+0x6c>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	62a2      	str	r2, [r4, #40]	; 0x28
 8008236:	42a3      	cmp	r3, r4
 8008238:	bf04      	itt	eq
 800823a:	2301      	moveq	r3, #1
 800823c:	61a3      	streq	r3, [r4, #24]
 800823e:	4620      	mov	r0, r4
 8008240:	f000 f820 	bl	8008284 <__sfp>
 8008244:	6060      	str	r0, [r4, #4]
 8008246:	4620      	mov	r0, r4
 8008248:	f000 f81c 	bl	8008284 <__sfp>
 800824c:	60a0      	str	r0, [r4, #8]
 800824e:	4620      	mov	r0, r4
 8008250:	f000 f818 	bl	8008284 <__sfp>
 8008254:	2200      	movs	r2, #0
 8008256:	60e0      	str	r0, [r4, #12]
 8008258:	2104      	movs	r1, #4
 800825a:	6860      	ldr	r0, [r4, #4]
 800825c:	f7ff ff82 	bl	8008164 <std>
 8008260:	68a0      	ldr	r0, [r4, #8]
 8008262:	2201      	movs	r2, #1
 8008264:	2109      	movs	r1, #9
 8008266:	f7ff ff7d 	bl	8008164 <std>
 800826a:	68e0      	ldr	r0, [r4, #12]
 800826c:	2202      	movs	r2, #2
 800826e:	2112      	movs	r1, #18
 8008270:	f7ff ff78 	bl	8008164 <std>
 8008274:	2301      	movs	r3, #1
 8008276:	61a3      	str	r3, [r4, #24]
 8008278:	e7d2      	b.n	8008220 <__sinit+0xc>
 800827a:	bf00      	nop
 800827c:	0800b6b0 	.word	0x0800b6b0
 8008280:	080081ad 	.word	0x080081ad

08008284 <__sfp>:
 8008284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008286:	4607      	mov	r7, r0
 8008288:	f7ff ffac 	bl	80081e4 <__sfp_lock_acquire>
 800828c:	4b1e      	ldr	r3, [pc, #120]	; (8008308 <__sfp+0x84>)
 800828e:	681e      	ldr	r6, [r3, #0]
 8008290:	69b3      	ldr	r3, [r6, #24]
 8008292:	b913      	cbnz	r3, 800829a <__sfp+0x16>
 8008294:	4630      	mov	r0, r6
 8008296:	f7ff ffbd 	bl	8008214 <__sinit>
 800829a:	3648      	adds	r6, #72	; 0x48
 800829c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082a0:	3b01      	subs	r3, #1
 80082a2:	d503      	bpl.n	80082ac <__sfp+0x28>
 80082a4:	6833      	ldr	r3, [r6, #0]
 80082a6:	b30b      	cbz	r3, 80082ec <__sfp+0x68>
 80082a8:	6836      	ldr	r6, [r6, #0]
 80082aa:	e7f7      	b.n	800829c <__sfp+0x18>
 80082ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80082b0:	b9d5      	cbnz	r5, 80082e8 <__sfp+0x64>
 80082b2:	4b16      	ldr	r3, [pc, #88]	; (800830c <__sfp+0x88>)
 80082b4:	60e3      	str	r3, [r4, #12]
 80082b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80082ba:	6665      	str	r5, [r4, #100]	; 0x64
 80082bc:	f000 f847 	bl	800834e <__retarget_lock_init_recursive>
 80082c0:	f7ff ff96 	bl	80081f0 <__sfp_lock_release>
 80082c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80082c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80082cc:	6025      	str	r5, [r4, #0]
 80082ce:	61a5      	str	r5, [r4, #24]
 80082d0:	2208      	movs	r2, #8
 80082d2:	4629      	mov	r1, r5
 80082d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80082d8:	f7fe ffbc 	bl	8007254 <memset>
 80082dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80082e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80082e4:	4620      	mov	r0, r4
 80082e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082e8:	3468      	adds	r4, #104	; 0x68
 80082ea:	e7d9      	b.n	80082a0 <__sfp+0x1c>
 80082ec:	2104      	movs	r1, #4
 80082ee:	4638      	mov	r0, r7
 80082f0:	f7ff ff62 	bl	80081b8 <__sfmoreglue>
 80082f4:	4604      	mov	r4, r0
 80082f6:	6030      	str	r0, [r6, #0]
 80082f8:	2800      	cmp	r0, #0
 80082fa:	d1d5      	bne.n	80082a8 <__sfp+0x24>
 80082fc:	f7ff ff78 	bl	80081f0 <__sfp_lock_release>
 8008300:	230c      	movs	r3, #12
 8008302:	603b      	str	r3, [r7, #0]
 8008304:	e7ee      	b.n	80082e4 <__sfp+0x60>
 8008306:	bf00      	nop
 8008308:	0800b6b0 	.word	0x0800b6b0
 800830c:	ffff0001 	.word	0xffff0001

08008310 <_fwalk_reent>:
 8008310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008314:	4606      	mov	r6, r0
 8008316:	4688      	mov	r8, r1
 8008318:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800831c:	2700      	movs	r7, #0
 800831e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008322:	f1b9 0901 	subs.w	r9, r9, #1
 8008326:	d505      	bpl.n	8008334 <_fwalk_reent+0x24>
 8008328:	6824      	ldr	r4, [r4, #0]
 800832a:	2c00      	cmp	r4, #0
 800832c:	d1f7      	bne.n	800831e <_fwalk_reent+0xe>
 800832e:	4638      	mov	r0, r7
 8008330:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008334:	89ab      	ldrh	r3, [r5, #12]
 8008336:	2b01      	cmp	r3, #1
 8008338:	d907      	bls.n	800834a <_fwalk_reent+0x3a>
 800833a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800833e:	3301      	adds	r3, #1
 8008340:	d003      	beq.n	800834a <_fwalk_reent+0x3a>
 8008342:	4629      	mov	r1, r5
 8008344:	4630      	mov	r0, r6
 8008346:	47c0      	blx	r8
 8008348:	4307      	orrs	r7, r0
 800834a:	3568      	adds	r5, #104	; 0x68
 800834c:	e7e9      	b.n	8008322 <_fwalk_reent+0x12>

0800834e <__retarget_lock_init_recursive>:
 800834e:	4770      	bx	lr

08008350 <__retarget_lock_acquire_recursive>:
 8008350:	4770      	bx	lr

08008352 <__retarget_lock_release_recursive>:
 8008352:	4770      	bx	lr

08008354 <__swhatbuf_r>:
 8008354:	b570      	push	{r4, r5, r6, lr}
 8008356:	460e      	mov	r6, r1
 8008358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800835c:	2900      	cmp	r1, #0
 800835e:	b096      	sub	sp, #88	; 0x58
 8008360:	4614      	mov	r4, r2
 8008362:	461d      	mov	r5, r3
 8008364:	da07      	bge.n	8008376 <__swhatbuf_r+0x22>
 8008366:	2300      	movs	r3, #0
 8008368:	602b      	str	r3, [r5, #0]
 800836a:	89b3      	ldrh	r3, [r6, #12]
 800836c:	061a      	lsls	r2, r3, #24
 800836e:	d410      	bmi.n	8008392 <__swhatbuf_r+0x3e>
 8008370:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008374:	e00e      	b.n	8008394 <__swhatbuf_r+0x40>
 8008376:	466a      	mov	r2, sp
 8008378:	f000 f954 	bl	8008624 <_fstat_r>
 800837c:	2800      	cmp	r0, #0
 800837e:	dbf2      	blt.n	8008366 <__swhatbuf_r+0x12>
 8008380:	9a01      	ldr	r2, [sp, #4]
 8008382:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008386:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800838a:	425a      	negs	r2, r3
 800838c:	415a      	adcs	r2, r3
 800838e:	602a      	str	r2, [r5, #0]
 8008390:	e7ee      	b.n	8008370 <__swhatbuf_r+0x1c>
 8008392:	2340      	movs	r3, #64	; 0x40
 8008394:	2000      	movs	r0, #0
 8008396:	6023      	str	r3, [r4, #0]
 8008398:	b016      	add	sp, #88	; 0x58
 800839a:	bd70      	pop	{r4, r5, r6, pc}

0800839c <__smakebuf_r>:
 800839c:	898b      	ldrh	r3, [r1, #12]
 800839e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083a0:	079d      	lsls	r5, r3, #30
 80083a2:	4606      	mov	r6, r0
 80083a4:	460c      	mov	r4, r1
 80083a6:	d507      	bpl.n	80083b8 <__smakebuf_r+0x1c>
 80083a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	6123      	str	r3, [r4, #16]
 80083b0:	2301      	movs	r3, #1
 80083b2:	6163      	str	r3, [r4, #20]
 80083b4:	b002      	add	sp, #8
 80083b6:	bd70      	pop	{r4, r5, r6, pc}
 80083b8:	ab01      	add	r3, sp, #4
 80083ba:	466a      	mov	r2, sp
 80083bc:	f7ff ffca 	bl	8008354 <__swhatbuf_r>
 80083c0:	9900      	ldr	r1, [sp, #0]
 80083c2:	4605      	mov	r5, r0
 80083c4:	4630      	mov	r0, r6
 80083c6:	f7ff f88f 	bl	80074e8 <_malloc_r>
 80083ca:	b948      	cbnz	r0, 80083e0 <__smakebuf_r+0x44>
 80083cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083d0:	059a      	lsls	r2, r3, #22
 80083d2:	d4ef      	bmi.n	80083b4 <__smakebuf_r+0x18>
 80083d4:	f023 0303 	bic.w	r3, r3, #3
 80083d8:	f043 0302 	orr.w	r3, r3, #2
 80083dc:	81a3      	strh	r3, [r4, #12]
 80083de:	e7e3      	b.n	80083a8 <__smakebuf_r+0xc>
 80083e0:	4b0d      	ldr	r3, [pc, #52]	; (8008418 <__smakebuf_r+0x7c>)
 80083e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80083e4:	89a3      	ldrh	r3, [r4, #12]
 80083e6:	6020      	str	r0, [r4, #0]
 80083e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083ec:	81a3      	strh	r3, [r4, #12]
 80083ee:	9b00      	ldr	r3, [sp, #0]
 80083f0:	6163      	str	r3, [r4, #20]
 80083f2:	9b01      	ldr	r3, [sp, #4]
 80083f4:	6120      	str	r0, [r4, #16]
 80083f6:	b15b      	cbz	r3, 8008410 <__smakebuf_r+0x74>
 80083f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083fc:	4630      	mov	r0, r6
 80083fe:	f000 f923 	bl	8008648 <_isatty_r>
 8008402:	b128      	cbz	r0, 8008410 <__smakebuf_r+0x74>
 8008404:	89a3      	ldrh	r3, [r4, #12]
 8008406:	f023 0303 	bic.w	r3, r3, #3
 800840a:	f043 0301 	orr.w	r3, r3, #1
 800840e:	81a3      	strh	r3, [r4, #12]
 8008410:	89a0      	ldrh	r0, [r4, #12]
 8008412:	4305      	orrs	r5, r0
 8008414:	81a5      	strh	r5, [r4, #12]
 8008416:	e7cd      	b.n	80083b4 <__smakebuf_r+0x18>
 8008418:	080081ad 	.word	0x080081ad

0800841c <memcpy>:
 800841c:	440a      	add	r2, r1
 800841e:	4291      	cmp	r1, r2
 8008420:	f100 33ff 	add.w	r3, r0, #4294967295
 8008424:	d100      	bne.n	8008428 <memcpy+0xc>
 8008426:	4770      	bx	lr
 8008428:	b510      	push	{r4, lr}
 800842a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800842e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008432:	4291      	cmp	r1, r2
 8008434:	d1f9      	bne.n	800842a <memcpy+0xe>
 8008436:	bd10      	pop	{r4, pc}

08008438 <memmove>:
 8008438:	4288      	cmp	r0, r1
 800843a:	b510      	push	{r4, lr}
 800843c:	eb01 0402 	add.w	r4, r1, r2
 8008440:	d902      	bls.n	8008448 <memmove+0x10>
 8008442:	4284      	cmp	r4, r0
 8008444:	4623      	mov	r3, r4
 8008446:	d807      	bhi.n	8008458 <memmove+0x20>
 8008448:	1e43      	subs	r3, r0, #1
 800844a:	42a1      	cmp	r1, r4
 800844c:	d008      	beq.n	8008460 <memmove+0x28>
 800844e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008452:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008456:	e7f8      	b.n	800844a <memmove+0x12>
 8008458:	4402      	add	r2, r0
 800845a:	4601      	mov	r1, r0
 800845c:	428a      	cmp	r2, r1
 800845e:	d100      	bne.n	8008462 <memmove+0x2a>
 8008460:	bd10      	pop	{r4, pc}
 8008462:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008466:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800846a:	e7f7      	b.n	800845c <memmove+0x24>

0800846c <__malloc_lock>:
 800846c:	4801      	ldr	r0, [pc, #4]	; (8008474 <__malloc_lock+0x8>)
 800846e:	f7ff bf6f 	b.w	8008350 <__retarget_lock_acquire_recursive>
 8008472:	bf00      	nop
 8008474:	2000053c 	.word	0x2000053c

08008478 <__malloc_unlock>:
 8008478:	4801      	ldr	r0, [pc, #4]	; (8008480 <__malloc_unlock+0x8>)
 800847a:	f7ff bf6a 	b.w	8008352 <__retarget_lock_release_recursive>
 800847e:	bf00      	nop
 8008480:	2000053c 	.word	0x2000053c

08008484 <_realloc_r>:
 8008484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008486:	4607      	mov	r7, r0
 8008488:	4614      	mov	r4, r2
 800848a:	460e      	mov	r6, r1
 800848c:	b921      	cbnz	r1, 8008498 <_realloc_r+0x14>
 800848e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008492:	4611      	mov	r1, r2
 8008494:	f7ff b828 	b.w	80074e8 <_malloc_r>
 8008498:	b922      	cbnz	r2, 80084a4 <_realloc_r+0x20>
 800849a:	f7fe ffd5 	bl	8007448 <_free_r>
 800849e:	4625      	mov	r5, r4
 80084a0:	4628      	mov	r0, r5
 80084a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084a4:	f000 f8f2 	bl	800868c <_malloc_usable_size_r>
 80084a8:	42a0      	cmp	r0, r4
 80084aa:	d20f      	bcs.n	80084cc <_realloc_r+0x48>
 80084ac:	4621      	mov	r1, r4
 80084ae:	4638      	mov	r0, r7
 80084b0:	f7ff f81a 	bl	80074e8 <_malloc_r>
 80084b4:	4605      	mov	r5, r0
 80084b6:	2800      	cmp	r0, #0
 80084b8:	d0f2      	beq.n	80084a0 <_realloc_r+0x1c>
 80084ba:	4631      	mov	r1, r6
 80084bc:	4622      	mov	r2, r4
 80084be:	f7ff ffad 	bl	800841c <memcpy>
 80084c2:	4631      	mov	r1, r6
 80084c4:	4638      	mov	r0, r7
 80084c6:	f7fe ffbf 	bl	8007448 <_free_r>
 80084ca:	e7e9      	b.n	80084a0 <_realloc_r+0x1c>
 80084cc:	4635      	mov	r5, r6
 80084ce:	e7e7      	b.n	80084a0 <_realloc_r+0x1c>

080084d0 <_raise_r>:
 80084d0:	291f      	cmp	r1, #31
 80084d2:	b538      	push	{r3, r4, r5, lr}
 80084d4:	4604      	mov	r4, r0
 80084d6:	460d      	mov	r5, r1
 80084d8:	d904      	bls.n	80084e4 <_raise_r+0x14>
 80084da:	2316      	movs	r3, #22
 80084dc:	6003      	str	r3, [r0, #0]
 80084de:	f04f 30ff 	mov.w	r0, #4294967295
 80084e2:	bd38      	pop	{r3, r4, r5, pc}
 80084e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80084e6:	b112      	cbz	r2, 80084ee <_raise_r+0x1e>
 80084e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80084ec:	b94b      	cbnz	r3, 8008502 <_raise_r+0x32>
 80084ee:	4620      	mov	r0, r4
 80084f0:	f000 f830 	bl	8008554 <_getpid_r>
 80084f4:	462a      	mov	r2, r5
 80084f6:	4601      	mov	r1, r0
 80084f8:	4620      	mov	r0, r4
 80084fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084fe:	f000 b817 	b.w	8008530 <_kill_r>
 8008502:	2b01      	cmp	r3, #1
 8008504:	d00a      	beq.n	800851c <_raise_r+0x4c>
 8008506:	1c59      	adds	r1, r3, #1
 8008508:	d103      	bne.n	8008512 <_raise_r+0x42>
 800850a:	2316      	movs	r3, #22
 800850c:	6003      	str	r3, [r0, #0]
 800850e:	2001      	movs	r0, #1
 8008510:	e7e7      	b.n	80084e2 <_raise_r+0x12>
 8008512:	2400      	movs	r4, #0
 8008514:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008518:	4628      	mov	r0, r5
 800851a:	4798      	blx	r3
 800851c:	2000      	movs	r0, #0
 800851e:	e7e0      	b.n	80084e2 <_raise_r+0x12>

08008520 <raise>:
 8008520:	4b02      	ldr	r3, [pc, #8]	; (800852c <raise+0xc>)
 8008522:	4601      	mov	r1, r0
 8008524:	6818      	ldr	r0, [r3, #0]
 8008526:	f7ff bfd3 	b.w	80084d0 <_raise_r>
 800852a:	bf00      	nop
 800852c:	200000f8 	.word	0x200000f8

08008530 <_kill_r>:
 8008530:	b538      	push	{r3, r4, r5, lr}
 8008532:	4d07      	ldr	r5, [pc, #28]	; (8008550 <_kill_r+0x20>)
 8008534:	2300      	movs	r3, #0
 8008536:	4604      	mov	r4, r0
 8008538:	4608      	mov	r0, r1
 800853a:	4611      	mov	r1, r2
 800853c:	602b      	str	r3, [r5, #0]
 800853e:	f7f9 fb71 	bl	8001c24 <_kill>
 8008542:	1c43      	adds	r3, r0, #1
 8008544:	d102      	bne.n	800854c <_kill_r+0x1c>
 8008546:	682b      	ldr	r3, [r5, #0]
 8008548:	b103      	cbz	r3, 800854c <_kill_r+0x1c>
 800854a:	6023      	str	r3, [r4, #0]
 800854c:	bd38      	pop	{r3, r4, r5, pc}
 800854e:	bf00      	nop
 8008550:	20000534 	.word	0x20000534

08008554 <_getpid_r>:
 8008554:	f7f9 bb5e 	b.w	8001c14 <_getpid>

08008558 <__sread>:
 8008558:	b510      	push	{r4, lr}
 800855a:	460c      	mov	r4, r1
 800855c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008560:	f000 f89c 	bl	800869c <_read_r>
 8008564:	2800      	cmp	r0, #0
 8008566:	bfab      	itete	ge
 8008568:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800856a:	89a3      	ldrhlt	r3, [r4, #12]
 800856c:	181b      	addge	r3, r3, r0
 800856e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008572:	bfac      	ite	ge
 8008574:	6563      	strge	r3, [r4, #84]	; 0x54
 8008576:	81a3      	strhlt	r3, [r4, #12]
 8008578:	bd10      	pop	{r4, pc}

0800857a <__swrite>:
 800857a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800857e:	461f      	mov	r7, r3
 8008580:	898b      	ldrh	r3, [r1, #12]
 8008582:	05db      	lsls	r3, r3, #23
 8008584:	4605      	mov	r5, r0
 8008586:	460c      	mov	r4, r1
 8008588:	4616      	mov	r6, r2
 800858a:	d505      	bpl.n	8008598 <__swrite+0x1e>
 800858c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008590:	2302      	movs	r3, #2
 8008592:	2200      	movs	r2, #0
 8008594:	f000 f868 	bl	8008668 <_lseek_r>
 8008598:	89a3      	ldrh	r3, [r4, #12]
 800859a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800859e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085a2:	81a3      	strh	r3, [r4, #12]
 80085a4:	4632      	mov	r2, r6
 80085a6:	463b      	mov	r3, r7
 80085a8:	4628      	mov	r0, r5
 80085aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085ae:	f000 b817 	b.w	80085e0 <_write_r>

080085b2 <__sseek>:
 80085b2:	b510      	push	{r4, lr}
 80085b4:	460c      	mov	r4, r1
 80085b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085ba:	f000 f855 	bl	8008668 <_lseek_r>
 80085be:	1c43      	adds	r3, r0, #1
 80085c0:	89a3      	ldrh	r3, [r4, #12]
 80085c2:	bf15      	itete	ne
 80085c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80085c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80085ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80085ce:	81a3      	strheq	r3, [r4, #12]
 80085d0:	bf18      	it	ne
 80085d2:	81a3      	strhne	r3, [r4, #12]
 80085d4:	bd10      	pop	{r4, pc}

080085d6 <__sclose>:
 80085d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085da:	f000 b813 	b.w	8008604 <_close_r>
	...

080085e0 <_write_r>:
 80085e0:	b538      	push	{r3, r4, r5, lr}
 80085e2:	4d07      	ldr	r5, [pc, #28]	; (8008600 <_write_r+0x20>)
 80085e4:	4604      	mov	r4, r0
 80085e6:	4608      	mov	r0, r1
 80085e8:	4611      	mov	r1, r2
 80085ea:	2200      	movs	r2, #0
 80085ec:	602a      	str	r2, [r5, #0]
 80085ee:	461a      	mov	r2, r3
 80085f0:	f7f9 fb4f 	bl	8001c92 <_write>
 80085f4:	1c43      	adds	r3, r0, #1
 80085f6:	d102      	bne.n	80085fe <_write_r+0x1e>
 80085f8:	682b      	ldr	r3, [r5, #0]
 80085fa:	b103      	cbz	r3, 80085fe <_write_r+0x1e>
 80085fc:	6023      	str	r3, [r4, #0]
 80085fe:	bd38      	pop	{r3, r4, r5, pc}
 8008600:	20000534 	.word	0x20000534

08008604 <_close_r>:
 8008604:	b538      	push	{r3, r4, r5, lr}
 8008606:	4d06      	ldr	r5, [pc, #24]	; (8008620 <_close_r+0x1c>)
 8008608:	2300      	movs	r3, #0
 800860a:	4604      	mov	r4, r0
 800860c:	4608      	mov	r0, r1
 800860e:	602b      	str	r3, [r5, #0]
 8008610:	f7f9 fb5b 	bl	8001cca <_close>
 8008614:	1c43      	adds	r3, r0, #1
 8008616:	d102      	bne.n	800861e <_close_r+0x1a>
 8008618:	682b      	ldr	r3, [r5, #0]
 800861a:	b103      	cbz	r3, 800861e <_close_r+0x1a>
 800861c:	6023      	str	r3, [r4, #0]
 800861e:	bd38      	pop	{r3, r4, r5, pc}
 8008620:	20000534 	.word	0x20000534

08008624 <_fstat_r>:
 8008624:	b538      	push	{r3, r4, r5, lr}
 8008626:	4d07      	ldr	r5, [pc, #28]	; (8008644 <_fstat_r+0x20>)
 8008628:	2300      	movs	r3, #0
 800862a:	4604      	mov	r4, r0
 800862c:	4608      	mov	r0, r1
 800862e:	4611      	mov	r1, r2
 8008630:	602b      	str	r3, [r5, #0]
 8008632:	f7f9 fb56 	bl	8001ce2 <_fstat>
 8008636:	1c43      	adds	r3, r0, #1
 8008638:	d102      	bne.n	8008640 <_fstat_r+0x1c>
 800863a:	682b      	ldr	r3, [r5, #0]
 800863c:	b103      	cbz	r3, 8008640 <_fstat_r+0x1c>
 800863e:	6023      	str	r3, [r4, #0]
 8008640:	bd38      	pop	{r3, r4, r5, pc}
 8008642:	bf00      	nop
 8008644:	20000534 	.word	0x20000534

08008648 <_isatty_r>:
 8008648:	b538      	push	{r3, r4, r5, lr}
 800864a:	4d06      	ldr	r5, [pc, #24]	; (8008664 <_isatty_r+0x1c>)
 800864c:	2300      	movs	r3, #0
 800864e:	4604      	mov	r4, r0
 8008650:	4608      	mov	r0, r1
 8008652:	602b      	str	r3, [r5, #0]
 8008654:	f7f9 fb55 	bl	8001d02 <_isatty>
 8008658:	1c43      	adds	r3, r0, #1
 800865a:	d102      	bne.n	8008662 <_isatty_r+0x1a>
 800865c:	682b      	ldr	r3, [r5, #0]
 800865e:	b103      	cbz	r3, 8008662 <_isatty_r+0x1a>
 8008660:	6023      	str	r3, [r4, #0]
 8008662:	bd38      	pop	{r3, r4, r5, pc}
 8008664:	20000534 	.word	0x20000534

08008668 <_lseek_r>:
 8008668:	b538      	push	{r3, r4, r5, lr}
 800866a:	4d07      	ldr	r5, [pc, #28]	; (8008688 <_lseek_r+0x20>)
 800866c:	4604      	mov	r4, r0
 800866e:	4608      	mov	r0, r1
 8008670:	4611      	mov	r1, r2
 8008672:	2200      	movs	r2, #0
 8008674:	602a      	str	r2, [r5, #0]
 8008676:	461a      	mov	r2, r3
 8008678:	f7f9 fb4e 	bl	8001d18 <_lseek>
 800867c:	1c43      	adds	r3, r0, #1
 800867e:	d102      	bne.n	8008686 <_lseek_r+0x1e>
 8008680:	682b      	ldr	r3, [r5, #0]
 8008682:	b103      	cbz	r3, 8008686 <_lseek_r+0x1e>
 8008684:	6023      	str	r3, [r4, #0]
 8008686:	bd38      	pop	{r3, r4, r5, pc}
 8008688:	20000534 	.word	0x20000534

0800868c <_malloc_usable_size_r>:
 800868c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008690:	1f18      	subs	r0, r3, #4
 8008692:	2b00      	cmp	r3, #0
 8008694:	bfbc      	itt	lt
 8008696:	580b      	ldrlt	r3, [r1, r0]
 8008698:	18c0      	addlt	r0, r0, r3
 800869a:	4770      	bx	lr

0800869c <_read_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4d07      	ldr	r5, [pc, #28]	; (80086bc <_read_r+0x20>)
 80086a0:	4604      	mov	r4, r0
 80086a2:	4608      	mov	r0, r1
 80086a4:	4611      	mov	r1, r2
 80086a6:	2200      	movs	r2, #0
 80086a8:	602a      	str	r2, [r5, #0]
 80086aa:	461a      	mov	r2, r3
 80086ac:	f7f9 fad4 	bl	8001c58 <_read>
 80086b0:	1c43      	adds	r3, r0, #1
 80086b2:	d102      	bne.n	80086ba <_read_r+0x1e>
 80086b4:	682b      	ldr	r3, [r5, #0]
 80086b6:	b103      	cbz	r3, 80086ba <_read_r+0x1e>
 80086b8:	6023      	str	r3, [r4, #0]
 80086ba:	bd38      	pop	{r3, r4, r5, pc}
 80086bc:	20000534 	.word	0x20000534

080086c0 <_gettimeofday>:
 80086c0:	4b02      	ldr	r3, [pc, #8]	; (80086cc <_gettimeofday+0xc>)
 80086c2:	2258      	movs	r2, #88	; 0x58
 80086c4:	601a      	str	r2, [r3, #0]
 80086c6:	f04f 30ff 	mov.w	r0, #4294967295
 80086ca:	4770      	bx	lr
 80086cc:	20000534 	.word	0x20000534

080086d0 <_init>:
 80086d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086d2:	bf00      	nop
 80086d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086d6:	bc08      	pop	{r3}
 80086d8:	469e      	mov	lr, r3
 80086da:	4770      	bx	lr

080086dc <_fini>:
 80086dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086de:	bf00      	nop
 80086e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086e2:	bc08      	pop	{r3}
 80086e4:	469e      	mov	lr, r3
 80086e6:	4770      	bx	lr
