// Seed: 2712473725
module module_0 (
    input tri   id_0,
    input uwire id_1,
    input tri0  id_2
);
  wand id_4 = id_0;
  assign id_4 = {id_0, id_1} == id_0;
  wire id_5;
endmodule
module module_1 (
    input tri id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2;
  wire id_1, id_2, id_3, id_4, id_5, id_6 = id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  reg  id_9;
  assign id_2 = id_2 == 1;
  always @(id_2) $display(1);
  assign id_2 = id_2;
  reg id_10 = id_3;
  module_2 modCall_1 ();
  initial id_11(1 !== 1);
  always_comb @(posedge id_3, posedge id_9) begin : LABEL_0
    id_2 = #(id_10) 1'b0;
    id_9 <= 1;
  end
  assign id_5[1-1] = 1 !=? 1;
  wire id_12;
endmodule
