-makelib ies_lib/xil_defaultlib \
  "../../../../neuro-FPGA.gen/sources_1/ip/fir_compiler_0/fir_compiler_0_sim_netlist.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

