
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121922                       # Number of seconds simulated
sim_ticks                                121921523542                       # Number of ticks simulated
final_tick                               1176488050633                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106866                       # Simulator instruction rate (inst/s)
host_op_rate                                   134728                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3932444                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903708                       # Number of bytes of host memory used
host_seconds                                 31004.01                       # Real time elapsed on the host
sim_insts                                  3313266372                       # Number of instructions simulated
sim_ops                                    4177093907                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1036032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2032512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       612864                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3686912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1644416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1644416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8094                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15879                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4788                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28804                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12847                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12847                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8497532                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16670658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5026709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30240042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17848                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45144                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13487495                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13487495                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13487495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8497532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16670658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5026709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43727538                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146364375                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22780501                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18780441                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2027141                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9056721                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8708315                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2383657                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        88931                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110841412                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125207173                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22780501                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11091972                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26133796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6029124                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3143713                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12856474                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1678635                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144087068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.066802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.487537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       117953272     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1344410      0.93%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1914502      1.33%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2520229      1.75%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2834697      1.97%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2107536      1.46%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1204383      0.84%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1788792      1.24%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12419247      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144087068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.155642                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.855448                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109616159                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4778658                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25664488                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        59845                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3967912                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3637710                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     151049614                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3967912                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110371738                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1080981                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2331402                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24971796                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1363234                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     150057339                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          654                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        273729                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       564529                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          441                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209252143                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    701030839                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    701030839                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38503106                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39584                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22914                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4118636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14245466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7410574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122606                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1620386                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145899582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39549                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136427337                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27303                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21186995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     50107323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6213                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144087068                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.946840                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.506599                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86398702     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23208966     16.11%     76.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12854325      8.92%     84.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8314564      5.77%     90.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7644653      5.31%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3040549      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1845645      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       526510      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253154      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144087068                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65648     22.52%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         99290     34.06%     56.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126541     43.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114544757     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2087688      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12425780      9.11%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7352443      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136427337                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.932108                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291479                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002137                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417260521                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    167126458                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133836776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136718816                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       333813                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977538                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       188130                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           84                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3967912                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         815450                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       110991                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145939131                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1324941                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14245466                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7410574                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22881                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1185933                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155400                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2341333                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134592243                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12257951                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1835091                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19608750                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18849281                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7350799                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.919570                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133837034                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133836776                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78393013                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213040649                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.914408                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367972                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23042370                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2060397                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140119156                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.877142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.684115                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90303628     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23953748     17.10%     81.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9404141      6.71%     88.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4838319      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4224456      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2025931      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1761430      1.26%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       828647      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2778856      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140119156                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2778856                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283287093                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295861566                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2277307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.463644                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.463644                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.683226                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.683226                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606433495                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185683320                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141514723                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146364375                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24373179                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19751331                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2112628                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9776641                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9353138                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2606176                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93702                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106296686                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             134176877                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24373179                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11959314                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29313261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6860288                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2994683                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12405609                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1706584                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    143305093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.143215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.557269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113991832     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2758837      1.93%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2102228      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5160550      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1157412      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1667579      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1261779      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          793608      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14411268     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    143305093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166524                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916732                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105056605                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4612949                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28862942                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       115471                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4657122                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4206911                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        43349                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     161874815                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79890                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4657122                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105944608                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1291908                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1826441                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28080967                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1504043                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     160212720                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        17887                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        278386                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       625775                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       152433                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    225096422                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    746204678                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    746204678                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177641407                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        47455006                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39270                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22061                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5168431                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15455547                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7544718                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129242                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1677612                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         157364842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146160455                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       196708                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28750796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62259545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4842                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    143305093                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019925                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.566057                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82108458     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25700458     17.93%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12017305      8.39%     83.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8814651      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7839676      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3111590      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3080552      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       477756      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       154647      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    143305093                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         587797     68.69%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        119554     13.97%     82.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148387     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122675167     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2197226      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17207      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13797571      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7473284      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146160455                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.998607                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             855738                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005855                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    436678449                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    186155343                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142487400                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147016193                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       360074                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3764458                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1048                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          447                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       232983                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4657122                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         808682                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93951                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    157404100                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51988                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15455547                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7544718                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22050                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          447                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1148968                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1205166                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2354134                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143528052                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13258949                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2632403                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20730415                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20384127                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7471466                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.980621                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142673742                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142487400                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85459270                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        236773019                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.973511                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360933                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104068827                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127806413                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29598876                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2116200                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138647971                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921805                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86230722     62.19%     62.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24522072     17.69%     79.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10808438      7.80%     87.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5663444      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4513575      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1624019      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1376483      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1029904      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2879314      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138647971                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104068827                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127806413                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19002824                       # Number of memory references committed
system.switch_cpus1.commit.loads             11691089                       # Number of loads committed
system.switch_cpus1.commit.membars              17208                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18363313                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115158222                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2601928                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2879314                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           293173946                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          319467962                       # The number of ROB writes
system.switch_cpus1.timesIdled                  71109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3059282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104068827                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127806413                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104068827                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.406419                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.406419                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.711026                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.711026                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       647197255                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198466831                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      151425301                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34416                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146364375                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24618774                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20163994                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2091592                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10334921                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9765617                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2525157                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96835                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109491880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132107157                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24618774                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12290774                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28637415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6219798                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3593990                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12806107                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1633077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    145833472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.108372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.532255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117196057     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2300133      1.58%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3936681      2.70%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2284368      1.57%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1792997      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1594793      1.09%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          968312      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2425772      1.66%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13334359      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    145833472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168202                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.902591                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108827015                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4788538                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28034128                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73881                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4109908                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4040297                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159232500                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1619                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4109908                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109361169                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         622634                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3256063                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27555968                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       927726                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158164771                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         97330                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       536769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223308988                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    735874274                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    735874274                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    179223757                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44085189                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35660                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17856                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2716107                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14679302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7521128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        73107                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1710059                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152985902                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35660                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143810276                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        91214                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22466845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49560867                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    145833472                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986127                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546601                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87115799     59.74%     59.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22559020     15.47%     75.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12143340      8.33%     83.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9002698      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8784410      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3253124      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2458073      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       331280      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       185728      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    145833472                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         128886     28.17%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170542     37.28%     65.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       158023     34.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121384293     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1942139      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17804      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12972812      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7493228      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143810276                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982550                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             457451                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003181                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    434002685                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175488654                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140736926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144267727                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       294601                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3033420                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       115413                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4109908                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         416923                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55573                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153021562                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       795788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14679302                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7521128                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17856                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45131                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          247                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1209085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1102902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2311987                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141563152                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12652041                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2247120                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20145053                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20045068                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7493012                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967197                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140736981                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140736926                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83213711                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230441273                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961552                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361106                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104205930                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128448682                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24573119                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2109169                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    141723564                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906333                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714665                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89776551     63.35%     63.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25030448     17.66%     81.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9793001      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5149703      3.63%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4390073      3.10%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2114481      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       983635      0.69%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1536760      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2948912      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    141723564                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104205930                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128448682                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19051593                       # Number of memory references committed
system.switch_cpus2.commit.loads             11645878                       # Number of loads committed
system.switch_cpus2.commit.membars              17804                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18636654                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115636778                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2656693                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2948912                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           291796453                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310155248                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 530903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104205930                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128448682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104205930                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404569                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404569                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711962                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711962                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       636650430                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196492342                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148697716                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35608                       # number of misc regfile writes
system.l2.replacements                          28805                       # number of replacements
system.l2.tagsinuse                      32767.975041                       # Cycle average of tags in use
system.l2.total_refs                          1634945                       # Total number of references to valid blocks.
system.l2.sampled_refs                          61573                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.552953                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1204.771210                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.882188                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3538.212055                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.890091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5558.022931                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.129057                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2117.244411                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8271.232762                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7316.498758                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4728.091580                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.036767                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.107978                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.169617                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064613                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.252418                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.223282                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.144290                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        44346                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        60092                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29498                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  133936                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            56469                       # number of Writeback hits
system.l2.Writeback_hits::total                 56469                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        44346                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        60092                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29498                       # number of demand (read+write) hits
system.l2.demand_hits::total                   133936                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        44346                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        60092                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29498                       # number of overall hits
system.l2.overall_hits::total                  133936                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8089                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15879                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4788                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28799                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8094                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15879                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4788                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28804                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8094                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15879                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4788                       # number of overall misses
system.l2.overall_misses::total                 28804                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2224719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1613887975                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2270092                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3086775301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3189185                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    999659754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5708007026                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1083292                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1083292                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2224719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1614971267                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2270092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3086775301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3189185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    999659754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5709090318                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2224719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1614971267                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2270092                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3086775301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3189185                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    999659754                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5709090318                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52435                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        75971                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        34286                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              162735                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        56469                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             56469                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52440                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        75971                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        34286                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               162740                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52440                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        75971                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        34286                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              162740                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.154267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.209014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.139649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176969                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.154348                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.209014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176994                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.154348                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.209014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176994                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 171132.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 199516.377179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 174622.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 194393.557592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 187599.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 208784.409774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 198201.570402                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 216658.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216658.400000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 171132.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 199526.966518                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 174622.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 194393.557592                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 187599.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 208784.409774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 198204.774267                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 171132.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 199526.966518                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 174622.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 194393.557592                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 187599.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 208784.409774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 198204.774267                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12847                       # number of writebacks
system.l2.writebacks::total                     12847                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8089                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15879                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4788                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28799                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28804                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28804                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1466710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1142425862                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1511790                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2161609516                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2196438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    720782446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4029992762                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       792338                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       792338                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1466710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1143218200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1511790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2161609516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2196438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    720782446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4030785100                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1466710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1143218200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1511790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2161609516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2196438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    720782446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4030785100                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.154267                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.209014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.139649                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176969                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.154348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.209014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.154348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.209014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176994                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112823.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 141232.026456                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116291.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 136130.078468                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 129202.235294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150539.357978                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 139935.163096                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 158467.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 158467.600000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 112823.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 141242.673585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 116291.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 136130.078468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 129202.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 150539.357978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 139938.380086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 112823.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 141242.673585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 116291.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 136130.078468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 129202.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 150539.357978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 139938.380086                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996263                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012864075                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042064.667339                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996263                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12856458                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12856458                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12856458                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12856458                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12856458                       # number of overall hits
system.cpu0.icache.overall_hits::total       12856458                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2917764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2917764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2917764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2917764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2917764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2917764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12856474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12856474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12856474                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12856474                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12856474                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12856474                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 182360.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 182360.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 182360.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 182360.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 182360.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 182360.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2332819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2332819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2332819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2332819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2332819                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2332819                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179447.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179447.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52440                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172319198                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52696                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3270.062206                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.280974                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.719026                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911254                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088746                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9126600                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9126600                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185176                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185176                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17584                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17584                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16311776                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16311776                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16311776                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16311776                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151078                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151078                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2926                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2926                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154004                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154004                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15974011628                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15974011628                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    436429921                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    436429921                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16410441549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16410441549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16410441549                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16410441549                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9277678                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9277678                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16465780                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16465780                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16465780                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16465780                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016284                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000407                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009353                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009353                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009353                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009353                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105733.539152                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105733.539152                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 149155.817157                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 149155.817157                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106558.541005                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106558.541005                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106558.541005                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106558.541005                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1151996                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 104726.909091                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24410                       # number of writebacks
system.cpu0.dcache.writebacks::total            24410                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98643                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98643                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2921                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2921                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52435                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52435                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52440                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52440                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4592966065                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4592966065                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1124792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1124792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4594090857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4594090857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4594090857                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4594090857                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003185                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003185                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003185                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003185                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87593.517021                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87593.517021                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 224958.400000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 224958.400000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87606.614359                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87606.614359                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87606.614359                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87606.614359                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997297                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014268212                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2044895.588710                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997297                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12405595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12405595                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12405595                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12405595                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12405595                       # number of overall hits
system.cpu1.icache.overall_hits::total       12405595                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2723144                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2723144                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2723144                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2723144                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2723144                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2723144                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12405609                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12405609                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12405609                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12405609                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12405609                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12405609                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 194510.285714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 194510.285714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 194510.285714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 194510.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 194510.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 194510.285714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2378192                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2378192                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2378192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2378192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2378192                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2378192                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 182937.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 182937.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 182937.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 182937.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 182937.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 182937.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75971                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180541299                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76227                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2368.469164                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.559848                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.440152                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900624                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099376                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9981920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9981920                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7277320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7277320                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21841                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21841                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17208                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17259240                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17259240                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17259240                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17259240                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181927                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181927                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181927                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181927                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181927                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181927                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19513488341                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19513488341                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19513488341                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19513488341                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19513488341                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19513488341                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10163847                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10163847                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7277320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7277320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17208                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17208                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17441167                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17441167                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17441167                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17441167                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017899                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010431                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010431                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010431                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010431                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107259.990771                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107259.990771                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107259.990771                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107259.990771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107259.990771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107259.990771                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22267                       # number of writebacks
system.cpu1.dcache.writebacks::total            22267                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105956                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105956                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105956                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105956                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105956                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105956                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75971                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75971                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75971                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75971                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7159890074                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7159890074                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7159890074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7159890074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7159890074                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7159890074                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94245.041845                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94245.041845                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94245.041845                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94245.041845                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94245.041845                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94245.041845                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.004316                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015950353                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2194277.220302                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.004316                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025648                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740392                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12806087                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12806087                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12806087                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12806087                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12806087                       # number of overall hits
system.cpu2.icache.overall_hits::total       12806087                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3741136                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3741136                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3741136                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3741136                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3741136                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3741136                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12806107                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12806107                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12806107                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12806107                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12806107                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12806107                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 187056.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 187056.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 187056.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 187056.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 187056.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 187056.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3330685                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3330685                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3330685                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3330685                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3330685                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3330685                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 195922.647059                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 195922.647059                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 195922.647059                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 195922.647059                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 195922.647059                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 195922.647059                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34286                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163491624                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34542                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4733.125586                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.703340                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.296660                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901185                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098815                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9434637                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9434637                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7370107                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7370107                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17834                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17834                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17804                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17804                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16804744                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16804744                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16804744                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16804744                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        87614                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        87614                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        87614                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         87614                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        87614                       # number of overall misses
system.cpu2.dcache.overall_misses::total        87614                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8318459461                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8318459461                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8318459461                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8318459461                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8318459461                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8318459461                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9522251                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9522251                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7370107                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7370107                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17804                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17804                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16892358                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16892358                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16892358                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16892358                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009201                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009201                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005187                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005187                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005187                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005187                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94944.409124                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94944.409124                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94944.409124                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94944.409124                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94944.409124                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94944.409124                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9792                       # number of writebacks
system.cpu2.dcache.writebacks::total             9792                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53328                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53328                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53328                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53328                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53328                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53328                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34286                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34286                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34286                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34286                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34286                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34286                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2971533382                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2971533382                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2971533382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2971533382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2971533382                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2971533382                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86669.001400                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86669.001400                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86669.001400                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86669.001400                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86669.001400                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86669.001400                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
