Timing Analyzer report for synthi_top
Fri Apr 12 18:36:58 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 17. Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 30. Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 38. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 39. Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 42. Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; synthi_top                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; Clock Name                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                      ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; CLOCK_50                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                 ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] } ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                      ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 267.67 MHz ; 267.67 MHz      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 465.98 MHz ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.736 ; -125.615      ;
; CLOCK_50                                                                 ; -1.221 ; -1.221        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                               ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.387 ; 0.000         ;
; CLOCK_50                                                                 ; 0.407 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                            ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.257 ; -58.589       ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                            ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.940 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -98.945       ;
+--------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -2.736 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.668      ;
; -2.736 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.668      ;
; -2.736 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.668      ;
; -2.736 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.668      ;
; -2.733 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.652      ;
; -2.680 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.606      ;
; -2.597 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.516      ;
; -2.569 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.496      ;
; -2.569 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.496      ;
; -2.569 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.496      ;
; -2.569 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.496      ;
; -2.569 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.496      ;
; -2.569 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.496      ;
; -2.569 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.496      ;
; -2.569 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.496      ;
; -2.569 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.496      ;
; -2.569 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.496      ;
; -2.551 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.483      ;
; -2.551 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.483      ;
; -2.551 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.483      ;
; -2.551 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.483      ;
; -2.531 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.456      ;
; -2.531 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.456      ;
; -2.531 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.456      ;
; -2.531 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.456      ;
; -2.507 ; codec_controller:codec_controller_1|count[2]  ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.431      ;
; -2.495 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.421      ;
; -2.458 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.390      ;
; -2.458 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.390      ;
; -2.458 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.390      ;
; -2.458 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 3.390      ;
; -2.422 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.329      ; 3.749      ;
; -2.419 ; codec_controller:codec_controller_1|count[1]  ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.343      ;
; -2.419 ; i2c_master:i2c_master_1|clk_edge_mask[1]      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.338      ;
; -2.405 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.331      ;
; -2.405 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.325      ;
; -2.405 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.325      ;
; -2.405 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.325      ;
; -2.405 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.325      ;
; -2.405 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.325      ;
; -2.405 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.325      ;
; -2.405 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.325      ;
; -2.405 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.325      ;
; -2.405 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.325      ;
; -2.405 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.325      ;
; -2.402 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.328      ;
; -2.395 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.320      ;
; -2.395 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.320      ;
; -2.395 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.320      ;
; -2.395 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.320      ;
; -2.384 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.311      ;
; -2.384 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.311      ;
; -2.384 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.311      ;
; -2.384 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.311      ;
; -2.384 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.311      ;
; -2.384 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.311      ;
; -2.384 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.311      ;
; -2.384 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.311      ;
; -2.384 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.311      ;
; -2.384 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.311      ;
; -2.381 ; codec_controller:codec_controller_1|count[1]  ; i2c_master:i2c_master_1|data[4]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.057     ; 3.322      ;
; -2.299 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.329      ; 3.626      ;
; -2.291 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.218      ;
; -2.291 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.218      ;
; -2.291 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.218      ;
; -2.291 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.218      ;
; -2.291 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.218      ;
; -2.291 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.218      ;
; -2.291 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.218      ;
; -2.291 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.218      ;
; -2.291 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.218      ;
; -2.291 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.218      ;
; -2.289 ; i2c_master:i2c_master_1|clk_edge_mask[1]      ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.214      ;
; -2.289 ; i2c_master:i2c_master_1|clk_edge_mask[1]      ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.214      ;
; -2.289 ; i2c_master:i2c_master_1|clk_edge_mask[1]      ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.214      ;
; -2.289 ; i2c_master:i2c_master_1|clk_edge_mask[1]      ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 3.214      ;
; -2.286 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.329      ; 3.613      ;
; -2.269 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.189      ;
; -2.269 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.189      ;
; -2.269 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.189      ;
; -2.269 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.189      ;
; -2.269 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.189      ;
; -2.269 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.189      ;
; -2.269 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.189      ;
; -2.269 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.189      ;
; -2.269 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.189      ;
; -2.269 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.189      ;
; -2.255 ; i2c_master:i2c_master_1|clk_divider[4]        ; i2c_master:i2c_master_1|clk_edge_mask[2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.524     ; 2.729      ;
; -2.243 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.160      ;
; -2.220 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.146      ;
; -2.195 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.114      ;
; -2.190 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.114      ;
; -2.185 ; codec_controller:codec_controller_1|count[0]  ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.109      ;
; -2.163 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.329      ; 3.490      ;
; -2.162 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE  ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.322      ; 3.482      ;
; -2.157 ; codec_controller:codec_controller_1|count[2]  ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 3.081      ;
; -2.154 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.066      ;
; -2.150 ; codec_controller:codec_controller_1|count[2]  ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.474     ; 2.674      ;
; -2.147 ; codec_controller:codec_controller_1|count[2]  ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.474     ; 2.671      ;
; -2.141 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.329      ; 3.468      ;
+--------+-----------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.221 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.960      ; 4.901      ;
; -1.146 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 2.063      ;
; -0.763 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.960      ; 4.943      ;
; 0.152  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.387 ; i2c_master:i2c_master_1|data[2]                                         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; i2c_master:i2c_master_1|data[1]                                         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 0.669      ;
; 0.393 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 0.674      ;
; 0.403 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2s_master:i2s_master_1|bclk                                            ; i2s_master:i2s_master_1|bclk                                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.426 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.709      ;
; 0.429 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.695      ;
; 0.472 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.738      ;
; 0.540 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.822      ;
; 0.553 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.555 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.613 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.879      ;
; 0.621 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.904      ;
; 0.623 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.889      ;
; 0.627 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.909      ;
; 0.628 ; i2c_master:i2c_master_1|data[21]                                        ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.910      ;
; 0.630 ; i2s_master:i2s_master_1|bit_count[6]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.896      ;
; 0.632 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_START                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.897      ;
; 0.637 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.920      ;
; 0.639 ; i2c_master:i2c_master_1|data[12]                                        ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; i2c_master:i2c_master_1|data[7]                                         ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.908      ;
; 0.645 ; i2c_master:i2c_master_1|data[11]                                        ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.929      ;
; 0.646 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.912      ;
; 0.648 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.914      ;
; 0.659 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.671 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.702 ; codec_controller:codec_controller_1|fsm_reg.state_start_write           ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.514      ; 1.402      ;
; 0.710 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.976      ;
; 0.716 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_wait                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.982      ;
; 0.737 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.003      ;
; 0.763 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 1.031      ;
; 0.782 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.504      ; 1.472      ;
; 0.787 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.496      ; 1.469      ;
; 0.795 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.504      ; 1.485      ;
; 0.799 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 1.067      ;
; 0.806 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_mask[0]                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 1.087      ;
; 0.826 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.092      ;
; 0.835 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.100      ;
; 0.837 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.103      ;
; 0.839 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.105      ;
; 0.839 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.104      ;
; 0.849 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.099      ; 1.134      ;
; 0.852 ; i2c_master:i2c_master_1|write_done                                      ; codec_controller:codec_controller_1|fsm_reg.state_wait                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 1.120      ;
; 0.853 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.124      ;
; 0.861 ; i2c_master:i2c_master_1|write_done                                      ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 1.129      ;
; 0.875 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.140      ;
; 0.878 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.144      ;
; 0.886 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.498      ; 1.570      ;
; 0.896 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 1.177      ;
; 0.928 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 1.209      ;
; 0.938 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.221      ;
; 0.947 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.230      ;
; 0.948 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 1.229      ;
; 0.952 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.235      ;
; 0.963 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.229      ;
; 0.967 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; -0.333     ; 0.820      ;
; 0.973 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.256      ;
; 0.973 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.239      ;
; 0.975 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.242      ;
; 0.978 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.244      ;
; 0.980 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.246      ;
; 0.980 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.246      ;
; 0.985 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.252      ;
; 0.988 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.504      ; 1.678      ;
; 0.989 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.504      ; 1.679      ;
; 0.990 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[5]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.504      ; 1.680      ;
; 0.990 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_mask[1]                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 1.271      ;
; 0.995 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.261      ;
; 1.000 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 1.282      ;
; 1.007 ; i2c_master:i2c_master_1|data[4]                                         ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.290      ;
; 1.015 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.281      ;
; 1.017 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; -0.335     ; 0.868      ;
; 1.045 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.514      ; 1.745      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.407 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 1.084 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 3.073      ; 4.605      ;
; 1.509 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 1.776      ;
; 1.574 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 3.073      ; 4.595      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.257 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.177      ;
; -1.257 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.177      ;
; -1.257 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.177      ;
; -1.238 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.167      ;
; -1.238 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.167      ;
; -1.238 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.167      ;
; -1.238 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.167      ;
; -1.238 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.167      ;
; -1.238 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.167      ;
; -1.238 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.167      ;
; -1.111 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 2.014      ;
; -1.111 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 2.014      ;
; -1.111 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 2.014      ;
; -1.060 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 1.968      ;
; -1.060 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 1.968      ;
; -0.936 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.847      ;
; -0.936 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.847      ;
; -0.936 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.847      ;
; -0.936 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.847      ;
; -0.936 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.847      ;
; -0.936 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.847      ;
; -0.936 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.847      ;
; -0.936 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.847      ;
; -0.936 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.847      ;
; -0.936 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.847      ;
; -0.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.842      ;
; -0.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.842      ;
; -0.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.842      ;
; -0.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.842      ;
; -0.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.842      ;
; -0.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.842      ;
; -0.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.842      ;
; -0.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.842      ;
; -0.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.842      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.884 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.800      ;
; -0.878 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.301      ; 2.177      ;
; -0.878 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.301      ; 2.177      ;
; -0.878 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.301      ; 2.177      ;
; -0.878 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.301      ; 2.177      ;
; -0.803 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.721      ;
; -0.803 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.721      ;
; -0.803 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.721      ;
; -0.667 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.320      ; 1.985      ;
; -0.667 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.320      ; 1.985      ;
; -0.667 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.320      ; 1.985      ;
; -0.667 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.320      ; 1.985      ;
; -0.566 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 1.901      ;
; -0.566 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 1.901      ;
; -0.566 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 1.901      ;
; -0.566 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 1.901      ;
; -0.542 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.339      ; 1.879      ;
; -0.542 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.339      ; 1.879      ;
; -0.542 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.339      ; 1.879      ;
; -0.542 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.339      ; 1.879      ;
; -0.523 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.326      ; 1.847      ;
; -0.523 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.326      ; 1.847      ;
; -0.523 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.326      ; 1.847      ;
; -0.523 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.326      ; 1.847      ;
; -0.523 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.326      ; 1.847      ;
; -0.424 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.299      ; 1.721      ;
; -0.424 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.299      ; 1.721      ;
; -0.424 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.299      ; 1.721      ;
; -0.424 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.299      ; 1.721      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.940 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.474      ; 1.600      ;
; 0.940 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.474      ; 1.600      ;
; 0.940 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.474      ; 1.600      ;
; 0.940 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.474      ; 1.600      ;
; 1.025 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.502      ; 1.713      ;
; 1.025 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.502      ; 1.713      ;
; 1.025 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.502      ; 1.713      ;
; 1.025 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.502      ; 1.713      ;
; 1.025 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.502      ; 1.713      ;
; 1.040 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.516      ; 1.742      ;
; 1.040 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.516      ; 1.742      ;
; 1.040 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.516      ; 1.742      ;
; 1.040 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.516      ; 1.742      ;
; 1.070 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.514      ; 1.770      ;
; 1.070 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.514      ; 1.770      ;
; 1.070 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.514      ; 1.770      ;
; 1.070 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.514      ; 1.770      ;
; 1.145 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.496      ; 1.827      ;
; 1.145 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.496      ; 1.827      ;
; 1.145 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.496      ; 1.827      ;
; 1.145 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.496      ; 1.827      ;
; 1.334 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.600      ;
; 1.334 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.600      ;
; 1.334 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.600      ;
; 1.338 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.476      ; 2.000      ;
; 1.338 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.476      ; 2.000      ;
; 1.338 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.476      ; 2.000      ;
; 1.338 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.476      ; 2.000      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.676      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.708      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.708      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.708      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.708      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.708      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.708      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.708      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.708      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.708      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.713      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.713      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.713      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.713      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.713      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.713      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.713      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.713      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.713      ;
; 1.454 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.713      ;
; 1.550 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.806      ;
; 1.550 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.806      ;
; 1.601 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.851      ;
; 1.601 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.851      ;
; 1.601 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.851      ;
; 1.732 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 2.000      ;
; 1.732 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 2.000      ;
; 1.732 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 2.000      ;
; 1.760 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.091      ; 2.037      ;
; 1.760 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.091      ; 2.037      ;
; 1.760 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.091      ; 2.037      ;
; 1.760 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.091      ; 2.037      ;
; 1.760 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.091      ; 2.037      ;
; 1.760 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.091      ; 2.037      ;
; 1.760 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.091      ; 2.037      ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 291.38 MHz ; 291.38 MHz      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 501.76 MHz ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.432 ; -108.661      ;
; CLOCK_50                                                                 ; -1.073 ; -1.073        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.340 ; 0.000         ;
; CLOCK_50                                                                 ; 0.364 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.071 ; -47.363       ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.848 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -98.945       ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -2.432 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.375      ;
; -2.432 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.375      ;
; -2.432 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.375      ;
; -2.432 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.375      ;
; -2.386 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.314      ;
; -2.365 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.062     ; 3.302      ;
; -2.276 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.215      ;
; -2.276 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.215      ;
; -2.276 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.215      ;
; -2.276 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.215      ;
; -2.276 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.215      ;
; -2.276 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.215      ;
; -2.276 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.215      ;
; -2.276 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.215      ;
; -2.276 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.215      ;
; -2.276 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.215      ;
; -2.275 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.218      ;
; -2.275 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.218      ;
; -2.275 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.218      ;
; -2.275 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.218      ;
; -2.266 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.194      ;
; -2.215 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 3.149      ;
; -2.215 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 3.149      ;
; -2.215 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 3.149      ;
; -2.215 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 3.149      ;
; -2.208 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.062     ; 3.145      ;
; -2.200 ; codec_controller:codec_controller_1|count[2]           ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 3.135      ;
; -2.186 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.129      ;
; -2.186 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.129      ;
; -2.186 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.129      ;
; -2.186 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 3.129      ;
; -2.128 ; codec_controller:codec_controller_1|count[1]           ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 3.063      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.062     ; 3.056      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.058      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.058      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.058      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.058      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.058      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.058      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.058      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.058      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.058      ;
; -2.119 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 3.058      ;
; -2.104 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.032      ;
; -2.092 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.062     ; 3.029      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 3.017      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 3.017      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 3.017      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 3.017      ;
; -2.072 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.304      ; 3.375      ;
; -2.069 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.999      ;
; -2.069 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.999      ;
; -2.069 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.999      ;
; -2.069 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.999      ;
; -2.069 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.999      ;
; -2.069 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.999      ;
; -2.069 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.999      ;
; -2.069 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.999      ;
; -2.069 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.999      ;
; -2.069 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.999      ;
; -2.037 ; codec_controller:codec_controller_1|count[1]           ; i2c_master:i2c_master_1|data[4]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.047     ; 2.989      ;
; -2.030 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 2.969      ;
; -2.030 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 2.969      ;
; -2.030 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 2.969      ;
; -2.030 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 2.969      ;
; -2.030 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 2.969      ;
; -2.030 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 2.969      ;
; -2.030 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 2.969      ;
; -2.030 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 2.969      ;
; -2.030 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 2.969      ;
; -2.030 ; i2c_master:i2c_master_1|bit_count[1]                   ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 2.969      ;
; -2.014 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 2.948      ;
; -2.014 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 2.948      ;
; -2.014 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 2.948      ;
; -2.014 ; i2c_master:i2c_master_1|clk_edge_mask[1]               ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 2.948      ;
; -2.010 ; i2c_master:i2c_master_1|clk_divider[4]                 ; i2c_master:i2c_master_1|clk_edge_mask[2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.481     ; 2.528      ;
; -1.950 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.304      ; 3.253      ;
; -1.949 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.879      ;
; -1.949 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.879      ;
; -1.949 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.879      ;
; -1.949 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.879      ;
; -1.949 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.879      ;
; -1.949 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.879      ;
; -1.949 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.879      ;
; -1.949 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.879      ;
; -1.949 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.879      ;
; -1.949 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.879      ;
; -1.940 ; i2c_master:i2c_master_1|clk_edge_mask[0]               ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.304      ; 3.243      ;
; -1.935 ; i2c_master:i2c_master_1|bit_count[2]                   ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.062     ; 2.872      ;
; -1.924 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE          ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 2.852      ;
; -1.923 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.849      ;
; -1.907 ; codec_controller:codec_controller_1|count[0]           ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 2.842      ;
; -1.902 ; i2c_master:i2c_master_1|bit_count[0]                   ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 2.837      ;
; -1.899 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE           ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 2.821      ;
; -1.892 ; codec_controller:codec_controller_1|count[2]           ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.431     ; 2.460      ;
; -1.891 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 2.811      ;
; -1.891 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 2.811      ;
; -1.891 ; i2c_master:i2c_master_1|clk_edge_mask[2]               ; i2c_master:i2c_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 2.811      ;
; -1.889 ; codec_controller:codec_controller_1|count[2]           ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.431     ; 2.457      ;
; -1.880 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 2.814      ;
+--------+--------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.073 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.686      ; 4.461      ;
; -0.993 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.073     ; 1.919      ;
; -0.750 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.686      ; 4.638      ;
; 0.243  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.073     ; 0.683      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.340 ; i2c_master:i2c_master_1|data[2]                                         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; i2c_master:i2c_master_1|data[1]                                         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.351 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.608      ;
; 0.355 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2s_master:i2s_master_1|bclk                                            ; i2s_master:i2s_master_1|bclk                                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.608      ;
; 0.385 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.643      ;
; 0.396 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.638      ;
; 0.426 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.668      ;
; 0.495 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.753      ;
; 0.508 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.750      ;
; 0.510 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.752      ;
; 0.511 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.753      ;
; 0.554 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.796      ;
; 0.569 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.827      ;
; 0.570 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.812      ;
; 0.572 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.830      ;
; 0.573 ; i2c_master:i2c_master_1|data[21]                                        ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.831      ;
; 0.577 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_START                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.819      ;
; 0.582 ; i2s_master:i2s_master_1|bit_count[6]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; i2c_master:i2c_master_1|data[12]                                        ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; i2c_master:i2c_master_1|data[7]                                         ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.844      ;
; 0.588 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; i2c_master:i2c_master_1|data[11]                                        ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.849      ;
; 0.592 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.835      ;
; 0.604 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.847      ;
; 0.614 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.856      ;
; 0.635 ; codec_controller:codec_controller_1|fsm_reg.state_start_write           ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.277      ;
; 0.647 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.889      ;
; 0.653 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_wait                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.895      ;
; 0.669 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.911      ;
; 0.710 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 0.954      ;
; 0.724 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.462      ; 1.357      ;
; 0.725 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.462      ; 1.358      ;
; 0.734 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 1.358      ;
; 0.746 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 0.990      ;
; 0.749 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_mask[0]                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.005      ;
; 0.757 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.003      ;
; 0.762 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.004      ;
; 0.765 ; i2c_master:i2c_master_1|write_done                                      ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.009      ;
; 0.770 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.012      ;
; 0.771 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.013      ;
; 0.773 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.014      ;
; 0.773 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.089      ; 1.033      ;
; 0.778 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.019      ;
; 0.781 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.022      ;
; 0.786 ; i2c_master:i2c_master_1|write_done                                      ; codec_controller:codec_controller_1|fsm_reg.state_wait                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.030      ;
; 0.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.039      ;
; 0.816 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.455      ; 1.442      ;
; 0.828 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 1.085      ;
; 0.854 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.112      ;
; 0.856 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.114      ;
; 0.858 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 1.115      ;
; 0.865 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.123      ;
; 0.874 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 1.131      ;
; 0.877 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.119      ;
; 0.879 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.137      ;
; 0.879 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.121      ;
; 0.881 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.123      ;
; 0.881 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.123      ;
; 0.887 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; -0.308     ; 0.750      ;
; 0.888 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.130      ;
; 0.891 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.134      ;
; 0.908 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.152      ;
; 0.916 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.158      ;
; 0.916 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.462      ; 1.549      ;
; 0.917 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.462      ; 1.550      ;
; 0.918 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_mask[1]                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.174      ;
; 0.918 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 1.175      ;
; 0.919 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[5]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.462      ; 1.552      ;
; 0.926 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.168      ;
; 0.928 ; i2c_master:i2c_master_1|data[4]                                         ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.186      ;
; 0.933 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; -0.311     ; 0.793      ;
; 0.954 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.596      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.364 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 1.048 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 2.787      ; 4.249      ;
; 1.345 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.073      ; 1.589      ;
; 1.410 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 2.787      ; 4.111      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.071 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 2.009      ;
; -1.071 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 2.009      ;
; -1.071 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 2.009      ;
; -1.071 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 2.009      ;
; -1.071 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 2.009      ;
; -1.071 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 2.009      ;
; -1.071 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 2.009      ;
; -1.026 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.956      ;
; -1.026 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.956      ;
; -1.026 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.956      ;
; -0.900 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.812      ;
; -0.900 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.812      ;
; -0.900 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 1.812      ;
; -0.857 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.775      ;
; -0.857 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.775      ;
; -0.765 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 1.687      ;
; -0.765 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 1.687      ;
; -0.765 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 1.687      ;
; -0.765 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 1.687      ;
; -0.765 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 1.687      ;
; -0.765 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 1.687      ;
; -0.765 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 1.687      ;
; -0.765 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 1.687      ;
; -0.765 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 1.687      ;
; -0.765 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 1.687      ;
; -0.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.681      ;
; -0.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.681      ;
; -0.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.681      ;
; -0.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.681      ;
; -0.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.681      ;
; -0.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.681      ;
; -0.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.681      ;
; -0.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.681      ;
; -0.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.681      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.719 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.645      ;
; -0.681 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.276      ; 1.956      ;
; -0.681 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.276      ; 1.956      ;
; -0.681 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.276      ; 1.956      ;
; -0.681 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.276      ; 1.956      ;
; -0.626 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.554      ;
; -0.626 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.554      ;
; -0.626 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.554      ;
; -0.495 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.296      ; 1.790      ;
; -0.495 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.296      ; 1.790      ;
; -0.495 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.296      ; 1.790      ;
; -0.495 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.296      ; 1.790      ;
; -0.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 1.742      ;
; -0.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 1.742      ;
; -0.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 1.742      ;
; -0.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 1.742      ;
; -0.403 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.315      ; 1.717      ;
; -0.403 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.315      ; 1.717      ;
; -0.403 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.315      ; 1.717      ;
; -0.403 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.315      ; 1.717      ;
; -0.386 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.302      ; 1.687      ;
; -0.386 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.302      ; 1.687      ;
; -0.386 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.302      ; 1.687      ;
; -0.386 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.302      ; 1.687      ;
; -0.386 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.302      ; 1.687      ;
; -0.281 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.274      ; 1.554      ;
; -0.281 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.274      ; 1.554      ;
; -0.281 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.274      ; 1.554      ;
; -0.281 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.274      ; 1.554      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.848 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.431      ; 1.450      ;
; 0.848 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.431      ; 1.450      ;
; 0.848 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.431      ; 1.450      ;
; 0.848 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.431      ; 1.450      ;
; 0.925 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.460      ; 1.556      ;
; 0.925 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.460      ; 1.556      ;
; 0.925 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.460      ; 1.556      ;
; 0.925 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.460      ; 1.556      ;
; 0.925 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.460      ; 1.556      ;
; 0.940 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.473      ; 1.584      ;
; 0.940 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.473      ; 1.584      ;
; 0.940 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.473      ; 1.584      ;
; 0.940 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.473      ; 1.584      ;
; 0.960 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.602      ;
; 0.960 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.602      ;
; 0.960 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.602      ;
; 0.960 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.602      ;
; 1.053 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 1.677      ;
; 1.053 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 1.677      ;
; 1.053 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 1.677      ;
; 1.053 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 1.677      ;
; 1.208 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.450      ;
; 1.208 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.450      ;
; 1.208 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.450      ;
; 1.227 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.433      ; 1.831      ;
; 1.227 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.433      ; 1.831      ;
; 1.227 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.433      ; 1.831      ;
; 1.227 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.433      ; 1.831      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.276 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.516      ;
; 1.316 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.550      ;
; 1.316 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.550      ;
; 1.316 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.550      ;
; 1.316 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.550      ;
; 1.316 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.550      ;
; 1.316 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.550      ;
; 1.316 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.550      ;
; 1.316 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.550      ;
; 1.316 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.550      ;
; 1.320 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.556      ;
; 1.320 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.556      ;
; 1.320 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.556      ;
; 1.320 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.556      ;
; 1.320 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.556      ;
; 1.320 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.556      ;
; 1.320 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.556      ;
; 1.320 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.556      ;
; 1.320 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.556      ;
; 1.320 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 1.556      ;
; 1.429 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.661      ;
; 1.429 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.661      ;
; 1.474 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.054      ; 1.699      ;
; 1.474 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.054      ; 1.699      ;
; 1.474 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.054      ; 1.699      ;
; 1.578 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.830      ;
; 1.578 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.830      ;
; 1.578 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.830      ;
; 1.578 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.830      ;
; 1.578 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.830      ;
; 1.578 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.830      ;
; 1.578 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.830      ;
; 1.587 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.831      ;
; 1.587 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.831      ;
; 1.587 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.831      ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.791 ; -27.316       ;
; CLOCK_50                                                                 ; -0.496 ; -0.496        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.175 ; 0.000         ;
; CLOCK_50                                                                 ; 0.187 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.158 ; -1.855        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.458 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.700        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.000 ; -77.000       ;
+--------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                ;
+--------+-----------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.791 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.738      ;
; -0.771 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.727      ;
; -0.771 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.727      ;
; -0.771 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.727      ;
; -0.771 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.727      ;
; -0.750 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.032     ; 1.705      ;
; -0.740 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.688      ;
; -0.740 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.688      ;
; -0.740 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.688      ;
; -0.740 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.688      ;
; -0.728 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.148      ; 1.863      ;
; -0.716 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.663      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.656      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.656      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.656      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.656      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.656      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.656      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.656      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.656      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.656      ;
; -0.699 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.656      ;
; -0.692 ; codec_controller:codec_controller_1|count[2]  ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.637      ;
; -0.691 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.647      ;
; -0.691 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.647      ;
; -0.691 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.647      ;
; -0.691 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.647      ;
; -0.670 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.032     ; 1.625      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.617      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.617      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.617      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.617      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.617      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.617      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.617      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.617      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.617      ;
; -0.668 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.617      ;
; -0.665 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.613      ;
; -0.665 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.613      ;
; -0.665 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.613      ;
; -0.665 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.613      ;
; -0.660 ; codec_controller:codec_controller_1|count[1]  ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.605      ;
; -0.655 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.148      ; 1.790      ;
; -0.653 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.148      ; 1.788      ;
; -0.644 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.600      ;
; -0.644 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.600      ;
; -0.644 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.600      ;
; -0.644 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.600      ;
; -0.642 ; codec_controller:codec_controller_1|count[1]  ; i2c_master:i2c_master_1|data[4]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.029     ; 1.600      ;
; -0.625 ; i2c_master:i2c_master_1|bit_count[0]          ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.032     ; 1.580      ;
; -0.623 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.032     ; 1.578      ;
; -0.619 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.576      ;
; -0.619 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.576      ;
; -0.619 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.576      ;
; -0.619 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.576      ;
; -0.619 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.576      ;
; -0.619 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.576      ;
; -0.619 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.576      ;
; -0.619 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.576      ;
; -0.619 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.576      ;
; -0.619 ; i2c_master:i2c_master_1|bit_count[2]          ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.576      ;
; -0.618 ; i2c_master:i2c_master_1|clk_edge_mask[1]      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.565      ;
; -0.610 ; i2c_master:i2c_master_1|clk_divider[4]        ; i2c_master:i2c_master_1|clk_edge_mask[2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.252     ; 1.345      ;
; -0.600 ; codec_controller:codec_controller_1|count[0]  ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.545      ;
; -0.593 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.542      ;
; -0.593 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.542      ;
; -0.593 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.542      ;
; -0.593 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.542      ;
; -0.593 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.542      ;
; -0.593 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.542      ;
; -0.593 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.542      ;
; -0.593 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.542      ;
; -0.593 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.542      ;
; -0.593 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.542      ;
; -0.588 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.533      ;
; -0.585 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.148      ; 1.720      ;
; -0.580 ; i2c_master:i2c_master_1|clk_edge_mask[0]      ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.148      ; 1.715      ;
; -0.576 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.515      ;
; -0.576 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.515      ;
; -0.576 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.515      ;
; -0.574 ; codec_controller:codec_controller_1|count[2]  ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.227     ; 1.334      ;
; -0.573 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.520      ;
; -0.572 ; i2c_master:i2c_master_1|clk_edge_mask[2]      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.517      ;
; -0.572 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.529      ;
; -0.572 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.529      ;
; -0.572 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.529      ;
; -0.572 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.529      ;
; -0.572 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.529      ;
; -0.572 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.529      ;
; -0.572 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.529      ;
; -0.572 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.529      ;
; -0.572 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.529      ;
; -0.572 ; i2c_master:i2c_master_1|bit_count[1]          ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.030     ; 1.529      ;
; -0.565 ; codec_controller:codec_controller_1|count[2]  ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.227     ; 1.325      ;
; -0.552 ; codec_controller:codec_controller_1|count[0]  ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.497      ;
; -0.549 ; i2c_master:i2c_master_1|clk_edge_mask[1]      ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.497      ;
; -0.549 ; i2c_master:i2c_master_1|clk_edge_mask[1]      ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.497      ;
; -0.549 ; i2c_master:i2c_master_1|clk_edge_mask[1]      ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.497      ;
; -0.549 ; i2c_master:i2c_master_1|clk_edge_mask[1]      ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.497      ;
+--------+-----------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.496 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 1.514      ; 2.592      ;
; -0.054 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.043     ; 0.998      ;
; 0.218  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 1.514      ; 2.378      ;
; 0.585  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.043     ; 0.359      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.175 ; i2c_master:i2c_master_1|data[2]                                         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; i2c_master:i2c_master_1|data[1]                                         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2s_master:i2s_master_1|bclk                                            ; i2s_master:i2s_master_1|bclk                                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.190 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.325      ;
; 0.215 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.340      ;
; 0.242 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.374      ;
; 0.248 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.376      ;
; 0.279 ; i2s_master:i2s_master_1|bit_count[6]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.404      ;
; 0.281 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_START                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.405      ;
; 0.282 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.415      ;
; 0.285 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.417      ;
; 0.286 ; i2c_master:i2c_master_1|data[21]                                        ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.411      ;
; 0.287 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.412      ;
; 0.288 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.421      ;
; 0.291 ; i2c_master:i2c_master_1|data[12]                                        ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; i2c_master:i2c_master_1|data[7]                                         ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.416      ;
; 0.293 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.427      ;
; 0.295 ; i2c_master:i2c_master_1|data[11]                                        ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.420      ;
; 0.301 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.306 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.431      ;
; 0.322 ; codec_controller:codec_controller_1|fsm_reg.state_start_write           ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.246      ; 0.652      ;
; 0.328 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.455      ;
; 0.328 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.453      ;
; 0.329 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_wait                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.454      ;
; 0.340 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.465      ;
; 0.341 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.468      ;
; 0.343 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 0.660      ;
; 0.350 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_mask[0]                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.480      ;
; 0.353 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.243      ; 0.680      ;
; 0.356 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.243      ; 0.683      ;
; 0.368 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.493      ;
; 0.372 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.497      ;
; 0.373 ; i2c_master:i2c_master_1|write_done                                      ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.500      ;
; 0.375 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 0.510      ;
; 0.376 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.500      ;
; 0.376 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.500      ;
; 0.377 ; i2c_master:i2c_master_1|write_done                                      ; codec_controller:codec_controller_1|fsm_reg.state_wait                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.504      ;
; 0.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.503      ;
; 0.380 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.504      ;
; 0.383 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.507      ;
; 0.400 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.525      ;
; 0.401 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.533      ;
; 0.406 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.235      ; 0.725      ;
; 0.416 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.548      ;
; 0.426 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.558      ;
; 0.429 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.555      ;
; 0.431 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.564      ;
; 0.436 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_mask[1]                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.566      ;
; 0.438 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.563      ;
; 0.440 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.573      ;
; 0.443 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; -0.154     ; 0.373      ;
; 0.443 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.576      ;
; 0.444 ; i2s_master:i2s_master_1|bit_count[3]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.569      ;
; 0.450 ; i2s_master:i2s_master_1|bit_count[1]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; i2s_master:i2s_master_1|bit_count[5]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.585      ;
; 0.453 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; i2c_master:i2c_master_1|data[4]                                         ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.585      ;
; 0.454 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.586      ;
; 0.456 ; i2s_master:i2s_master_1|bit_count[2]                                    ; i2s_master:i2s_master_1|bit_count[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; i2s_master:i2s_master_1|bit_count[0]                                    ; i2s_master:i2s_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; i2s_master:i2s_master_1|bit_count[4]                                    ; i2s_master:i2s_master_1|bit_count[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.581      ;
; 0.458 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.243      ; 0.785      ;
; 0.459 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[5]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.243      ; 0.786      ;
; 0.459 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.243      ; 0.786      ;
; 0.460 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; -0.155     ; 0.389      ;
; 0.472 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[0]   ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.246      ; 0.802      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.187 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.314      ;
; 0.387 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 1.577      ; 2.183      ;
; 0.695 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 1.074 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 1.577      ; 2.370      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.158 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.114      ;
; -0.158 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.114      ;
; -0.158 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.114      ;
; -0.158 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.114      ;
; -0.158 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.114      ;
; -0.158 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.114      ;
; -0.158 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.114      ;
; -0.121 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.069      ;
; -0.121 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.069      ;
; -0.121 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.069      ;
; -0.090 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.025      ;
; -0.090 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.025      ;
; -0.090 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.025      ;
; -0.058 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 0.999      ;
; -0.058 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 0.999      ;
; 0.015  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.930      ;
; 0.015  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.930      ;
; 0.015  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.930      ;
; 0.015  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.930      ;
; 0.015  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.930      ;
; 0.015  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.930      ;
; 0.015  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.930      ;
; 0.015  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.930      ;
; 0.015  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.930      ;
; 0.015  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.930      ;
; 0.022  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.921      ;
; 0.022  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.921      ;
; 0.022  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.921      ;
; 0.022  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.921      ;
; 0.022  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.921      ;
; 0.022  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.921      ;
; 0.022  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.921      ;
; 0.022  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.921      ;
; 0.022  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.921      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.041  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 0.903      ;
; 0.058  ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.140      ; 1.069      ;
; 0.058  ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.140      ; 1.069      ;
; 0.058  ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.140      ; 1.069      ;
; 0.058  ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.140      ; 1.069      ;
; 0.118  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.828      ;
; 0.118  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.828      ;
; 0.118  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.828      ;
; 0.120  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.144      ; 1.011      ;
; 0.120  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.144      ; 1.011      ;
; 0.120  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.144      ; 1.011      ;
; 0.120  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.144      ; 1.011      ;
; 0.183  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.157      ; 0.961      ;
; 0.183  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.157      ; 0.961      ;
; 0.183  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.157      ; 0.961      ;
; 0.183  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.157      ; 0.961      ;
; 0.194  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.159      ; 0.952      ;
; 0.194  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.159      ; 0.952      ;
; 0.194  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.159      ; 0.952      ;
; 0.194  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.159      ; 0.952      ;
; 0.209  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.152      ; 0.930      ;
; 0.209  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.152      ; 0.930      ;
; 0.209  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.152      ; 0.930      ;
; 0.209  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.152      ; 0.930      ;
; 0.209  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.152      ; 0.930      ;
; 0.297  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.138      ; 0.828      ;
; 0.297  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.138      ; 0.828      ;
; 0.297  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.138      ; 0.828      ;
; 0.297  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.138      ; 0.828      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                       ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.458 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.227      ; 0.769      ;
; 0.458 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.227      ; 0.769      ;
; 0.458 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.227      ; 0.769      ;
; 0.458 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.227      ; 0.769      ;
; 0.476 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.801      ;
; 0.476 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.801      ;
; 0.476 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.801      ;
; 0.476 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.801      ;
; 0.476 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.801      ;
; 0.485 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.818      ;
; 0.485 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.818      ;
; 0.485 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.818      ;
; 0.485 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.818      ;
; 0.494 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.246      ; 0.824      ;
; 0.494 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.246      ; 0.824      ;
; 0.494 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.246      ; 0.824      ;
; 0.494 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.246      ; 0.824      ;
; 0.541 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 0.858      ;
; 0.541 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 0.858      ;
; 0.541 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 0.858      ;
; 0.541 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 0.858      ;
; 0.625 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.229      ; 0.938      ;
; 0.625 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.229      ; 0.938      ;
; 0.625 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.229      ; 0.938      ;
; 0.625 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.229      ; 0.938      ;
; 0.644 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.769      ;
; 0.644 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.769      ;
; 0.644 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.769      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.659 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.782      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.797      ;
; 0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.801      ;
; 0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.801      ;
; 0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.801      ;
; 0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.801      ;
; 0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.801      ;
; 0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.801      ;
; 0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.801      ;
; 0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.801      ;
; 0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.801      ;
; 0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.801      ;
; 0.730 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.035      ; 0.849      ;
; 0.730 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.035      ; 0.849      ;
; 0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.029      ; 0.866      ;
; 0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.029      ; 0.866      ;
; 0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.029      ; 0.866      ;
; 0.811 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.938      ;
; 0.811 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.938      ;
; 0.811 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.938      ;
; 0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[6]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 0.950      ;
; 0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 0.950      ;
; 0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 0.950      ;
; 0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 0.950      ;
; 0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 0.950      ;
; 0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 0.950      ;
; 0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_count[5]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 0.950      ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                          ; -2.736   ; 0.175 ; -1.257   ; 0.458   ; -3.000              ;
;  CLOCK_50                                                                 ; -1.221   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.736   ; 0.175 ; -1.257   ; 0.458   ; -1.285              ;
; Design-wide TNS                                                           ; -126.836 ; 0.0   ; -58.589  ; 0.0     ; -104.515            ;
;  CLOCK_50                                                                 ; -1.221   ; 0.000 ; N/A      ; N/A     ; -5.700              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -125.615 ; 0.000 ; -58.589  ; 0.000   ; -98.945             ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO_26                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 806      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 806      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                              ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 73       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 73       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                     ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; Target                                                                   ; Clock                                                                    ; Type ; Status      ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; Base ; Constrained ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; Constrained ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Apr 12 18:36:55 2019
Info: Command: quartus_sta synthi_top -c synthi_top
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'synthi_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.736            -125.615 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.221              -1.221 CLOCK_50 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.407               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.257             -58.589 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.940
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.940               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285             -98.945 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.432            -108.661 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.073              -1.073 CLOCK_50 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.364               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.071             -47.363 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.848
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.848               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285             -98.945 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.791
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.791             -27.316 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -0.496              -0.496 CLOCK_50 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.187               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.158              -1.855 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.458               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.700 CLOCK_50 
    Info (332119):    -1.000             -77.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Fri Apr 12 18:36:58 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


