#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027ffd37bcd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v0000027ffd410710_0 .net "PC", 31 0, L_0000027ffd4a2270;  1 drivers
v0000027ffd4116b0_0 .net "cycles_consumed", 31 0, v0000027ffd4126f0_0;  1 drivers
v0000027ffd410850_0 .var "input_clk", 0 0;
v0000027ffd411890_0 .var "rst", 0 0;
S_0000027ffd1a9fd0 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_0000027ffd37bcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000027ffd350010 .functor NOR 1, v0000027ffd410850_0, v0000027ffd407c00_0, C4<0>, C4<0>;
L_0000027ffd351190 .functor AND 1, v0000027ffd3e3830_0, v0000027ffd3e4550_0, C4<1>, C4<1>;
L_0000027ffd351200 .functor AND 1, L_0000027ffd351190, L_0000027ffd410ad0, C4<1>, C4<1>;
L_0000027ffd34fc20 .functor AND 1, v0000027ffd3d1890_0, v0000027ffd3d1bb0_0, C4<1>, C4<1>;
L_0000027ffd350e10 .functor AND 1, L_0000027ffd34fc20, L_0000027ffd411930, C4<1>, C4<1>;
L_0000027ffd3502b0 .functor AND 1, v0000027ffd407480_0, v0000027ffd4075c0_0, C4<1>, C4<1>;
L_0000027ffd34ff30 .functor AND 1, L_0000027ffd3502b0, L_0000027ffd4119d0, C4<1>, C4<1>;
L_0000027ffd34fb40 .functor AND 1, v0000027ffd3e3830_0, v0000027ffd3e4550_0, C4<1>, C4<1>;
L_0000027ffd350ef0 .functor AND 1, L_0000027ffd34fb40, L_0000027ffd410b70, C4<1>, C4<1>;
L_0000027ffd350320 .functor AND 1, v0000027ffd3d1890_0, v0000027ffd3d1bb0_0, C4<1>, C4<1>;
L_0000027ffd351270 .functor AND 1, L_0000027ffd350320, L_0000027ffd411cf0, C4<1>, C4<1>;
L_0000027ffd350cc0 .functor AND 1, v0000027ffd407480_0, v0000027ffd4075c0_0, C4<1>, C4<1>;
L_0000027ffd34fbb0 .functor AND 1, L_0000027ffd350cc0, L_0000027ffd411e30, C4<1>, C4<1>;
L_0000027ffd419500 .functor NOT 1, L_0000027ffd350010, C4<0>, C4<0>, C4<0>;
L_0000027ffd419b90 .functor NOT 1, L_0000027ffd350010, C4<0>, C4<0>, C4<0>;
L_0000027ffd424550 .functor NOT 1, L_0000027ffd350010, C4<0>, C4<0>, C4<0>;
L_0000027ffd424a90 .functor NOT 1, L_0000027ffd350010, C4<0>, C4<0>, C4<0>;
L_0000027ffd4249b0 .functor NOT 1, L_0000027ffd350010, C4<0>, C4<0>, C4<0>;
L_0000027ffd4a2270 .functor BUFZ 32, v0000027ffd404640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ffd409820_0 .net "EX1_ALU_OPER1", 31 0, L_0000027ffd419570;  1 drivers
v0000027ffd4098c0_0 .net "EX1_ALU_OPER2", 31 0, L_0000027ffd4242b0;  1 drivers
v0000027ffd409a00_0 .net "EX1_PC", 31 0, v0000027ffd3e1170_0;  1 drivers
v0000027ffd409be0_0 .net "EX1_PFC", 31 0, v0000027ffd3e1990_0;  1 drivers
v0000027ffd4096e0_0 .net "EX1_PFC_to_IF", 31 0, L_0000027ffd415fd0;  1 drivers
v0000027ffd409c80_0 .net "EX1_forward_to_B", 31 0, v0000027ffd3e0c70_0;  1 drivers
v0000027ffd409640_0 .net "EX1_is_beq", 0 0, v0000027ffd3e2bb0_0;  1 drivers
v0000027ffd409d20_0 .net "EX1_is_bne", 0 0, v0000027ffd3e2930_0;  1 drivers
v0000027ffd403100_0 .net "EX1_is_jal", 0 0, v0000027ffd3e17b0_0;  1 drivers
v0000027ffd4025c0_0 .net "EX1_is_jr", 0 0, v0000027ffd3e1670_0;  1 drivers
v0000027ffd402160_0 .net "EX1_is_oper2_immed", 0 0, v0000027ffd3e1ad0_0;  1 drivers
v0000027ffd402de0_0 .net "EX1_memread", 0 0, v0000027ffd3e1850_0;  1 drivers
v0000027ffd402340_0 .net "EX1_memwrite", 0 0, v0000027ffd3e1490_0;  1 drivers
v0000027ffd403600_0 .net "EX1_opcode", 11 0, v0000027ffd3e2390_0;  1 drivers
v0000027ffd4040a0_0 .net "EX1_predicted", 0 0, v0000027ffd3e3290_0;  1 drivers
v0000027ffd4023e0_0 .net "EX1_rd_ind", 4 0, v0000027ffd3e27f0_0;  1 drivers
v0000027ffd403ce0_0 .net "EX1_rd_indzero", 0 0, v0000027ffd3e1b70_0;  1 drivers
v0000027ffd403740_0 .net "EX1_regwrite", 0 0, v0000027ffd3e3330_0;  1 drivers
v0000027ffd402660_0 .net "EX1_rs1", 31 0, v0000027ffd3e2890_0;  1 drivers
v0000027ffd402e80_0 .net "EX1_rs1_ind", 4 0, v0000027ffd3e22f0_0;  1 drivers
v0000027ffd4027a0_0 .net "EX1_rs2", 31 0, v0000027ffd3e1df0_0;  1 drivers
v0000027ffd402d40_0 .net "EX1_rs2_ind", 4 0, v0000027ffd3e1f30_0;  1 drivers
v0000027ffd402700_0 .net "EX1_rs2_out", 31 0, L_0000027ffd423130;  1 drivers
v0000027ffd4036a0_0 .net "EX2_ALU_OPER1", 31 0, v0000027ffd3e3e70_0;  1 drivers
v0000027ffd403f60_0 .net "EX2_ALU_OPER2", 31 0, v0000027ffd3e3f10_0;  1 drivers
v0000027ffd404000_0 .net "EX2_ALU_OUT", 31 0, L_0000027ffd415850;  1 drivers
v0000027ffd402f20_0 .net "EX2_PC", 31 0, v0000027ffd3e4730_0;  1 drivers
v0000027ffd4037e0_0 .net "EX2_PFC_to_IF", 31 0, v0000027ffd3e40f0_0;  1 drivers
v0000027ffd402ac0_0 .net "EX2_forward_to_B", 31 0, v0000027ffd3e47d0_0;  1 drivers
v0000027ffd403b00_0 .net "EX2_is_beq", 0 0, v0000027ffd3e3510_0;  1 drivers
v0000027ffd403d80_0 .net "EX2_is_bne", 0 0, v0000027ffd3e35b0_0;  1 drivers
v0000027ffd404320_0 .net "EX2_is_jal", 0 0, v0000027ffd3e3d30_0;  1 drivers
v0000027ffd401f80_0 .net "EX2_is_jr", 0 0, v0000027ffd3e3650_0;  1 drivers
v0000027ffd402840_0 .net "EX2_is_oper2_immed", 0 0, v0000027ffd3e3fb0_0;  1 drivers
v0000027ffd402fc0_0 .net "EX2_memread", 0 0, v0000027ffd3e4230_0;  1 drivers
v0000027ffd403a60_0 .net "EX2_memwrite", 0 0, v0000027ffd3e36f0_0;  1 drivers
v0000027ffd4032e0_0 .net "EX2_opcode", 11 0, v0000027ffd3e3c90_0;  1 drivers
v0000027ffd402520_0 .net "EX2_predicted", 0 0, v0000027ffd3e3dd0_0;  1 drivers
v0000027ffd4028e0_0 .net "EX2_rd_ind", 4 0, v0000027ffd3e4190_0;  1 drivers
v0000027ffd402980_0 .net "EX2_rd_indzero", 0 0, v0000027ffd3e4550_0;  1 drivers
v0000027ffd403060_0 .net "EX2_regwrite", 0 0, v0000027ffd3e3830_0;  1 drivers
v0000027ffd402200_0 .net "EX2_rs1", 31 0, v0000027ffd3e42d0_0;  1 drivers
v0000027ffd4031a0_0 .net "EX2_rs1_ind", 4 0, v0000027ffd3e38d0_0;  1 drivers
v0000027ffd403240_0 .net "EX2_rs2_ind", 4 0, v0000027ffd3e3a10_0;  1 drivers
v0000027ffd403920_0 .net "EX2_rs2_out", 31 0, v0000027ffd3e3ab0_0;  1 drivers
v0000027ffd403380_0 .net "ID_INST", 31 0, v0000027ffd3eef90_0;  1 drivers
v0000027ffd403ba0_0 .net "ID_PC", 31 0, v0000027ffd3ef030_0;  1 drivers
v0000027ffd401ee0_0 .net "ID_PFC_to_EX", 31 0, L_0000027ffd414310;  1 drivers
v0000027ffd402a20_0 .net "ID_PFC_to_IF", 31 0, L_0000027ffd413410;  1 drivers
v0000027ffd403880_0 .net "ID_forward_to_B", 31 0, L_0000027ffd4139b0;  1 drivers
v0000027ffd402b60_0 .net "ID_is_beq", 0 0, L_0000027ffd4130f0;  1 drivers
v0000027ffd403560_0 .net "ID_is_bne", 0 0, L_0000027ffd413190;  1 drivers
v0000027ffd4022a0_0 .net "ID_is_j", 0 0, L_0000027ffd416390;  1 drivers
v0000027ffd402c00_0 .net "ID_is_jal", 0 0, L_0000027ffd4153f0;  1 drivers
v0000027ffd4039c0_0 .net "ID_is_jr", 0 0, L_0000027ffd413730;  1 drivers
v0000027ffd402480_0 .net "ID_is_oper2_immed", 0 0, L_0000027ffd419110;  1 drivers
v0000027ffd403420_0 .net "ID_memread", 0 0, L_0000027ffd416bb0;  1 drivers
v0000027ffd404460_0 .net "ID_memwrite", 0 0, L_0000027ffd415990;  1 drivers
v0000027ffd402ca0_0 .net "ID_opcode", 11 0, v0000027ffd4069e0_0;  1 drivers
v0000027ffd4034c0_0 .net "ID_predicted", 0 0, v0000027ffd3e7f10_0;  1 drivers
v0000027ffd403c40_0 .net "ID_rd_ind", 4 0, v0000027ffd406800_0;  1 drivers
v0000027ffd401e40_0 .net "ID_regwrite", 0 0, L_0000027ffd4175b0;  1 drivers
v0000027ffd403e20_0 .net "ID_rs1", 31 0, v0000027ffd3eedb0_0;  1 drivers
v0000027ffd403ec0_0 .net "ID_rs1_ind", 4 0, v0000027ffd4057c0_0;  1 drivers
v0000027ffd404140_0 .net "ID_rs2", 31 0, v0000027ffd3edcd0_0;  1 drivers
v0000027ffd4041e0_0 .net "ID_rs2_ind", 4 0, v0000027ffd406620_0;  1 drivers
v0000027ffd404280_0 .net "IF_INST", 31 0, L_0000027ffd419030;  1 drivers
v0000027ffd4043c0_0 .net "IF_pc", 31 0, v0000027ffd404640_0;  1 drivers
v0000027ffd404500_0 .net "MEM_ALU_OUT", 31 0, v0000027ffd3d2790_0;  1 drivers
v0000027ffd4045a0_0 .net "MEM_Data_mem_out", 31 0, v0000027ffd408ce0_0;  1 drivers
v0000027ffd402020_0 .net "MEM_memread", 0 0, v0000027ffd3d3230_0;  1 drivers
v0000027ffd4020c0_0 .net "MEM_memwrite", 0 0, v0000027ffd3d2330_0;  1 drivers
v0000027ffd411ed0_0 .net "MEM_opcode", 11 0, v0000027ffd3d35f0_0;  1 drivers
v0000027ffd412790_0 .net "MEM_rd_ind", 4 0, v0000027ffd3d2290_0;  1 drivers
v0000027ffd411f70_0 .net "MEM_rd_indzero", 0 0, v0000027ffd3d1bb0_0;  1 drivers
v0000027ffd411390_0 .net "MEM_regwrite", 0 0, v0000027ffd3d1890_0;  1 drivers
v0000027ffd4108f0_0 .net "MEM_rs2", 31 0, v0000027ffd3d1b10_0;  1 drivers
v0000027ffd411bb0_0 .net "PC", 31 0, L_0000027ffd4a2270;  alias, 1 drivers
v0000027ffd412650_0 .net "STALL_ID1_FLUSH", 0 0, v0000027ffd3e7bf0_0;  1 drivers
v0000027ffd412010_0 .net "STALL_ID2_FLUSH", 0 0, v0000027ffd3e9a90_0;  1 drivers
v0000027ffd410990_0 .net "STALL_IF_FLUSH", 0 0, v0000027ffd3ebed0_0;  1 drivers
v0000027ffd4120b0_0 .net "WB_ALU_OUT", 31 0, v0000027ffd406e40_0;  1 drivers
v0000027ffd410fd0_0 .net "WB_Data_mem_out", 31 0, v0000027ffd406ee0_0;  1 drivers
v0000027ffd412ab0_0 .net "WB_memread", 0 0, v0000027ffd408740_0;  1 drivers
v0000027ffd412290_0 .net "WB_rd_ind", 4 0, v0000027ffd4087e0_0;  1 drivers
v0000027ffd411430_0 .net "WB_rd_indzero", 0 0, v0000027ffd4075c0_0;  1 drivers
v0000027ffd412830_0 .net "WB_regwrite", 0 0, v0000027ffd407480_0;  1 drivers
v0000027ffd410d50_0 .net "Wrong_prediction", 0 0, L_0000027ffd424a20;  1 drivers
v0000027ffd4103f0_0 .net *"_ivl_1", 0 0, L_0000027ffd351190;  1 drivers
v0000027ffd4107b0_0 .net *"_ivl_13", 0 0, L_0000027ffd3502b0;  1 drivers
v0000027ffd410c10_0 .net *"_ivl_14", 0 0, L_0000027ffd4119d0;  1 drivers
v0000027ffd411c50_0 .net *"_ivl_19", 0 0, L_0000027ffd34fb40;  1 drivers
v0000027ffd412510_0 .net *"_ivl_2", 0 0, L_0000027ffd410ad0;  1 drivers
v0000027ffd4125b0_0 .net *"_ivl_20", 0 0, L_0000027ffd410b70;  1 drivers
v0000027ffd4112f0_0 .net *"_ivl_25", 0 0, L_0000027ffd350320;  1 drivers
v0000027ffd410e90_0 .net *"_ivl_26", 0 0, L_0000027ffd411cf0;  1 drivers
v0000027ffd411750_0 .net *"_ivl_31", 0 0, L_0000027ffd350cc0;  1 drivers
v0000027ffd411d90_0 .net *"_ivl_32", 0 0, L_0000027ffd411e30;  1 drivers
v0000027ffd412150_0 .net *"_ivl_40", 31 0, L_0000027ffd4162f0;  1 drivers
L_0000027ffd430c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd4128d0_0 .net *"_ivl_43", 26 0, L_0000027ffd430c58;  1 drivers
L_0000027ffd430ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd410cb0_0 .net/2u *"_ivl_44", 31 0, L_0000027ffd430ca0;  1 drivers
v0000027ffd410df0_0 .net *"_ivl_52", 31 0, L_0000027ffd489c30;  1 drivers
L_0000027ffd430d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd410f30_0 .net *"_ivl_55", 26 0, L_0000027ffd430d30;  1 drivers
L_0000027ffd430d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd412970_0 .net/2u *"_ivl_56", 31 0, L_0000027ffd430d78;  1 drivers
v0000027ffd411a70_0 .net *"_ivl_7", 0 0, L_0000027ffd34fc20;  1 drivers
v0000027ffd411070_0 .net *"_ivl_8", 0 0, L_0000027ffd411930;  1 drivers
v0000027ffd411110_0 .net "alu_selA", 1 0, L_0000027ffd411b10;  1 drivers
v0000027ffd4121f0_0 .net "alu_selB", 1 0, L_0000027ffd414a90;  1 drivers
v0000027ffd4117f0_0 .net "clk", 0 0, L_0000027ffd350010;  1 drivers
v0000027ffd4126f0_0 .var "cycles_consumed", 31 0;
v0000027ffd4111b0_0 .net "exhaz", 0 0, L_0000027ffd350e10;  1 drivers
v0000027ffd412330_0 .net "exhaz2", 0 0, L_0000027ffd351270;  1 drivers
v0000027ffd4123d0_0 .net "hlt", 0 0, v0000027ffd407c00_0;  1 drivers
v0000027ffd410a30_0 .net "idhaz", 0 0, L_0000027ffd351200;  1 drivers
v0000027ffd411250_0 .net "idhaz2", 0 0, L_0000027ffd350ef0;  1 drivers
v0000027ffd4114d0_0 .net "if_id_write", 0 0, v0000027ffd3eb9d0_0;  1 drivers
v0000027ffd412470_0 .net "input_clk", 0 0, v0000027ffd410850_0;  1 drivers
v0000027ffd411570_0 .net "is_branch_and_taken", 0 0, L_0000027ffd418e70;  1 drivers
v0000027ffd4105d0_0 .net "memhaz", 0 0, L_0000027ffd34ff30;  1 drivers
v0000027ffd412a10_0 .net "memhaz2", 0 0, L_0000027ffd34fbb0;  1 drivers
v0000027ffd410490_0 .net "pc_src", 2 0, L_0000027ffd4132d0;  1 drivers
v0000027ffd411610_0 .net "pc_write", 0 0, v0000027ffd3e9f90_0;  1 drivers
v0000027ffd412b50_0 .net "rst", 0 0, v0000027ffd411890_0;  1 drivers
v0000027ffd410530_0 .net "store_rs2_forward", 1 0, L_0000027ffd413370;  1 drivers
v0000027ffd410670_0 .net "wdata_to_reg_file", 31 0, L_0000027ffd4a30e0;  1 drivers
E_0000027ffd356e00/0 .event negedge, v0000027ffd3e8e10_0;
E_0000027ffd356e00/1 .event posedge, v0000027ffd3d2d30_0;
E_0000027ffd356e00 .event/or E_0000027ffd356e00/0, E_0000027ffd356e00/1;
L_0000027ffd410ad0 .cmp/eq 5, v0000027ffd3e4190_0, v0000027ffd3e22f0_0;
L_0000027ffd411930 .cmp/eq 5, v0000027ffd3d2290_0, v0000027ffd3e22f0_0;
L_0000027ffd4119d0 .cmp/eq 5, v0000027ffd4087e0_0, v0000027ffd3e22f0_0;
L_0000027ffd410b70 .cmp/eq 5, v0000027ffd3e4190_0, v0000027ffd3e1f30_0;
L_0000027ffd411cf0 .cmp/eq 5, v0000027ffd3d2290_0, v0000027ffd3e1f30_0;
L_0000027ffd411e30 .cmp/eq 5, v0000027ffd4087e0_0, v0000027ffd3e1f30_0;
L_0000027ffd4162f0 .concat [ 5 27 0 0], v0000027ffd406800_0, L_0000027ffd430c58;
L_0000027ffd416430 .cmp/ne 32, L_0000027ffd4162f0, L_0000027ffd430ca0;
L_0000027ffd489c30 .concat [ 5 27 0 0], v0000027ffd3e4190_0, L_0000027ffd430d30;
L_0000027ffd48ae50 .cmp/ne 32, L_0000027ffd489c30, L_0000027ffd430d78;
S_0000027ffd1b96f0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000027ffd350390 .functor NOT 1, L_0000027ffd350e10, C4<0>, C4<0>, C4<0>;
L_0000027ffd350550 .functor AND 1, L_0000027ffd34ff30, L_0000027ffd350390, C4<1>, C4<1>;
L_0000027ffd3506a0 .functor OR 1, L_0000027ffd351200, L_0000027ffd350550, C4<0>, C4<0>;
L_0000027ffd350080 .functor OR 1, L_0000027ffd351200, L_0000027ffd350e10, C4<0>, C4<0>;
v0000027ffd37b030_0 .net *"_ivl_12", 0 0, L_0000027ffd350080;  1 drivers
v0000027ffd37abd0_0 .net *"_ivl_2", 0 0, L_0000027ffd350390;  1 drivers
v0000027ffd37adb0_0 .net *"_ivl_5", 0 0, L_0000027ffd350550;  1 drivers
v0000027ffd37b710_0 .net *"_ivl_7", 0 0, L_0000027ffd3506a0;  1 drivers
v0000027ffd37b170_0 .net "alu_selA", 1 0, L_0000027ffd411b10;  alias, 1 drivers
v0000027ffd37a4f0_0 .net "exhaz", 0 0, L_0000027ffd350e10;  alias, 1 drivers
v0000027ffd379b90_0 .net "idhaz", 0 0, L_0000027ffd351200;  alias, 1 drivers
v0000027ffd37a810_0 .net "memhaz", 0 0, L_0000027ffd34ff30;  alias, 1 drivers
L_0000027ffd411b10 .concat8 [ 1 1 0 0], L_0000027ffd3506a0, L_0000027ffd350080;
S_0000027ffd176040 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000027ffd350be0 .functor NOT 1, L_0000027ffd351270, C4<0>, C4<0>, C4<0>;
L_0000027ffd34fd00 .functor AND 1, L_0000027ffd34fbb0, L_0000027ffd350be0, C4<1>, C4<1>;
L_0000027ffd34fd70 .functor OR 1, L_0000027ffd350ef0, L_0000027ffd34fd00, C4<0>, C4<0>;
L_0000027ffd350630 .functor NOT 1, v0000027ffd3e1ad0_0, C4<0>, C4<0>, C4<0>;
L_0000027ffd350c50 .functor AND 1, L_0000027ffd34fd70, L_0000027ffd350630, C4<1>, C4<1>;
L_0000027ffd350710 .functor OR 1, L_0000027ffd350ef0, L_0000027ffd351270, C4<0>, C4<0>;
L_0000027ffd34fde0 .functor NOT 1, v0000027ffd3e1ad0_0, C4<0>, C4<0>, C4<0>;
L_0000027ffd3512e0 .functor AND 1, L_0000027ffd350710, L_0000027ffd34fde0, C4<1>, C4<1>;
v0000027ffd379e10_0 .net "EX1_is_oper2_immed", 0 0, v0000027ffd3e1ad0_0;  alias, 1 drivers
v0000027ffd379eb0_0 .net *"_ivl_11", 0 0, L_0000027ffd350c50;  1 drivers
v0000027ffd37aef0_0 .net *"_ivl_16", 0 0, L_0000027ffd350710;  1 drivers
v0000027ffd379c30_0 .net *"_ivl_17", 0 0, L_0000027ffd34fde0;  1 drivers
v0000027ffd379cd0_0 .net *"_ivl_2", 0 0, L_0000027ffd350be0;  1 drivers
v0000027ffd37ab30_0 .net *"_ivl_20", 0 0, L_0000027ffd3512e0;  1 drivers
v0000027ffd37b2b0_0 .net *"_ivl_5", 0 0, L_0000027ffd34fd00;  1 drivers
v0000027ffd37a130_0 .net *"_ivl_7", 0 0, L_0000027ffd34fd70;  1 drivers
v0000027ffd379a50_0 .net *"_ivl_8", 0 0, L_0000027ffd350630;  1 drivers
v0000027ffd37a8b0_0 .net "alu_selB", 1 0, L_0000027ffd414a90;  alias, 1 drivers
v0000027ffd37b350_0 .net "exhaz", 0 0, L_0000027ffd351270;  alias, 1 drivers
v0000027ffd37ad10_0 .net "idhaz", 0 0, L_0000027ffd350ef0;  alias, 1 drivers
v0000027ffd37b490_0 .net "memhaz", 0 0, L_0000027ffd34fbb0;  alias, 1 drivers
L_0000027ffd414a90 .concat8 [ 1 1 0 0], L_0000027ffd350c50, L_0000027ffd3512e0;
S_0000027ffd1761d0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000027ffd350a20 .functor NOT 1, L_0000027ffd351270, C4<0>, C4<0>, C4<0>;
L_0000027ffd351350 .functor AND 1, L_0000027ffd34fbb0, L_0000027ffd350a20, C4<1>, C4<1>;
L_0000027ffd350d30 .functor OR 1, L_0000027ffd350ef0, L_0000027ffd351350, C4<0>, C4<0>;
L_0000027ffd350a90 .functor OR 1, L_0000027ffd350ef0, L_0000027ffd351270, C4<0>, C4<0>;
v0000027ffd37b7b0_0 .net *"_ivl_12", 0 0, L_0000027ffd350a90;  1 drivers
v0000027ffd37b530_0 .net *"_ivl_2", 0 0, L_0000027ffd350a20;  1 drivers
v0000027ffd37b850_0 .net *"_ivl_5", 0 0, L_0000027ffd351350;  1 drivers
v0000027ffd37b8f0_0 .net *"_ivl_7", 0 0, L_0000027ffd350d30;  1 drivers
v0000027ffd379d70_0 .net "exhaz", 0 0, L_0000027ffd351270;  alias, 1 drivers
v0000027ffd37a1d0_0 .net "idhaz", 0 0, L_0000027ffd350ef0;  alias, 1 drivers
v0000027ffd2f6140_0 .net "memhaz", 0 0, L_0000027ffd34fbb0;  alias, 1 drivers
v0000027ffd2f61e0_0 .net "store_rs2_forward", 1 0, L_0000027ffd413370;  alias, 1 drivers
L_0000027ffd413370 .concat8 [ 1 1 0 0], L_0000027ffd350d30, L_0000027ffd350a90;
S_0000027ffd1429c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000027ffd2f6aa0_0 .net "EX_ALU_OUT", 31 0, L_0000027ffd415850;  alias, 1 drivers
v0000027ffd2f6c80_0 .net "EX_memread", 0 0, v0000027ffd3e4230_0;  alias, 1 drivers
v0000027ffd2df1c0_0 .net "EX_memwrite", 0 0, v0000027ffd3e36f0_0;  alias, 1 drivers
v0000027ffd2dfbc0_0 .net "EX_opcode", 11 0, v0000027ffd3e3c90_0;  alias, 1 drivers
v0000027ffd3d14d0_0 .net "EX_rd_ind", 4 0, v0000027ffd3e4190_0;  alias, 1 drivers
v0000027ffd3d1a70_0 .net "EX_rd_indzero", 0 0, L_0000027ffd48ae50;  1 drivers
v0000027ffd3d1250_0 .net "EX_regwrite", 0 0, v0000027ffd3e3830_0;  alias, 1 drivers
v0000027ffd3d0fd0_0 .net "EX_rs2_out", 31 0, v0000027ffd3e3ab0_0;  alias, 1 drivers
v0000027ffd3d2790_0 .var "MEM_ALU_OUT", 31 0;
v0000027ffd3d3230_0 .var "MEM_memread", 0 0;
v0000027ffd3d2330_0 .var "MEM_memwrite", 0 0;
v0000027ffd3d35f0_0 .var "MEM_opcode", 11 0;
v0000027ffd3d2290_0 .var "MEM_rd_ind", 4 0;
v0000027ffd3d1bb0_0 .var "MEM_rd_indzero", 0 0;
v0000027ffd3d1890_0 .var "MEM_regwrite", 0 0;
v0000027ffd3d1b10_0 .var "MEM_rs2", 31 0;
v0000027ffd3d1d90_0 .net "clk", 0 0, L_0000027ffd424a90;  1 drivers
v0000027ffd3d2d30_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
E_0000027ffd357980 .event posedge, v0000027ffd3d2d30_0, v0000027ffd3d1d90_0;
S_0000027ffd142b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000027ffd1814e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd181518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd181550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd181588 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd1815c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd1815f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd181630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd181668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd1816a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd1816d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd181710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd181748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd181780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd1817b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd1817f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd181828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd181860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd181898 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd1818d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd181908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd181940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd181978 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd1819b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd1819e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd181a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027ffd423210 .functor XOR 1, L_0000027ffd4240f0, v0000027ffd3e3dd0_0, C4<0>, C4<0>;
L_0000027ffd424940 .functor NOT 1, L_0000027ffd423210, C4<0>, C4<0>, C4<0>;
L_0000027ffd424b70 .functor OR 1, v0000027ffd411890_0, L_0000027ffd424940, C4<0>, C4<0>;
L_0000027ffd424a20 .functor NOT 1, L_0000027ffd424b70, C4<0>, C4<0>, C4<0>;
v0000027ffd3d5440_0 .net "ALU_OP", 3 0, v0000027ffd3d5300_0;  1 drivers
v0000027ffd3d8be0_0 .net "BranchDecision", 0 0, L_0000027ffd4240f0;  1 drivers
v0000027ffd3d8d20_0 .net "CF", 0 0, v0000027ffd3d5d00_0;  1 drivers
v0000027ffd3d7ce0_0 .net "EX_opcode", 11 0, v0000027ffd3e3c90_0;  alias, 1 drivers
v0000027ffd3d7c40_0 .net "Wrong_prediction", 0 0, L_0000027ffd424a20;  alias, 1 drivers
v0000027ffd3d8500_0 .net "ZF", 0 0, L_0000027ffd424390;  1 drivers
L_0000027ffd430ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027ffd3d7f60_0 .net/2u *"_ivl_0", 31 0, L_0000027ffd430ce8;  1 drivers
v0000027ffd3d8820_0 .net *"_ivl_11", 0 0, L_0000027ffd424b70;  1 drivers
v0000027ffd3d7d80_0 .net *"_ivl_2", 31 0, L_0000027ffd417790;  1 drivers
v0000027ffd3d7e20_0 .net *"_ivl_6", 0 0, L_0000027ffd423210;  1 drivers
v0000027ffd3d8640_0 .net *"_ivl_8", 0 0, L_0000027ffd424940;  1 drivers
v0000027ffd3d7a60_0 .net "alu_out", 31 0, L_0000027ffd415850;  alias, 1 drivers
v0000027ffd3d88c0_0 .net "alu_outw", 31 0, v0000027ffd3d60c0_0;  1 drivers
v0000027ffd3d7b00_0 .net "is_beq", 0 0, v0000027ffd3e3510_0;  alias, 1 drivers
v0000027ffd3d7ba0_0 .net "is_bne", 0 0, v0000027ffd3e35b0_0;  alias, 1 drivers
v0000027ffd3d8000_0 .net "is_jal", 0 0, v0000027ffd3e3d30_0;  alias, 1 drivers
v0000027ffd3d7880_0 .net "oper1", 31 0, v0000027ffd3e3e70_0;  alias, 1 drivers
v0000027ffd3d7ec0_0 .net "oper2", 31 0, v0000027ffd3e3f10_0;  alias, 1 drivers
v0000027ffd3d8b40_0 .net "pc", 31 0, v0000027ffd3e4730_0;  alias, 1 drivers
v0000027ffd3d86e0_0 .net "predicted", 0 0, v0000027ffd3e3dd0_0;  alias, 1 drivers
v0000027ffd3d8c80_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
L_0000027ffd417790 .arith/sum 32, v0000027ffd3e4730_0, L_0000027ffd430ce8;
L_0000027ffd415850 .functor MUXZ 32, v0000027ffd3d60c0_0, L_0000027ffd417790, v0000027ffd3e3d30_0, C4<>;
S_0000027ffd199b20 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000027ffd142b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000027ffd423d70 .functor AND 1, v0000027ffd3e3510_0, L_0000027ffd423d00, C4<1>, C4<1>;
L_0000027ffd4231a0 .functor NOT 1, L_0000027ffd423d00, C4<0>, C4<0>, C4<0>;
L_0000027ffd423fa0 .functor AND 1, v0000027ffd3e35b0_0, L_0000027ffd4231a0, C4<1>, C4<1>;
L_0000027ffd4240f0 .functor OR 1, L_0000027ffd423d70, L_0000027ffd423fa0, C4<0>, C4<0>;
v0000027ffd3d68e0_0 .net "BranchDecision", 0 0, L_0000027ffd4240f0;  alias, 1 drivers
v0000027ffd3d6980_0 .net *"_ivl_2", 0 0, L_0000027ffd4231a0;  1 drivers
v0000027ffd3d5940_0 .net "is_beq", 0 0, v0000027ffd3e3510_0;  alias, 1 drivers
v0000027ffd3d6a20_0 .net "is_beq_taken", 0 0, L_0000027ffd423d70;  1 drivers
v0000027ffd3d5c60_0 .net "is_bne", 0 0, v0000027ffd3e35b0_0;  alias, 1 drivers
v0000027ffd3d6f20_0 .net "is_bne_taken", 0 0, L_0000027ffd423fa0;  1 drivers
v0000027ffd3d7600_0 .net "is_eq", 0 0, L_0000027ffd423d00;  1 drivers
v0000027ffd3d6fc0_0 .net "oper1", 31 0, v0000027ffd3e3e70_0;  alias, 1 drivers
v0000027ffd3d59e0_0 .net "oper2", 31 0, v0000027ffd3e3f10_0;  alias, 1 drivers
S_0000027ffd199cb0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000027ffd199b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000027ffd424710 .functor XOR 1, L_0000027ffd418230, L_0000027ffd417e70, C4<0>, C4<0>;
L_0000027ffd4237c0 .functor XOR 1, L_0000027ffd417f10, L_0000027ffd417c90, C4<0>, C4<0>;
L_0000027ffd424400 .functor XOR 1, L_0000027ffd417fb0, L_0000027ffd417d30, C4<0>, C4<0>;
L_0000027ffd424860 .functor XOR 1, L_0000027ffd418190, L_0000027ffd417dd0, C4<0>, C4<0>;
L_0000027ffd423520 .functor XOR 1, L_0000027ffd418050, L_0000027ffd4180f0, C4<0>, C4<0>;
L_0000027ffd423600 .functor XOR 1, L_0000027ffd4182d0, L_0000027ffd417bf0, C4<0>, C4<0>;
L_0000027ffd4241d0 .functor XOR 1, L_0000027ffd48f630, L_0000027ffd490c10, C4<0>, C4<0>;
L_0000027ffd423f30 .functor XOR 1, L_0000027ffd490030, L_0000027ffd4908f0, C4<0>, C4<0>;
L_0000027ffd424080 .functor XOR 1, L_0000027ffd48fd10, L_0000027ffd4907b0, C4<0>, C4<0>;
L_0000027ffd424470 .functor XOR 1, L_0000027ffd490cb0, L_0000027ffd48e550, C4<0>, C4<0>;
L_0000027ffd422cd0 .functor XOR 1, L_0000027ffd48ed70, L_0000027ffd48fb30, C4<0>, C4<0>;
L_0000027ffd423590 .functor XOR 1, L_0000027ffd48fdb0, L_0000027ffd48f1d0, C4<0>, C4<0>;
L_0000027ffd422e20 .functor XOR 1, L_0000027ffd490210, L_0000027ffd48ff90, C4<0>, C4<0>;
L_0000027ffd423360 .functor XOR 1, L_0000027ffd490990, L_0000027ffd48f310, C4<0>, C4<0>;
L_0000027ffd4230c0 .functor XOR 1, L_0000027ffd48e5f0, L_0000027ffd490850, C4<0>, C4<0>;
L_0000027ffd423830 .functor XOR 1, L_0000027ffd48f950, L_0000027ffd4902b0, C4<0>, C4<0>;
L_0000027ffd422db0 .functor XOR 1, L_0000027ffd48e730, L_0000027ffd4900d0, C4<0>, C4<0>;
L_0000027ffd422e90 .functor XOR 1, L_0000027ffd48e690, L_0000027ffd48e7d0, C4<0>, C4<0>;
L_0000027ffd423b40 .functor XOR 1, L_0000027ffd48f130, L_0000027ffd48f450, C4<0>, C4<0>;
L_0000027ffd422f00 .functor XOR 1, L_0000027ffd48f270, L_0000027ffd48eeb0, C4<0>, C4<0>;
L_0000027ffd4238a0 .functor XOR 1, L_0000027ffd48e870, L_0000027ffd490170, C4<0>, C4<0>;
L_0000027ffd4233d0 .functor XOR 1, L_0000027ffd48f770, L_0000027ffd490710, C4<0>, C4<0>;
L_0000027ffd4239f0 .functor XOR 1, L_0000027ffd48e910, L_0000027ffd48f9f0, C4<0>, C4<0>;
L_0000027ffd423a60 .functor XOR 1, L_0000027ffd48fef0, L_0000027ffd48f4f0, C4<0>, C4<0>;
L_0000027ffd423c20 .functor XOR 1, L_0000027ffd48f3b0, L_0000027ffd48f590, C4<0>, C4<0>;
L_0000027ffd4244e0 .functor XOR 1, L_0000027ffd48eff0, L_0000027ffd48f810, C4<0>, C4<0>;
L_0000027ffd4245c0 .functor XOR 1, L_0000027ffd48f6d0, L_0000027ffd490530, C4<0>, C4<0>;
L_0000027ffd422f70 .functor XOR 1, L_0000027ffd490a30, L_0000027ffd490350, C4<0>, C4<0>;
L_0000027ffd423c90 .functor XOR 1, L_0000027ffd48f8b0, L_0000027ffd48fa90, C4<0>, C4<0>;
L_0000027ffd422fe0 .functor XOR 1, L_0000027ffd48fbd0, L_0000027ffd48fc70, C4<0>, C4<0>;
L_0000027ffd423050 .functor XOR 1, L_0000027ffd48eaf0, L_0000027ffd48fe50, C4<0>, C4<0>;
L_0000027ffd423e50 .functor XOR 1, L_0000027ffd4903f0, L_0000027ffd48ef50, C4<0>, C4<0>;
L_0000027ffd423d00/0/0 .functor OR 1, L_0000027ffd490490, L_0000027ffd490ad0, L_0000027ffd4905d0, L_0000027ffd48eb90;
L_0000027ffd423d00/0/4 .functor OR 1, L_0000027ffd490670, L_0000027ffd490b70, L_0000027ffd48ee10, L_0000027ffd48e9b0;
L_0000027ffd423d00/0/8 .functor OR 1, L_0000027ffd48ea50, L_0000027ffd48ec30, L_0000027ffd48ecd0, L_0000027ffd490e90;
L_0000027ffd423d00/0/12 .functor OR 1, L_0000027ffd490f30, L_0000027ffd490fd0, L_0000027ffd491110, L_0000027ffd491250;
L_0000027ffd423d00/0/16 .functor OR 1, L_0000027ffd4911b0, L_0000027ffd491070, L_0000027ffd490d50, L_0000027ffd491390;
L_0000027ffd423d00/0/20 .functor OR 1, L_0000027ffd490df0, L_0000027ffd4912f0, L_0000027ffd491430, L_0000027ffd489d70;
L_0000027ffd423d00/0/24 .functor OR 1, L_0000027ffd48b2b0, L_0000027ffd48adb0, L_0000027ffd48b990, L_0000027ffd48a310;
L_0000027ffd423d00/0/28 .functor OR 1, L_0000027ffd489af0, L_0000027ffd48a770, L_0000027ffd489910, L_0000027ffd48a8b0;
L_0000027ffd423d00/1/0 .functor OR 1, L_0000027ffd423d00/0/0, L_0000027ffd423d00/0/4, L_0000027ffd423d00/0/8, L_0000027ffd423d00/0/12;
L_0000027ffd423d00/1/4 .functor OR 1, L_0000027ffd423d00/0/16, L_0000027ffd423d00/0/20, L_0000027ffd423d00/0/24, L_0000027ffd423d00/0/28;
L_0000027ffd423d00 .functor NOR 1, L_0000027ffd423d00/1/0, L_0000027ffd423d00/1/4, C4<0>, C4<0>;
v0000027ffd3d23d0_0 .net *"_ivl_0", 0 0, L_0000027ffd424710;  1 drivers
v0000027ffd3d1750_0 .net *"_ivl_101", 0 0, L_0000027ffd4900d0;  1 drivers
v0000027ffd3d2510_0 .net *"_ivl_102", 0 0, L_0000027ffd422e90;  1 drivers
v0000027ffd3d2830_0 .net *"_ivl_105", 0 0, L_0000027ffd48e690;  1 drivers
v0000027ffd3d32d0_0 .net *"_ivl_107", 0 0, L_0000027ffd48e7d0;  1 drivers
v0000027ffd3d1070_0 .net *"_ivl_108", 0 0, L_0000027ffd423b40;  1 drivers
v0000027ffd3d28d0_0 .net *"_ivl_11", 0 0, L_0000027ffd417c90;  1 drivers
v0000027ffd3d1e30_0 .net *"_ivl_111", 0 0, L_0000027ffd48f130;  1 drivers
v0000027ffd3d0f30_0 .net *"_ivl_113", 0 0, L_0000027ffd48f450;  1 drivers
v0000027ffd3d17f0_0 .net *"_ivl_114", 0 0, L_0000027ffd422f00;  1 drivers
v0000027ffd3d3370_0 .net *"_ivl_117", 0 0, L_0000027ffd48f270;  1 drivers
v0000027ffd3d2650_0 .net *"_ivl_119", 0 0, L_0000027ffd48eeb0;  1 drivers
v0000027ffd3d30f0_0 .net *"_ivl_12", 0 0, L_0000027ffd424400;  1 drivers
v0000027ffd3d2ab0_0 .net *"_ivl_120", 0 0, L_0000027ffd4238a0;  1 drivers
v0000027ffd3d1c50_0 .net *"_ivl_123", 0 0, L_0000027ffd48e870;  1 drivers
v0000027ffd3d3190_0 .net *"_ivl_125", 0 0, L_0000027ffd490170;  1 drivers
v0000027ffd3d21f0_0 .net *"_ivl_126", 0 0, L_0000027ffd4233d0;  1 drivers
v0000027ffd3d0e90_0 .net *"_ivl_129", 0 0, L_0000027ffd48f770;  1 drivers
v0000027ffd3d12f0_0 .net *"_ivl_131", 0 0, L_0000027ffd490710;  1 drivers
v0000027ffd3d2470_0 .net *"_ivl_132", 0 0, L_0000027ffd4239f0;  1 drivers
v0000027ffd3d2970_0 .net *"_ivl_135", 0 0, L_0000027ffd48e910;  1 drivers
v0000027ffd3d25b0_0 .net *"_ivl_137", 0 0, L_0000027ffd48f9f0;  1 drivers
v0000027ffd3d1570_0 .net *"_ivl_138", 0 0, L_0000027ffd423a60;  1 drivers
v0000027ffd3d2fb0_0 .net *"_ivl_141", 0 0, L_0000027ffd48fef0;  1 drivers
v0000027ffd3d1cf0_0 .net *"_ivl_143", 0 0, L_0000027ffd48f4f0;  1 drivers
v0000027ffd3d26f0_0 .net *"_ivl_144", 0 0, L_0000027ffd423c20;  1 drivers
v0000027ffd3d1110_0 .net *"_ivl_147", 0 0, L_0000027ffd48f3b0;  1 drivers
v0000027ffd3d1ed0_0 .net *"_ivl_149", 0 0, L_0000027ffd48f590;  1 drivers
v0000027ffd3d2a10_0 .net *"_ivl_15", 0 0, L_0000027ffd417fb0;  1 drivers
v0000027ffd3d2b50_0 .net *"_ivl_150", 0 0, L_0000027ffd4244e0;  1 drivers
v0000027ffd3d19d0_0 .net *"_ivl_153", 0 0, L_0000027ffd48eff0;  1 drivers
v0000027ffd3d2bf0_0 .net *"_ivl_155", 0 0, L_0000027ffd48f810;  1 drivers
v0000027ffd3d11b0_0 .net *"_ivl_156", 0 0, L_0000027ffd4245c0;  1 drivers
v0000027ffd3d2c90_0 .net *"_ivl_159", 0 0, L_0000027ffd48f6d0;  1 drivers
v0000027ffd3d2dd0_0 .net *"_ivl_161", 0 0, L_0000027ffd490530;  1 drivers
v0000027ffd3d2e70_0 .net *"_ivl_162", 0 0, L_0000027ffd422f70;  1 drivers
v0000027ffd3d1f70_0 .net *"_ivl_165", 0 0, L_0000027ffd490a30;  1 drivers
v0000027ffd3d2f10_0 .net *"_ivl_167", 0 0, L_0000027ffd490350;  1 drivers
v0000027ffd3d3050_0 .net *"_ivl_168", 0 0, L_0000027ffd423c90;  1 drivers
v0000027ffd3d2010_0 .net *"_ivl_17", 0 0, L_0000027ffd417d30;  1 drivers
v0000027ffd3d20b0_0 .net *"_ivl_171", 0 0, L_0000027ffd48f8b0;  1 drivers
v0000027ffd3d3410_0 .net *"_ivl_173", 0 0, L_0000027ffd48fa90;  1 drivers
v0000027ffd3d2150_0 .net *"_ivl_174", 0 0, L_0000027ffd422fe0;  1 drivers
v0000027ffd3d34b0_0 .net *"_ivl_177", 0 0, L_0000027ffd48fbd0;  1 drivers
v0000027ffd3d3550_0 .net *"_ivl_179", 0 0, L_0000027ffd48fc70;  1 drivers
v0000027ffd3d1610_0 .net *"_ivl_18", 0 0, L_0000027ffd424860;  1 drivers
v0000027ffd3d1390_0 .net *"_ivl_180", 0 0, L_0000027ffd423050;  1 drivers
v0000027ffd3d16b0_0 .net *"_ivl_183", 0 0, L_0000027ffd48eaf0;  1 drivers
v0000027ffd3d1430_0 .net *"_ivl_185", 0 0, L_0000027ffd48fe50;  1 drivers
v0000027ffd3d3870_0 .net *"_ivl_186", 0 0, L_0000027ffd423e50;  1 drivers
v0000027ffd3d3eb0_0 .net *"_ivl_190", 0 0, L_0000027ffd4903f0;  1 drivers
v0000027ffd3d44f0_0 .net *"_ivl_192", 0 0, L_0000027ffd48ef50;  1 drivers
v0000027ffd3d43b0_0 .net *"_ivl_194", 0 0, L_0000027ffd490490;  1 drivers
v0000027ffd3d46d0_0 .net *"_ivl_196", 0 0, L_0000027ffd490ad0;  1 drivers
v0000027ffd3d4770_0 .net *"_ivl_198", 0 0, L_0000027ffd4905d0;  1 drivers
v0000027ffd3d3e10_0 .net *"_ivl_200", 0 0, L_0000027ffd48eb90;  1 drivers
v0000027ffd3d4090_0 .net *"_ivl_202", 0 0, L_0000027ffd490670;  1 drivers
v0000027ffd3d3a50_0 .net *"_ivl_204", 0 0, L_0000027ffd490b70;  1 drivers
v0000027ffd3d4130_0 .net *"_ivl_206", 0 0, L_0000027ffd48ee10;  1 drivers
v0000027ffd3d3f50_0 .net *"_ivl_208", 0 0, L_0000027ffd48e9b0;  1 drivers
v0000027ffd3d4950_0 .net *"_ivl_21", 0 0, L_0000027ffd418190;  1 drivers
v0000027ffd3d4270_0 .net *"_ivl_210", 0 0, L_0000027ffd48ea50;  1 drivers
v0000027ffd3d4810_0 .net *"_ivl_212", 0 0, L_0000027ffd48ec30;  1 drivers
v0000027ffd3d49f0_0 .net *"_ivl_214", 0 0, L_0000027ffd48ecd0;  1 drivers
v0000027ffd3d3af0_0 .net *"_ivl_216", 0 0, L_0000027ffd490e90;  1 drivers
v0000027ffd3d3910_0 .net *"_ivl_218", 0 0, L_0000027ffd490f30;  1 drivers
v0000027ffd3d4310_0 .net *"_ivl_220", 0 0, L_0000027ffd490fd0;  1 drivers
v0000027ffd3d4c70_0 .net *"_ivl_222", 0 0, L_0000027ffd491110;  1 drivers
v0000027ffd3d48b0_0 .net *"_ivl_224", 0 0, L_0000027ffd491250;  1 drivers
v0000027ffd3d4a90_0 .net *"_ivl_226", 0 0, L_0000027ffd4911b0;  1 drivers
v0000027ffd3d3b90_0 .net *"_ivl_228", 0 0, L_0000027ffd491070;  1 drivers
v0000027ffd3d3cd0_0 .net *"_ivl_23", 0 0, L_0000027ffd417dd0;  1 drivers
v0000027ffd3d3ff0_0 .net *"_ivl_230", 0 0, L_0000027ffd490d50;  1 drivers
v0000027ffd3d4450_0 .net *"_ivl_232", 0 0, L_0000027ffd491390;  1 drivers
v0000027ffd3d3c30_0 .net *"_ivl_234", 0 0, L_0000027ffd490df0;  1 drivers
v0000027ffd3d41d0_0 .net *"_ivl_236", 0 0, L_0000027ffd4912f0;  1 drivers
v0000027ffd3d4630_0 .net *"_ivl_238", 0 0, L_0000027ffd491430;  1 drivers
v0000027ffd3d4590_0 .net *"_ivl_24", 0 0, L_0000027ffd423520;  1 drivers
v0000027ffd3d3d70_0 .net *"_ivl_240", 0 0, L_0000027ffd489d70;  1 drivers
v0000027ffd3d4b30_0 .net *"_ivl_242", 0 0, L_0000027ffd48b2b0;  1 drivers
v0000027ffd3d4d10_0 .net *"_ivl_244", 0 0, L_0000027ffd48adb0;  1 drivers
v0000027ffd3d4bd0_0 .net *"_ivl_246", 0 0, L_0000027ffd48b990;  1 drivers
v0000027ffd3d39b0_0 .net *"_ivl_248", 0 0, L_0000027ffd48a310;  1 drivers
v0000027ffd3d3730_0 .net *"_ivl_250", 0 0, L_0000027ffd489af0;  1 drivers
v0000027ffd3d3690_0 .net *"_ivl_252", 0 0, L_0000027ffd48a770;  1 drivers
v0000027ffd3d37d0_0 .net *"_ivl_254", 0 0, L_0000027ffd489910;  1 drivers
v0000027ffd2f6280_0 .net *"_ivl_256", 0 0, L_0000027ffd48a8b0;  1 drivers
v0000027ffd3d5620_0 .net *"_ivl_27", 0 0, L_0000027ffd418050;  1 drivers
v0000027ffd3d7380_0 .net *"_ivl_29", 0 0, L_0000027ffd4180f0;  1 drivers
v0000027ffd3d6660_0 .net *"_ivl_3", 0 0, L_0000027ffd418230;  1 drivers
v0000027ffd3d7100_0 .net *"_ivl_30", 0 0, L_0000027ffd423600;  1 drivers
v0000027ffd3d6ac0_0 .net *"_ivl_33", 0 0, L_0000027ffd4182d0;  1 drivers
v0000027ffd3d5a80_0 .net *"_ivl_35", 0 0, L_0000027ffd417bf0;  1 drivers
v0000027ffd3d71a0_0 .net *"_ivl_36", 0 0, L_0000027ffd4241d0;  1 drivers
v0000027ffd3d6200_0 .net *"_ivl_39", 0 0, L_0000027ffd48f630;  1 drivers
v0000027ffd3d5580_0 .net *"_ivl_41", 0 0, L_0000027ffd490c10;  1 drivers
v0000027ffd3d5da0_0 .net *"_ivl_42", 0 0, L_0000027ffd423f30;  1 drivers
v0000027ffd3d56c0_0 .net *"_ivl_45", 0 0, L_0000027ffd490030;  1 drivers
v0000027ffd3d6480_0 .net *"_ivl_47", 0 0, L_0000027ffd4908f0;  1 drivers
v0000027ffd3d7060_0 .net *"_ivl_48", 0 0, L_0000027ffd424080;  1 drivers
v0000027ffd3d6b60_0 .net *"_ivl_5", 0 0, L_0000027ffd417e70;  1 drivers
v0000027ffd3d62a0_0 .net *"_ivl_51", 0 0, L_0000027ffd48fd10;  1 drivers
v0000027ffd3d5080_0 .net *"_ivl_53", 0 0, L_0000027ffd4907b0;  1 drivers
v0000027ffd3d7420_0 .net *"_ivl_54", 0 0, L_0000027ffd424470;  1 drivers
v0000027ffd3d63e0_0 .net *"_ivl_57", 0 0, L_0000027ffd490cb0;  1 drivers
v0000027ffd3d5e40_0 .net *"_ivl_59", 0 0, L_0000027ffd48e550;  1 drivers
v0000027ffd3d6c00_0 .net *"_ivl_6", 0 0, L_0000027ffd4237c0;  1 drivers
v0000027ffd3d6520_0 .net *"_ivl_60", 0 0, L_0000027ffd422cd0;  1 drivers
v0000027ffd3d54e0_0 .net *"_ivl_63", 0 0, L_0000027ffd48ed70;  1 drivers
v0000027ffd3d5120_0 .net *"_ivl_65", 0 0, L_0000027ffd48fb30;  1 drivers
v0000027ffd3d6ca0_0 .net *"_ivl_66", 0 0, L_0000027ffd423590;  1 drivers
v0000027ffd3d5bc0_0 .net *"_ivl_69", 0 0, L_0000027ffd48fdb0;  1 drivers
v0000027ffd3d4f40_0 .net *"_ivl_71", 0 0, L_0000027ffd48f1d0;  1 drivers
v0000027ffd3d6340_0 .net *"_ivl_72", 0 0, L_0000027ffd422e20;  1 drivers
v0000027ffd3d6160_0 .net *"_ivl_75", 0 0, L_0000027ffd490210;  1 drivers
v0000027ffd3d5760_0 .net *"_ivl_77", 0 0, L_0000027ffd48ff90;  1 drivers
v0000027ffd3d74c0_0 .net *"_ivl_78", 0 0, L_0000027ffd423360;  1 drivers
v0000027ffd3d6700_0 .net *"_ivl_81", 0 0, L_0000027ffd490990;  1 drivers
v0000027ffd3d7240_0 .net *"_ivl_83", 0 0, L_0000027ffd48f310;  1 drivers
v0000027ffd3d6d40_0 .net *"_ivl_84", 0 0, L_0000027ffd4230c0;  1 drivers
v0000027ffd3d5b20_0 .net *"_ivl_87", 0 0, L_0000027ffd48e5f0;  1 drivers
v0000027ffd3d72e0_0 .net *"_ivl_89", 0 0, L_0000027ffd490850;  1 drivers
v0000027ffd3d65c0_0 .net *"_ivl_9", 0 0, L_0000027ffd417f10;  1 drivers
v0000027ffd3d5800_0 .net *"_ivl_90", 0 0, L_0000027ffd423830;  1 drivers
v0000027ffd3d5ee0_0 .net *"_ivl_93", 0 0, L_0000027ffd48f950;  1 drivers
v0000027ffd3d58a0_0 .net *"_ivl_95", 0 0, L_0000027ffd4902b0;  1 drivers
v0000027ffd3d67a0_0 .net *"_ivl_96", 0 0, L_0000027ffd422db0;  1 drivers
v0000027ffd3d7560_0 .net *"_ivl_99", 0 0, L_0000027ffd48e730;  1 drivers
v0000027ffd3d6de0_0 .net "a", 31 0, v0000027ffd3e3e70_0;  alias, 1 drivers
v0000027ffd3d6840_0 .net "b", 31 0, v0000027ffd3e3f10_0;  alias, 1 drivers
v0000027ffd3d51c0_0 .net "out", 0 0, L_0000027ffd423d00;  alias, 1 drivers
v0000027ffd3d6e80_0 .net "temp", 31 0, L_0000027ffd48f090;  1 drivers
L_0000027ffd418230 .part v0000027ffd3e3e70_0, 0, 1;
L_0000027ffd417e70 .part v0000027ffd3e3f10_0, 0, 1;
L_0000027ffd417f10 .part v0000027ffd3e3e70_0, 1, 1;
L_0000027ffd417c90 .part v0000027ffd3e3f10_0, 1, 1;
L_0000027ffd417fb0 .part v0000027ffd3e3e70_0, 2, 1;
L_0000027ffd417d30 .part v0000027ffd3e3f10_0, 2, 1;
L_0000027ffd418190 .part v0000027ffd3e3e70_0, 3, 1;
L_0000027ffd417dd0 .part v0000027ffd3e3f10_0, 3, 1;
L_0000027ffd418050 .part v0000027ffd3e3e70_0, 4, 1;
L_0000027ffd4180f0 .part v0000027ffd3e3f10_0, 4, 1;
L_0000027ffd4182d0 .part v0000027ffd3e3e70_0, 5, 1;
L_0000027ffd417bf0 .part v0000027ffd3e3f10_0, 5, 1;
L_0000027ffd48f630 .part v0000027ffd3e3e70_0, 6, 1;
L_0000027ffd490c10 .part v0000027ffd3e3f10_0, 6, 1;
L_0000027ffd490030 .part v0000027ffd3e3e70_0, 7, 1;
L_0000027ffd4908f0 .part v0000027ffd3e3f10_0, 7, 1;
L_0000027ffd48fd10 .part v0000027ffd3e3e70_0, 8, 1;
L_0000027ffd4907b0 .part v0000027ffd3e3f10_0, 8, 1;
L_0000027ffd490cb0 .part v0000027ffd3e3e70_0, 9, 1;
L_0000027ffd48e550 .part v0000027ffd3e3f10_0, 9, 1;
L_0000027ffd48ed70 .part v0000027ffd3e3e70_0, 10, 1;
L_0000027ffd48fb30 .part v0000027ffd3e3f10_0, 10, 1;
L_0000027ffd48fdb0 .part v0000027ffd3e3e70_0, 11, 1;
L_0000027ffd48f1d0 .part v0000027ffd3e3f10_0, 11, 1;
L_0000027ffd490210 .part v0000027ffd3e3e70_0, 12, 1;
L_0000027ffd48ff90 .part v0000027ffd3e3f10_0, 12, 1;
L_0000027ffd490990 .part v0000027ffd3e3e70_0, 13, 1;
L_0000027ffd48f310 .part v0000027ffd3e3f10_0, 13, 1;
L_0000027ffd48e5f0 .part v0000027ffd3e3e70_0, 14, 1;
L_0000027ffd490850 .part v0000027ffd3e3f10_0, 14, 1;
L_0000027ffd48f950 .part v0000027ffd3e3e70_0, 15, 1;
L_0000027ffd4902b0 .part v0000027ffd3e3f10_0, 15, 1;
L_0000027ffd48e730 .part v0000027ffd3e3e70_0, 16, 1;
L_0000027ffd4900d0 .part v0000027ffd3e3f10_0, 16, 1;
L_0000027ffd48e690 .part v0000027ffd3e3e70_0, 17, 1;
L_0000027ffd48e7d0 .part v0000027ffd3e3f10_0, 17, 1;
L_0000027ffd48f130 .part v0000027ffd3e3e70_0, 18, 1;
L_0000027ffd48f450 .part v0000027ffd3e3f10_0, 18, 1;
L_0000027ffd48f270 .part v0000027ffd3e3e70_0, 19, 1;
L_0000027ffd48eeb0 .part v0000027ffd3e3f10_0, 19, 1;
L_0000027ffd48e870 .part v0000027ffd3e3e70_0, 20, 1;
L_0000027ffd490170 .part v0000027ffd3e3f10_0, 20, 1;
L_0000027ffd48f770 .part v0000027ffd3e3e70_0, 21, 1;
L_0000027ffd490710 .part v0000027ffd3e3f10_0, 21, 1;
L_0000027ffd48e910 .part v0000027ffd3e3e70_0, 22, 1;
L_0000027ffd48f9f0 .part v0000027ffd3e3f10_0, 22, 1;
L_0000027ffd48fef0 .part v0000027ffd3e3e70_0, 23, 1;
L_0000027ffd48f4f0 .part v0000027ffd3e3f10_0, 23, 1;
L_0000027ffd48f3b0 .part v0000027ffd3e3e70_0, 24, 1;
L_0000027ffd48f590 .part v0000027ffd3e3f10_0, 24, 1;
L_0000027ffd48eff0 .part v0000027ffd3e3e70_0, 25, 1;
L_0000027ffd48f810 .part v0000027ffd3e3f10_0, 25, 1;
L_0000027ffd48f6d0 .part v0000027ffd3e3e70_0, 26, 1;
L_0000027ffd490530 .part v0000027ffd3e3f10_0, 26, 1;
L_0000027ffd490a30 .part v0000027ffd3e3e70_0, 27, 1;
L_0000027ffd490350 .part v0000027ffd3e3f10_0, 27, 1;
L_0000027ffd48f8b0 .part v0000027ffd3e3e70_0, 28, 1;
L_0000027ffd48fa90 .part v0000027ffd3e3f10_0, 28, 1;
L_0000027ffd48fbd0 .part v0000027ffd3e3e70_0, 29, 1;
L_0000027ffd48fc70 .part v0000027ffd3e3f10_0, 29, 1;
L_0000027ffd48eaf0 .part v0000027ffd3e3e70_0, 30, 1;
L_0000027ffd48fe50 .part v0000027ffd3e3f10_0, 30, 1;
LS_0000027ffd48f090_0_0 .concat8 [ 1 1 1 1], L_0000027ffd424710, L_0000027ffd4237c0, L_0000027ffd424400, L_0000027ffd424860;
LS_0000027ffd48f090_0_4 .concat8 [ 1 1 1 1], L_0000027ffd423520, L_0000027ffd423600, L_0000027ffd4241d0, L_0000027ffd423f30;
LS_0000027ffd48f090_0_8 .concat8 [ 1 1 1 1], L_0000027ffd424080, L_0000027ffd424470, L_0000027ffd422cd0, L_0000027ffd423590;
LS_0000027ffd48f090_0_12 .concat8 [ 1 1 1 1], L_0000027ffd422e20, L_0000027ffd423360, L_0000027ffd4230c0, L_0000027ffd423830;
LS_0000027ffd48f090_0_16 .concat8 [ 1 1 1 1], L_0000027ffd422db0, L_0000027ffd422e90, L_0000027ffd423b40, L_0000027ffd422f00;
LS_0000027ffd48f090_0_20 .concat8 [ 1 1 1 1], L_0000027ffd4238a0, L_0000027ffd4233d0, L_0000027ffd4239f0, L_0000027ffd423a60;
LS_0000027ffd48f090_0_24 .concat8 [ 1 1 1 1], L_0000027ffd423c20, L_0000027ffd4244e0, L_0000027ffd4245c0, L_0000027ffd422f70;
LS_0000027ffd48f090_0_28 .concat8 [ 1 1 1 1], L_0000027ffd423c90, L_0000027ffd422fe0, L_0000027ffd423050, L_0000027ffd423e50;
LS_0000027ffd48f090_1_0 .concat8 [ 4 4 4 4], LS_0000027ffd48f090_0_0, LS_0000027ffd48f090_0_4, LS_0000027ffd48f090_0_8, LS_0000027ffd48f090_0_12;
LS_0000027ffd48f090_1_4 .concat8 [ 4 4 4 4], LS_0000027ffd48f090_0_16, LS_0000027ffd48f090_0_20, LS_0000027ffd48f090_0_24, LS_0000027ffd48f090_0_28;
L_0000027ffd48f090 .concat8 [ 16 16 0 0], LS_0000027ffd48f090_1_0, LS_0000027ffd48f090_1_4;
L_0000027ffd4903f0 .part v0000027ffd3e3e70_0, 31, 1;
L_0000027ffd48ef50 .part v0000027ffd3e3f10_0, 31, 1;
L_0000027ffd490490 .part L_0000027ffd48f090, 0, 1;
L_0000027ffd490ad0 .part L_0000027ffd48f090, 1, 1;
L_0000027ffd4905d0 .part L_0000027ffd48f090, 2, 1;
L_0000027ffd48eb90 .part L_0000027ffd48f090, 3, 1;
L_0000027ffd490670 .part L_0000027ffd48f090, 4, 1;
L_0000027ffd490b70 .part L_0000027ffd48f090, 5, 1;
L_0000027ffd48ee10 .part L_0000027ffd48f090, 6, 1;
L_0000027ffd48e9b0 .part L_0000027ffd48f090, 7, 1;
L_0000027ffd48ea50 .part L_0000027ffd48f090, 8, 1;
L_0000027ffd48ec30 .part L_0000027ffd48f090, 9, 1;
L_0000027ffd48ecd0 .part L_0000027ffd48f090, 10, 1;
L_0000027ffd490e90 .part L_0000027ffd48f090, 11, 1;
L_0000027ffd490f30 .part L_0000027ffd48f090, 12, 1;
L_0000027ffd490fd0 .part L_0000027ffd48f090, 13, 1;
L_0000027ffd491110 .part L_0000027ffd48f090, 14, 1;
L_0000027ffd491250 .part L_0000027ffd48f090, 15, 1;
L_0000027ffd4911b0 .part L_0000027ffd48f090, 16, 1;
L_0000027ffd491070 .part L_0000027ffd48f090, 17, 1;
L_0000027ffd490d50 .part L_0000027ffd48f090, 18, 1;
L_0000027ffd491390 .part L_0000027ffd48f090, 19, 1;
L_0000027ffd490df0 .part L_0000027ffd48f090, 20, 1;
L_0000027ffd4912f0 .part L_0000027ffd48f090, 21, 1;
L_0000027ffd491430 .part L_0000027ffd48f090, 22, 1;
L_0000027ffd489d70 .part L_0000027ffd48f090, 23, 1;
L_0000027ffd48b2b0 .part L_0000027ffd48f090, 24, 1;
L_0000027ffd48adb0 .part L_0000027ffd48f090, 25, 1;
L_0000027ffd48b990 .part L_0000027ffd48f090, 26, 1;
L_0000027ffd48a310 .part L_0000027ffd48f090, 27, 1;
L_0000027ffd489af0 .part L_0000027ffd48f090, 28, 1;
L_0000027ffd48a770 .part L_0000027ffd48f090, 29, 1;
L_0000027ffd489910 .part L_0000027ffd48f090, 30, 1;
L_0000027ffd48a8b0 .part L_0000027ffd48f090, 31, 1;
S_0000027ffd1dc910 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000027ffd142b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000027ffd356c40 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000027ffd424390 .functor NOT 1, L_0000027ffd416f70, C4<0>, C4<0>, C4<0>;
v0000027ffd3d4ea0_0 .net "A", 31 0, v0000027ffd3e3e70_0;  alias, 1 drivers
v0000027ffd3d4fe0_0 .net "ALUOP", 3 0, v0000027ffd3d5300_0;  alias, 1 drivers
v0000027ffd3d5260_0 .net "B", 31 0, v0000027ffd3e3f10_0;  alias, 1 drivers
v0000027ffd3d5d00_0 .var "CF", 0 0;
v0000027ffd3d5f80_0 .net "ZF", 0 0, L_0000027ffd424390;  alias, 1 drivers
v0000027ffd3d6020_0 .net *"_ivl_1", 0 0, L_0000027ffd416f70;  1 drivers
v0000027ffd3d60c0_0 .var "res", 31 0;
E_0000027ffd3579c0 .event anyedge, v0000027ffd3d4fe0_0, v0000027ffd3d6de0_0, v0000027ffd3d6840_0, v0000027ffd3d5d00_0;
L_0000027ffd416f70 .reduce/or v0000027ffd3d60c0_0;
S_0000027ffd1dcaa0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000027ffd142b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000027ffd3d9660 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd3d9698 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd3d96d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd3d9708 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd3d9740 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd3d9778 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd3d97b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd3d97e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd3d9820 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd3d9858 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd3d9890 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd3d98c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd3d9900 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd3d9938 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd3d9970 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd3d99a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd3d99e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd3d9a18 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd3d9a50 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd3d9a88 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd3d9ac0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd3d9af8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd3d9b30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd3d9b68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd3d9ba0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027ffd3d5300_0 .var "ALU_OP", 3 0;
v0000027ffd3d53a0_0 .net "opcode", 11 0, v0000027ffd3e3c90_0;  alias, 1 drivers
E_0000027ffd357700 .event anyedge, v0000027ffd2dfbc0_0;
S_0000027ffd1e31c0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000027ffd3e2070_0 .net "EX1_forward_to_B", 31 0, v0000027ffd3e0c70_0;  alias, 1 drivers
v0000027ffd3e2d90_0 .net "EX_PFC", 31 0, v0000027ffd3e1990_0;  alias, 1 drivers
v0000027ffd3e2610_0 .net "EX_PFC_to_IF", 31 0, L_0000027ffd415fd0;  alias, 1 drivers
v0000027ffd3e1e90_0 .net "alu_selA", 1 0, L_0000027ffd411b10;  alias, 1 drivers
v0000027ffd3e1710_0 .net "alu_selB", 1 0, L_0000027ffd414a90;  alias, 1 drivers
v0000027ffd3e18f0_0 .net "ex_haz", 31 0, v0000027ffd3d2790_0;  alias, 1 drivers
v0000027ffd3e2750_0 .net "id_haz", 31 0, L_0000027ffd415850;  alias, 1 drivers
v0000027ffd3e0e50_0 .net "is_jr", 0 0, v0000027ffd3e1670_0;  alias, 1 drivers
v0000027ffd3e29d0_0 .net "mem_haz", 31 0, L_0000027ffd4a30e0;  alias, 1 drivers
v0000027ffd3e10d0_0 .net "oper1", 31 0, L_0000027ffd419570;  alias, 1 drivers
v0000027ffd3e1cb0_0 .net "oper2", 31 0, L_0000027ffd4242b0;  alias, 1 drivers
v0000027ffd3e1d50_0 .net "pc", 31 0, v0000027ffd3e1170_0;  alias, 1 drivers
v0000027ffd3e2c50_0 .net "rs1", 31 0, v0000027ffd3e2890_0;  alias, 1 drivers
v0000027ffd3e2110_0 .net "rs2_in", 31 0, v0000027ffd3e1df0_0;  alias, 1 drivers
v0000027ffd3e2b10_0 .net "rs2_out", 31 0, L_0000027ffd423130;  alias, 1 drivers
v0000027ffd3e30b0_0 .net "store_rs2_forward", 1 0, L_0000027ffd413370;  alias, 1 drivers
L_0000027ffd415fd0 .functor MUXZ 32, v0000027ffd3e1990_0, L_0000027ffd419570, v0000027ffd3e1670_0, C4<>;
S_0000027ffd1e3350 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000027ffd1e31c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027ffd3572c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000027ffd418d20 .functor NOT 1, L_0000027ffd417150, C4<0>, C4<0>, C4<0>;
L_0000027ffd4190a0 .functor NOT 1, L_0000027ffd416110, C4<0>, C4<0>, C4<0>;
L_0000027ffd418770 .functor NOT 1, L_0000027ffd4164d0, C4<0>, C4<0>, C4<0>;
L_0000027ffd418700 .functor NOT 1, L_0000027ffd415d50, C4<0>, C4<0>, C4<0>;
L_0000027ffd419260 .functor AND 32, L_0000027ffd418620, v0000027ffd3e2890_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd419e30 .functor AND 32, L_0000027ffd419180, L_0000027ffd4a30e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd419340 .functor OR 32, L_0000027ffd419260, L_0000027ffd419e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ffd419420 .functor AND 32, L_0000027ffd419c70, v0000027ffd3d2790_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd4187e0 .functor OR 32, L_0000027ffd419340, L_0000027ffd419420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ffd418930 .functor AND 32, L_0000027ffd418d90, L_0000027ffd415850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd419570 .functor OR 32, L_0000027ffd4187e0, L_0000027ffd418930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ffd3d85a0_0 .net *"_ivl_1", 0 0, L_0000027ffd417150;  1 drivers
v0000027ffd3d8a00_0 .net *"_ivl_13", 0 0, L_0000027ffd4164d0;  1 drivers
v0000027ffd3d8aa0_0 .net *"_ivl_14", 0 0, L_0000027ffd418770;  1 drivers
v0000027ffd3d7740_0 .net *"_ivl_19", 0 0, L_0000027ffd416a70;  1 drivers
v0000027ffd3d77e0_0 .net *"_ivl_2", 0 0, L_0000027ffd418d20;  1 drivers
v0000027ffd3dd3b0_0 .net *"_ivl_23", 0 0, L_0000027ffd4171f0;  1 drivers
v0000027ffd3dd090_0 .net *"_ivl_27", 0 0, L_0000027ffd415d50;  1 drivers
v0000027ffd3dbb50_0 .net *"_ivl_28", 0 0, L_0000027ffd418700;  1 drivers
v0000027ffd3db470_0 .net *"_ivl_33", 0 0, L_0000027ffd417290;  1 drivers
v0000027ffd3dcd70_0 .net *"_ivl_37", 0 0, L_0000027ffd417010;  1 drivers
v0000027ffd3dc230_0 .net *"_ivl_40", 31 0, L_0000027ffd419260;  1 drivers
v0000027ffd3db6f0_0 .net *"_ivl_42", 31 0, L_0000027ffd419e30;  1 drivers
v0000027ffd3db8d0_0 .net *"_ivl_44", 31 0, L_0000027ffd419340;  1 drivers
v0000027ffd3dc910_0 .net *"_ivl_46", 31 0, L_0000027ffd419420;  1 drivers
v0000027ffd3dd130_0 .net *"_ivl_48", 31 0, L_0000027ffd4187e0;  1 drivers
v0000027ffd3dc730_0 .net *"_ivl_50", 31 0, L_0000027ffd418930;  1 drivers
v0000027ffd3dbe70_0 .net *"_ivl_7", 0 0, L_0000027ffd416110;  1 drivers
v0000027ffd3daed0_0 .net *"_ivl_8", 0 0, L_0000027ffd4190a0;  1 drivers
v0000027ffd3db330_0 .net "ina", 31 0, v0000027ffd3e2890_0;  alias, 1 drivers
v0000027ffd3dd1d0_0 .net "inb", 31 0, L_0000027ffd4a30e0;  alias, 1 drivers
v0000027ffd3dd270_0 .net "inc", 31 0, v0000027ffd3d2790_0;  alias, 1 drivers
v0000027ffd3dd310_0 .net "ind", 31 0, L_0000027ffd415850;  alias, 1 drivers
v0000027ffd3db970_0 .net "out", 31 0, L_0000027ffd419570;  alias, 1 drivers
v0000027ffd3db5b0_0 .net "s0", 31 0, L_0000027ffd418620;  1 drivers
v0000027ffd3dc7d0_0 .net "s1", 31 0, L_0000027ffd419180;  1 drivers
v0000027ffd3dc9b0_0 .net "s2", 31 0, L_0000027ffd419c70;  1 drivers
v0000027ffd3db830_0 .net "s3", 31 0, L_0000027ffd418d90;  1 drivers
v0000027ffd3db510_0 .net "sel", 1 0, L_0000027ffd411b10;  alias, 1 drivers
L_0000027ffd417150 .part L_0000027ffd411b10, 1, 1;
LS_0000027ffd415ad0_0_0 .concat [ 1 1 1 1], L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20;
LS_0000027ffd415ad0_0_4 .concat [ 1 1 1 1], L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20;
LS_0000027ffd415ad0_0_8 .concat [ 1 1 1 1], L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20;
LS_0000027ffd415ad0_0_12 .concat [ 1 1 1 1], L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20;
LS_0000027ffd415ad0_0_16 .concat [ 1 1 1 1], L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20;
LS_0000027ffd415ad0_0_20 .concat [ 1 1 1 1], L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20;
LS_0000027ffd415ad0_0_24 .concat [ 1 1 1 1], L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20;
LS_0000027ffd415ad0_0_28 .concat [ 1 1 1 1], L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20, L_0000027ffd418d20;
LS_0000027ffd415ad0_1_0 .concat [ 4 4 4 4], LS_0000027ffd415ad0_0_0, LS_0000027ffd415ad0_0_4, LS_0000027ffd415ad0_0_8, LS_0000027ffd415ad0_0_12;
LS_0000027ffd415ad0_1_4 .concat [ 4 4 4 4], LS_0000027ffd415ad0_0_16, LS_0000027ffd415ad0_0_20, LS_0000027ffd415ad0_0_24, LS_0000027ffd415ad0_0_28;
L_0000027ffd415ad0 .concat [ 16 16 0 0], LS_0000027ffd415ad0_1_0, LS_0000027ffd415ad0_1_4;
L_0000027ffd416110 .part L_0000027ffd411b10, 0, 1;
LS_0000027ffd416cf0_0_0 .concat [ 1 1 1 1], L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0;
LS_0000027ffd416cf0_0_4 .concat [ 1 1 1 1], L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0;
LS_0000027ffd416cf0_0_8 .concat [ 1 1 1 1], L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0;
LS_0000027ffd416cf0_0_12 .concat [ 1 1 1 1], L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0;
LS_0000027ffd416cf0_0_16 .concat [ 1 1 1 1], L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0;
LS_0000027ffd416cf0_0_20 .concat [ 1 1 1 1], L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0;
LS_0000027ffd416cf0_0_24 .concat [ 1 1 1 1], L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0;
LS_0000027ffd416cf0_0_28 .concat [ 1 1 1 1], L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0, L_0000027ffd4190a0;
LS_0000027ffd416cf0_1_0 .concat [ 4 4 4 4], LS_0000027ffd416cf0_0_0, LS_0000027ffd416cf0_0_4, LS_0000027ffd416cf0_0_8, LS_0000027ffd416cf0_0_12;
LS_0000027ffd416cf0_1_4 .concat [ 4 4 4 4], LS_0000027ffd416cf0_0_16, LS_0000027ffd416cf0_0_20, LS_0000027ffd416cf0_0_24, LS_0000027ffd416cf0_0_28;
L_0000027ffd416cf0 .concat [ 16 16 0 0], LS_0000027ffd416cf0_1_0, LS_0000027ffd416cf0_1_4;
L_0000027ffd4164d0 .part L_0000027ffd411b10, 1, 1;
LS_0000027ffd417470_0_0 .concat [ 1 1 1 1], L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770;
LS_0000027ffd417470_0_4 .concat [ 1 1 1 1], L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770;
LS_0000027ffd417470_0_8 .concat [ 1 1 1 1], L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770;
LS_0000027ffd417470_0_12 .concat [ 1 1 1 1], L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770;
LS_0000027ffd417470_0_16 .concat [ 1 1 1 1], L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770;
LS_0000027ffd417470_0_20 .concat [ 1 1 1 1], L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770;
LS_0000027ffd417470_0_24 .concat [ 1 1 1 1], L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770;
LS_0000027ffd417470_0_28 .concat [ 1 1 1 1], L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770, L_0000027ffd418770;
LS_0000027ffd417470_1_0 .concat [ 4 4 4 4], LS_0000027ffd417470_0_0, LS_0000027ffd417470_0_4, LS_0000027ffd417470_0_8, LS_0000027ffd417470_0_12;
LS_0000027ffd417470_1_4 .concat [ 4 4 4 4], LS_0000027ffd417470_0_16, LS_0000027ffd417470_0_20, LS_0000027ffd417470_0_24, LS_0000027ffd417470_0_28;
L_0000027ffd417470 .concat [ 16 16 0 0], LS_0000027ffd417470_1_0, LS_0000027ffd417470_1_4;
L_0000027ffd416a70 .part L_0000027ffd411b10, 0, 1;
LS_0000027ffd416570_0_0 .concat [ 1 1 1 1], L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70;
LS_0000027ffd416570_0_4 .concat [ 1 1 1 1], L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70;
LS_0000027ffd416570_0_8 .concat [ 1 1 1 1], L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70;
LS_0000027ffd416570_0_12 .concat [ 1 1 1 1], L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70;
LS_0000027ffd416570_0_16 .concat [ 1 1 1 1], L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70;
LS_0000027ffd416570_0_20 .concat [ 1 1 1 1], L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70;
LS_0000027ffd416570_0_24 .concat [ 1 1 1 1], L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70;
LS_0000027ffd416570_0_28 .concat [ 1 1 1 1], L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70, L_0000027ffd416a70;
LS_0000027ffd416570_1_0 .concat [ 4 4 4 4], LS_0000027ffd416570_0_0, LS_0000027ffd416570_0_4, LS_0000027ffd416570_0_8, LS_0000027ffd416570_0_12;
LS_0000027ffd416570_1_4 .concat [ 4 4 4 4], LS_0000027ffd416570_0_16, LS_0000027ffd416570_0_20, LS_0000027ffd416570_0_24, LS_0000027ffd416570_0_28;
L_0000027ffd416570 .concat [ 16 16 0 0], LS_0000027ffd416570_1_0, LS_0000027ffd416570_1_4;
L_0000027ffd4171f0 .part L_0000027ffd411b10, 1, 1;
LS_0000027ffd417ab0_0_0 .concat [ 1 1 1 1], L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0;
LS_0000027ffd417ab0_0_4 .concat [ 1 1 1 1], L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0;
LS_0000027ffd417ab0_0_8 .concat [ 1 1 1 1], L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0;
LS_0000027ffd417ab0_0_12 .concat [ 1 1 1 1], L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0;
LS_0000027ffd417ab0_0_16 .concat [ 1 1 1 1], L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0;
LS_0000027ffd417ab0_0_20 .concat [ 1 1 1 1], L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0;
LS_0000027ffd417ab0_0_24 .concat [ 1 1 1 1], L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0;
LS_0000027ffd417ab0_0_28 .concat [ 1 1 1 1], L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0, L_0000027ffd4171f0;
LS_0000027ffd417ab0_1_0 .concat [ 4 4 4 4], LS_0000027ffd417ab0_0_0, LS_0000027ffd417ab0_0_4, LS_0000027ffd417ab0_0_8, LS_0000027ffd417ab0_0_12;
LS_0000027ffd417ab0_1_4 .concat [ 4 4 4 4], LS_0000027ffd417ab0_0_16, LS_0000027ffd417ab0_0_20, LS_0000027ffd417ab0_0_24, LS_0000027ffd417ab0_0_28;
L_0000027ffd417ab0 .concat [ 16 16 0 0], LS_0000027ffd417ab0_1_0, LS_0000027ffd417ab0_1_4;
L_0000027ffd415d50 .part L_0000027ffd411b10, 0, 1;
LS_0000027ffd4169d0_0_0 .concat [ 1 1 1 1], L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700;
LS_0000027ffd4169d0_0_4 .concat [ 1 1 1 1], L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700;
LS_0000027ffd4169d0_0_8 .concat [ 1 1 1 1], L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700;
LS_0000027ffd4169d0_0_12 .concat [ 1 1 1 1], L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700;
LS_0000027ffd4169d0_0_16 .concat [ 1 1 1 1], L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700;
LS_0000027ffd4169d0_0_20 .concat [ 1 1 1 1], L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700;
LS_0000027ffd4169d0_0_24 .concat [ 1 1 1 1], L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700;
LS_0000027ffd4169d0_0_28 .concat [ 1 1 1 1], L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700, L_0000027ffd418700;
LS_0000027ffd4169d0_1_0 .concat [ 4 4 4 4], LS_0000027ffd4169d0_0_0, LS_0000027ffd4169d0_0_4, LS_0000027ffd4169d0_0_8, LS_0000027ffd4169d0_0_12;
LS_0000027ffd4169d0_1_4 .concat [ 4 4 4 4], LS_0000027ffd4169d0_0_16, LS_0000027ffd4169d0_0_20, LS_0000027ffd4169d0_0_24, LS_0000027ffd4169d0_0_28;
L_0000027ffd4169d0 .concat [ 16 16 0 0], LS_0000027ffd4169d0_1_0, LS_0000027ffd4169d0_1_4;
L_0000027ffd417290 .part L_0000027ffd411b10, 1, 1;
LS_0000027ffd417830_0_0 .concat [ 1 1 1 1], L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290;
LS_0000027ffd417830_0_4 .concat [ 1 1 1 1], L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290;
LS_0000027ffd417830_0_8 .concat [ 1 1 1 1], L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290;
LS_0000027ffd417830_0_12 .concat [ 1 1 1 1], L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290;
LS_0000027ffd417830_0_16 .concat [ 1 1 1 1], L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290;
LS_0000027ffd417830_0_20 .concat [ 1 1 1 1], L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290;
LS_0000027ffd417830_0_24 .concat [ 1 1 1 1], L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290;
LS_0000027ffd417830_0_28 .concat [ 1 1 1 1], L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290, L_0000027ffd417290;
LS_0000027ffd417830_1_0 .concat [ 4 4 4 4], LS_0000027ffd417830_0_0, LS_0000027ffd417830_0_4, LS_0000027ffd417830_0_8, LS_0000027ffd417830_0_12;
LS_0000027ffd417830_1_4 .concat [ 4 4 4 4], LS_0000027ffd417830_0_16, LS_0000027ffd417830_0_20, LS_0000027ffd417830_0_24, LS_0000027ffd417830_0_28;
L_0000027ffd417830 .concat [ 16 16 0 0], LS_0000027ffd417830_1_0, LS_0000027ffd417830_1_4;
L_0000027ffd417010 .part L_0000027ffd411b10, 0, 1;
LS_0000027ffd416c50_0_0 .concat [ 1 1 1 1], L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010;
LS_0000027ffd416c50_0_4 .concat [ 1 1 1 1], L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010;
LS_0000027ffd416c50_0_8 .concat [ 1 1 1 1], L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010;
LS_0000027ffd416c50_0_12 .concat [ 1 1 1 1], L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010;
LS_0000027ffd416c50_0_16 .concat [ 1 1 1 1], L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010;
LS_0000027ffd416c50_0_20 .concat [ 1 1 1 1], L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010;
LS_0000027ffd416c50_0_24 .concat [ 1 1 1 1], L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010;
LS_0000027ffd416c50_0_28 .concat [ 1 1 1 1], L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010, L_0000027ffd417010;
LS_0000027ffd416c50_1_0 .concat [ 4 4 4 4], LS_0000027ffd416c50_0_0, LS_0000027ffd416c50_0_4, LS_0000027ffd416c50_0_8, LS_0000027ffd416c50_0_12;
LS_0000027ffd416c50_1_4 .concat [ 4 4 4 4], LS_0000027ffd416c50_0_16, LS_0000027ffd416c50_0_20, LS_0000027ffd416c50_0_24, LS_0000027ffd416c50_0_28;
L_0000027ffd416c50 .concat [ 16 16 0 0], LS_0000027ffd416c50_1_0, LS_0000027ffd416c50_1_4;
S_0000027ffd198280 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000027ffd1e3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd418620 .functor AND 32, L_0000027ffd415ad0, L_0000027ffd416cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3d8780_0 .net "in1", 31 0, L_0000027ffd415ad0;  1 drivers
v0000027ffd3d80a0_0 .net "in2", 31 0, L_0000027ffd416cf0;  1 drivers
v0000027ffd3d7920_0 .net "out", 31 0, L_0000027ffd418620;  alias, 1 drivers
S_0000027ffd198410 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000027ffd1e3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd419180 .functor AND 32, L_0000027ffd417470, L_0000027ffd416570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3d8960_0 .net "in1", 31 0, L_0000027ffd417470;  1 drivers
v0000027ffd3d8140_0 .net "in2", 31 0, L_0000027ffd416570;  1 drivers
v0000027ffd3d81e0_0 .net "out", 31 0, L_0000027ffd419180;  alias, 1 drivers
S_0000027ffd1d15c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000027ffd1e3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd419c70 .functor AND 32, L_0000027ffd417ab0, L_0000027ffd4169d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3d76a0_0 .net "in1", 31 0, L_0000027ffd417ab0;  1 drivers
v0000027ffd3d8320_0 .net "in2", 31 0, L_0000027ffd4169d0;  1 drivers
v0000027ffd3d8280_0 .net "out", 31 0, L_0000027ffd419c70;  alias, 1 drivers
S_0000027ffd3daa40 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000027ffd1e3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd418d90 .functor AND 32, L_0000027ffd417830, L_0000027ffd416c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3d79c0_0 .net "in1", 31 0, L_0000027ffd417830;  1 drivers
v0000027ffd3d83c0_0 .net "in2", 31 0, L_0000027ffd416c50;  1 drivers
v0000027ffd3d8460_0 .net "out", 31 0, L_0000027ffd418d90;  alias, 1 drivers
S_0000027ffd3d9c30 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000027ffd1e31c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027ffd357000 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000027ffd419ea0 .functor NOT 1, L_0000027ffd4161b0, C4<0>, C4<0>, C4<0>;
L_0000027ffd419f10 .functor NOT 1, L_0000027ffd415c10, C4<0>, C4<0>, C4<0>;
L_0000027ffd4196c0 .functor NOT 1, L_0000027ffd416610, C4<0>, C4<0>, C4<0>;
L_0000027ffd423440 .functor NOT 1, L_0000027ffd416ed0, C4<0>, C4<0>, C4<0>;
L_0000027ffd423670 .functor AND 32, L_0000027ffd4195e0, v0000027ffd3e0c70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd4236e0 .functor AND 32, L_0000027ffd419650, L_0000027ffd4a30e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd423280 .functor OR 32, L_0000027ffd423670, L_0000027ffd4236e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ffd423750 .functor AND 32, L_0000027ffd3505c0, v0000027ffd3d2790_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd424780 .functor OR 32, L_0000027ffd423280, L_0000027ffd423750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ffd4247f0 .functor AND 32, L_0000027ffd423910, L_0000027ffd415850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd4242b0 .functor OR 32, L_0000027ffd424780, L_0000027ffd4247f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ffd3db650_0 .net *"_ivl_1", 0 0, L_0000027ffd4161b0;  1 drivers
v0000027ffd3dc0f0_0 .net *"_ivl_13", 0 0, L_0000027ffd416610;  1 drivers
v0000027ffd3db0b0_0 .net *"_ivl_14", 0 0, L_0000027ffd4196c0;  1 drivers
v0000027ffd3db790_0 .net *"_ivl_19", 0 0, L_0000027ffd4166b0;  1 drivers
v0000027ffd3dc190_0 .net *"_ivl_2", 0 0, L_0000027ffd419ea0;  1 drivers
v0000027ffd3dcb90_0 .net *"_ivl_23", 0 0, L_0000027ffd417b50;  1 drivers
v0000027ffd3dc2d0_0 .net *"_ivl_27", 0 0, L_0000027ffd416ed0;  1 drivers
v0000027ffd3dbc90_0 .net *"_ivl_28", 0 0, L_0000027ffd423440;  1 drivers
v0000027ffd3dc370_0 .net *"_ivl_33", 0 0, L_0000027ffd4173d0;  1 drivers
v0000027ffd3dba10_0 .net *"_ivl_37", 0 0, L_0000027ffd416750;  1 drivers
v0000027ffd3dc5f0_0 .net *"_ivl_40", 31 0, L_0000027ffd423670;  1 drivers
v0000027ffd3db150_0 .net *"_ivl_42", 31 0, L_0000027ffd4236e0;  1 drivers
v0000027ffd3dcc30_0 .net *"_ivl_44", 31 0, L_0000027ffd423280;  1 drivers
v0000027ffd3dbab0_0 .net *"_ivl_46", 31 0, L_0000027ffd423750;  1 drivers
v0000027ffd3dbbf0_0 .net *"_ivl_48", 31 0, L_0000027ffd424780;  1 drivers
v0000027ffd3dce10_0 .net *"_ivl_50", 31 0, L_0000027ffd4247f0;  1 drivers
v0000027ffd3dca50_0 .net *"_ivl_7", 0 0, L_0000027ffd415c10;  1 drivers
v0000027ffd3dc690_0 .net *"_ivl_8", 0 0, L_0000027ffd419f10;  1 drivers
v0000027ffd3dbd30_0 .net "ina", 31 0, v0000027ffd3e0c70_0;  alias, 1 drivers
v0000027ffd3dbdd0_0 .net "inb", 31 0, L_0000027ffd4a30e0;  alias, 1 drivers
v0000027ffd3dbf10_0 .net "inc", 31 0, v0000027ffd3d2790_0;  alias, 1 drivers
v0000027ffd3dcff0_0 .net "ind", 31 0, L_0000027ffd415850;  alias, 1 drivers
v0000027ffd3dccd0_0 .net "out", 31 0, L_0000027ffd4242b0;  alias, 1 drivers
v0000027ffd3db1f0_0 .net "s0", 31 0, L_0000027ffd4195e0;  1 drivers
v0000027ffd3dceb0_0 .net "s1", 31 0, L_0000027ffd419650;  1 drivers
v0000027ffd3dcf50_0 .net "s2", 31 0, L_0000027ffd3505c0;  1 drivers
v0000027ffd3dc550_0 .net "s3", 31 0, L_0000027ffd423910;  1 drivers
v0000027ffd3dbfb0_0 .net "sel", 1 0, L_0000027ffd414a90;  alias, 1 drivers
L_0000027ffd4161b0 .part L_0000027ffd414a90, 1, 1;
LS_0000027ffd417970_0_0 .concat [ 1 1 1 1], L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0;
LS_0000027ffd417970_0_4 .concat [ 1 1 1 1], L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0;
LS_0000027ffd417970_0_8 .concat [ 1 1 1 1], L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0;
LS_0000027ffd417970_0_12 .concat [ 1 1 1 1], L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0;
LS_0000027ffd417970_0_16 .concat [ 1 1 1 1], L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0;
LS_0000027ffd417970_0_20 .concat [ 1 1 1 1], L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0;
LS_0000027ffd417970_0_24 .concat [ 1 1 1 1], L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0;
LS_0000027ffd417970_0_28 .concat [ 1 1 1 1], L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0, L_0000027ffd419ea0;
LS_0000027ffd417970_1_0 .concat [ 4 4 4 4], LS_0000027ffd417970_0_0, LS_0000027ffd417970_0_4, LS_0000027ffd417970_0_8, LS_0000027ffd417970_0_12;
LS_0000027ffd417970_1_4 .concat [ 4 4 4 4], LS_0000027ffd417970_0_16, LS_0000027ffd417970_0_20, LS_0000027ffd417970_0_24, LS_0000027ffd417970_0_28;
L_0000027ffd417970 .concat [ 16 16 0 0], LS_0000027ffd417970_1_0, LS_0000027ffd417970_1_4;
L_0000027ffd415c10 .part L_0000027ffd414a90, 0, 1;
LS_0000027ffd4178d0_0_0 .concat [ 1 1 1 1], L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10;
LS_0000027ffd4178d0_0_4 .concat [ 1 1 1 1], L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10;
LS_0000027ffd4178d0_0_8 .concat [ 1 1 1 1], L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10;
LS_0000027ffd4178d0_0_12 .concat [ 1 1 1 1], L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10;
LS_0000027ffd4178d0_0_16 .concat [ 1 1 1 1], L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10;
LS_0000027ffd4178d0_0_20 .concat [ 1 1 1 1], L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10;
LS_0000027ffd4178d0_0_24 .concat [ 1 1 1 1], L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10;
LS_0000027ffd4178d0_0_28 .concat [ 1 1 1 1], L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10, L_0000027ffd419f10;
LS_0000027ffd4178d0_1_0 .concat [ 4 4 4 4], LS_0000027ffd4178d0_0_0, LS_0000027ffd4178d0_0_4, LS_0000027ffd4178d0_0_8, LS_0000027ffd4178d0_0_12;
LS_0000027ffd4178d0_1_4 .concat [ 4 4 4 4], LS_0000027ffd4178d0_0_16, LS_0000027ffd4178d0_0_20, LS_0000027ffd4178d0_0_24, LS_0000027ffd4178d0_0_28;
L_0000027ffd4178d0 .concat [ 16 16 0 0], LS_0000027ffd4178d0_1_0, LS_0000027ffd4178d0_1_4;
L_0000027ffd416610 .part L_0000027ffd414a90, 1, 1;
LS_0000027ffd417a10_0_0 .concat [ 1 1 1 1], L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0;
LS_0000027ffd417a10_0_4 .concat [ 1 1 1 1], L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0;
LS_0000027ffd417a10_0_8 .concat [ 1 1 1 1], L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0;
LS_0000027ffd417a10_0_12 .concat [ 1 1 1 1], L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0;
LS_0000027ffd417a10_0_16 .concat [ 1 1 1 1], L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0;
LS_0000027ffd417a10_0_20 .concat [ 1 1 1 1], L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0;
LS_0000027ffd417a10_0_24 .concat [ 1 1 1 1], L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0;
LS_0000027ffd417a10_0_28 .concat [ 1 1 1 1], L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0, L_0000027ffd4196c0;
LS_0000027ffd417a10_1_0 .concat [ 4 4 4 4], LS_0000027ffd417a10_0_0, LS_0000027ffd417a10_0_4, LS_0000027ffd417a10_0_8, LS_0000027ffd417a10_0_12;
LS_0000027ffd417a10_1_4 .concat [ 4 4 4 4], LS_0000027ffd417a10_0_16, LS_0000027ffd417a10_0_20, LS_0000027ffd417a10_0_24, LS_0000027ffd417a10_0_28;
L_0000027ffd417a10 .concat [ 16 16 0 0], LS_0000027ffd417a10_1_0, LS_0000027ffd417a10_1_4;
L_0000027ffd4166b0 .part L_0000027ffd414a90, 0, 1;
LS_0000027ffd415530_0_0 .concat [ 1 1 1 1], L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0;
LS_0000027ffd415530_0_4 .concat [ 1 1 1 1], L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0;
LS_0000027ffd415530_0_8 .concat [ 1 1 1 1], L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0;
LS_0000027ffd415530_0_12 .concat [ 1 1 1 1], L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0;
LS_0000027ffd415530_0_16 .concat [ 1 1 1 1], L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0;
LS_0000027ffd415530_0_20 .concat [ 1 1 1 1], L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0;
LS_0000027ffd415530_0_24 .concat [ 1 1 1 1], L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0;
LS_0000027ffd415530_0_28 .concat [ 1 1 1 1], L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0, L_0000027ffd4166b0;
LS_0000027ffd415530_1_0 .concat [ 4 4 4 4], LS_0000027ffd415530_0_0, LS_0000027ffd415530_0_4, LS_0000027ffd415530_0_8, LS_0000027ffd415530_0_12;
LS_0000027ffd415530_1_4 .concat [ 4 4 4 4], LS_0000027ffd415530_0_16, LS_0000027ffd415530_0_20, LS_0000027ffd415530_0_24, LS_0000027ffd415530_0_28;
L_0000027ffd415530 .concat [ 16 16 0 0], LS_0000027ffd415530_1_0, LS_0000027ffd415530_1_4;
L_0000027ffd417b50 .part L_0000027ffd414a90, 1, 1;
LS_0000027ffd417330_0_0 .concat [ 1 1 1 1], L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50;
LS_0000027ffd417330_0_4 .concat [ 1 1 1 1], L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50;
LS_0000027ffd417330_0_8 .concat [ 1 1 1 1], L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50;
LS_0000027ffd417330_0_12 .concat [ 1 1 1 1], L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50;
LS_0000027ffd417330_0_16 .concat [ 1 1 1 1], L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50;
LS_0000027ffd417330_0_20 .concat [ 1 1 1 1], L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50;
LS_0000027ffd417330_0_24 .concat [ 1 1 1 1], L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50;
LS_0000027ffd417330_0_28 .concat [ 1 1 1 1], L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50, L_0000027ffd417b50;
LS_0000027ffd417330_1_0 .concat [ 4 4 4 4], LS_0000027ffd417330_0_0, LS_0000027ffd417330_0_4, LS_0000027ffd417330_0_8, LS_0000027ffd417330_0_12;
LS_0000027ffd417330_1_4 .concat [ 4 4 4 4], LS_0000027ffd417330_0_16, LS_0000027ffd417330_0_20, LS_0000027ffd417330_0_24, LS_0000027ffd417330_0_28;
L_0000027ffd417330 .concat [ 16 16 0 0], LS_0000027ffd417330_1_0, LS_0000027ffd417330_1_4;
L_0000027ffd416ed0 .part L_0000027ffd414a90, 0, 1;
LS_0000027ffd416250_0_0 .concat [ 1 1 1 1], L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440;
LS_0000027ffd416250_0_4 .concat [ 1 1 1 1], L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440;
LS_0000027ffd416250_0_8 .concat [ 1 1 1 1], L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440;
LS_0000027ffd416250_0_12 .concat [ 1 1 1 1], L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440;
LS_0000027ffd416250_0_16 .concat [ 1 1 1 1], L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440;
LS_0000027ffd416250_0_20 .concat [ 1 1 1 1], L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440;
LS_0000027ffd416250_0_24 .concat [ 1 1 1 1], L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440;
LS_0000027ffd416250_0_28 .concat [ 1 1 1 1], L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440, L_0000027ffd423440;
LS_0000027ffd416250_1_0 .concat [ 4 4 4 4], LS_0000027ffd416250_0_0, LS_0000027ffd416250_0_4, LS_0000027ffd416250_0_8, LS_0000027ffd416250_0_12;
LS_0000027ffd416250_1_4 .concat [ 4 4 4 4], LS_0000027ffd416250_0_16, LS_0000027ffd416250_0_20, LS_0000027ffd416250_0_24, LS_0000027ffd416250_0_28;
L_0000027ffd416250 .concat [ 16 16 0 0], LS_0000027ffd416250_1_0, LS_0000027ffd416250_1_4;
L_0000027ffd4173d0 .part L_0000027ffd414a90, 1, 1;
LS_0000027ffd415b70_0_0 .concat [ 1 1 1 1], L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0;
LS_0000027ffd415b70_0_4 .concat [ 1 1 1 1], L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0;
LS_0000027ffd415b70_0_8 .concat [ 1 1 1 1], L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0;
LS_0000027ffd415b70_0_12 .concat [ 1 1 1 1], L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0;
LS_0000027ffd415b70_0_16 .concat [ 1 1 1 1], L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0;
LS_0000027ffd415b70_0_20 .concat [ 1 1 1 1], L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0;
LS_0000027ffd415b70_0_24 .concat [ 1 1 1 1], L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0;
LS_0000027ffd415b70_0_28 .concat [ 1 1 1 1], L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0, L_0000027ffd4173d0;
LS_0000027ffd415b70_1_0 .concat [ 4 4 4 4], LS_0000027ffd415b70_0_0, LS_0000027ffd415b70_0_4, LS_0000027ffd415b70_0_8, LS_0000027ffd415b70_0_12;
LS_0000027ffd415b70_1_4 .concat [ 4 4 4 4], LS_0000027ffd415b70_0_16, LS_0000027ffd415b70_0_20, LS_0000027ffd415b70_0_24, LS_0000027ffd415b70_0_28;
L_0000027ffd415b70 .concat [ 16 16 0 0], LS_0000027ffd415b70_1_0, LS_0000027ffd415b70_1_4;
L_0000027ffd416750 .part L_0000027ffd414a90, 0, 1;
LS_0000027ffd417650_0_0 .concat [ 1 1 1 1], L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750;
LS_0000027ffd417650_0_4 .concat [ 1 1 1 1], L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750;
LS_0000027ffd417650_0_8 .concat [ 1 1 1 1], L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750;
LS_0000027ffd417650_0_12 .concat [ 1 1 1 1], L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750;
LS_0000027ffd417650_0_16 .concat [ 1 1 1 1], L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750;
LS_0000027ffd417650_0_20 .concat [ 1 1 1 1], L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750;
LS_0000027ffd417650_0_24 .concat [ 1 1 1 1], L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750;
LS_0000027ffd417650_0_28 .concat [ 1 1 1 1], L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750, L_0000027ffd416750;
LS_0000027ffd417650_1_0 .concat [ 4 4 4 4], LS_0000027ffd417650_0_0, LS_0000027ffd417650_0_4, LS_0000027ffd417650_0_8, LS_0000027ffd417650_0_12;
LS_0000027ffd417650_1_4 .concat [ 4 4 4 4], LS_0000027ffd417650_0_16, LS_0000027ffd417650_0_20, LS_0000027ffd417650_0_24, LS_0000027ffd417650_0_28;
L_0000027ffd417650 .concat [ 16 16 0 0], LS_0000027ffd417650_1_0, LS_0000027ffd417650_1_4;
S_0000027ffd3da590 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000027ffd3d9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd4195e0 .functor AND 32, L_0000027ffd417970, L_0000027ffd4178d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3dc4b0_0 .net "in1", 31 0, L_0000027ffd417970;  1 drivers
v0000027ffd3dac50_0 .net "in2", 31 0, L_0000027ffd4178d0;  1 drivers
v0000027ffd3db290_0 .net "out", 31 0, L_0000027ffd4195e0;  alias, 1 drivers
S_0000027ffd3da0e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000027ffd3d9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd419650 .functor AND 32, L_0000027ffd417a10, L_0000027ffd415530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3dcaf0_0 .net "in1", 31 0, L_0000027ffd417a10;  1 drivers
v0000027ffd3dacf0_0 .net "in2", 31 0, L_0000027ffd415530;  1 drivers
v0000027ffd3db010_0 .net "out", 31 0, L_0000027ffd419650;  alias, 1 drivers
S_0000027ffd3d9dc0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000027ffd3d9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd3505c0 .functor AND 32, L_0000027ffd417330, L_0000027ffd416250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3dc410_0 .net "in1", 31 0, L_0000027ffd417330;  1 drivers
v0000027ffd3dae30_0 .net "in2", 31 0, L_0000027ffd416250;  1 drivers
v0000027ffd3dad90_0 .net "out", 31 0, L_0000027ffd3505c0;  alias, 1 drivers
S_0000027ffd3da720 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000027ffd3d9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd423910 .functor AND 32, L_0000027ffd415b70, L_0000027ffd417650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3db3d0_0 .net "in1", 31 0, L_0000027ffd415b70;  1 drivers
v0000027ffd3daf70_0 .net "in2", 31 0, L_0000027ffd417650;  1 drivers
v0000027ffd3dc050_0 .net "out", 31 0, L_0000027ffd423910;  alias, 1 drivers
S_0000027ffd3d9f50 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000027ffd1e31c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027ffd357080 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000027ffd424240 .functor NOT 1, L_0000027ffd417510, C4<0>, C4<0>, C4<0>;
L_0000027ffd423bb0 .functor NOT 1, L_0000027ffd415670, C4<0>, C4<0>, C4<0>;
L_0000027ffd4232f0 .functor NOT 1, L_0000027ffd416890, C4<0>, C4<0>, C4<0>;
L_0000027ffd423ec0 .functor NOT 1, L_0000027ffd416d90, C4<0>, C4<0>, C4<0>;
L_0000027ffd422d40 .functor AND 32, L_0000027ffd4234b0, v0000027ffd3e1df0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd423de0 .functor AND 32, L_0000027ffd424320, L_0000027ffd4a30e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd423980 .functor OR 32, L_0000027ffd422d40, L_0000027ffd423de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ffd4246a0 .functor AND 32, L_0000027ffd424630, v0000027ffd3d2790_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd423ad0 .functor OR 32, L_0000027ffd423980, L_0000027ffd4246a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ffd424010 .functor AND 32, L_0000027ffd424160, L_0000027ffd415850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd423130 .functor OR 32, L_0000027ffd423ad0, L_0000027ffd424010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ffd3dd770_0 .net *"_ivl_1", 0 0, L_0000027ffd417510;  1 drivers
v0000027ffd3dd810_0 .net *"_ivl_13", 0 0, L_0000027ffd416890;  1 drivers
v0000027ffd3ddbd0_0 .net *"_ivl_14", 0 0, L_0000027ffd4232f0;  1 drivers
v0000027ffd3dd8b0_0 .net *"_ivl_19", 0 0, L_0000027ffd4176f0;  1 drivers
v0000027ffd3dddb0_0 .net *"_ivl_2", 0 0, L_0000027ffd424240;  1 drivers
v0000027ffd3dd450_0 .net *"_ivl_23", 0 0, L_0000027ffd415df0;  1 drivers
v0000027ffd3de850_0 .net *"_ivl_27", 0 0, L_0000027ffd416d90;  1 drivers
v0000027ffd3de3f0_0 .net *"_ivl_28", 0 0, L_0000027ffd423ec0;  1 drivers
v0000027ffd3ddc70_0 .net *"_ivl_33", 0 0, L_0000027ffd416930;  1 drivers
v0000027ffd3de5d0_0 .net *"_ivl_37", 0 0, L_0000027ffd416070;  1 drivers
v0000027ffd3de030_0 .net *"_ivl_40", 31 0, L_0000027ffd422d40;  1 drivers
v0000027ffd3dd590_0 .net *"_ivl_42", 31 0, L_0000027ffd423de0;  1 drivers
v0000027ffd3dd4f0_0 .net *"_ivl_44", 31 0, L_0000027ffd423980;  1 drivers
v0000027ffd3de530_0 .net *"_ivl_46", 31 0, L_0000027ffd4246a0;  1 drivers
v0000027ffd3de670_0 .net *"_ivl_48", 31 0, L_0000027ffd423ad0;  1 drivers
v0000027ffd3de8f0_0 .net *"_ivl_50", 31 0, L_0000027ffd424010;  1 drivers
v0000027ffd3ddd10_0 .net *"_ivl_7", 0 0, L_0000027ffd415670;  1 drivers
v0000027ffd3de990_0 .net *"_ivl_8", 0 0, L_0000027ffd423bb0;  1 drivers
v0000027ffd3dd630_0 .net "ina", 31 0, v0000027ffd3e1df0_0;  alias, 1 drivers
v0000027ffd3dd6d0_0 .net "inb", 31 0, L_0000027ffd4a30e0;  alias, 1 drivers
v0000027ffd3dd950_0 .net "inc", 31 0, v0000027ffd3d2790_0;  alias, 1 drivers
v0000027ffd3dde50_0 .net "ind", 31 0, L_0000027ffd415850;  alias, 1 drivers
v0000027ffd3ddef0_0 .net "out", 31 0, L_0000027ffd423130;  alias, 1 drivers
v0000027ffd3ddf90_0 .net "s0", 31 0, L_0000027ffd4234b0;  1 drivers
v0000027ffd3de0d0_0 .net "s1", 31 0, L_0000027ffd424320;  1 drivers
v0000027ffd3de170_0 .net "s2", 31 0, L_0000027ffd424630;  1 drivers
v0000027ffd3e2f70_0 .net "s3", 31 0, L_0000027ffd424160;  1 drivers
v0000027ffd3e2a70_0 .net "sel", 1 0, L_0000027ffd413370;  alias, 1 drivers
L_0000027ffd417510 .part L_0000027ffd413370, 1, 1;
LS_0000027ffd4167f0_0_0 .concat [ 1 1 1 1], L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240;
LS_0000027ffd4167f0_0_4 .concat [ 1 1 1 1], L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240;
LS_0000027ffd4167f0_0_8 .concat [ 1 1 1 1], L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240;
LS_0000027ffd4167f0_0_12 .concat [ 1 1 1 1], L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240;
LS_0000027ffd4167f0_0_16 .concat [ 1 1 1 1], L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240;
LS_0000027ffd4167f0_0_20 .concat [ 1 1 1 1], L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240;
LS_0000027ffd4167f0_0_24 .concat [ 1 1 1 1], L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240;
LS_0000027ffd4167f0_0_28 .concat [ 1 1 1 1], L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240, L_0000027ffd424240;
LS_0000027ffd4167f0_1_0 .concat [ 4 4 4 4], LS_0000027ffd4167f0_0_0, LS_0000027ffd4167f0_0_4, LS_0000027ffd4167f0_0_8, LS_0000027ffd4167f0_0_12;
LS_0000027ffd4167f0_1_4 .concat [ 4 4 4 4], LS_0000027ffd4167f0_0_16, LS_0000027ffd4167f0_0_20, LS_0000027ffd4167f0_0_24, LS_0000027ffd4167f0_0_28;
L_0000027ffd4167f0 .concat [ 16 16 0 0], LS_0000027ffd4167f0_1_0, LS_0000027ffd4167f0_1_4;
L_0000027ffd415670 .part L_0000027ffd413370, 0, 1;
LS_0000027ffd415710_0_0 .concat [ 1 1 1 1], L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0;
LS_0000027ffd415710_0_4 .concat [ 1 1 1 1], L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0;
LS_0000027ffd415710_0_8 .concat [ 1 1 1 1], L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0;
LS_0000027ffd415710_0_12 .concat [ 1 1 1 1], L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0;
LS_0000027ffd415710_0_16 .concat [ 1 1 1 1], L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0;
LS_0000027ffd415710_0_20 .concat [ 1 1 1 1], L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0;
LS_0000027ffd415710_0_24 .concat [ 1 1 1 1], L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0;
LS_0000027ffd415710_0_28 .concat [ 1 1 1 1], L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0, L_0000027ffd423bb0;
LS_0000027ffd415710_1_0 .concat [ 4 4 4 4], LS_0000027ffd415710_0_0, LS_0000027ffd415710_0_4, LS_0000027ffd415710_0_8, LS_0000027ffd415710_0_12;
LS_0000027ffd415710_1_4 .concat [ 4 4 4 4], LS_0000027ffd415710_0_16, LS_0000027ffd415710_0_20, LS_0000027ffd415710_0_24, LS_0000027ffd415710_0_28;
L_0000027ffd415710 .concat [ 16 16 0 0], LS_0000027ffd415710_1_0, LS_0000027ffd415710_1_4;
L_0000027ffd416890 .part L_0000027ffd413370, 1, 1;
LS_0000027ffd415a30_0_0 .concat [ 1 1 1 1], L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0;
LS_0000027ffd415a30_0_4 .concat [ 1 1 1 1], L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0;
LS_0000027ffd415a30_0_8 .concat [ 1 1 1 1], L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0;
LS_0000027ffd415a30_0_12 .concat [ 1 1 1 1], L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0;
LS_0000027ffd415a30_0_16 .concat [ 1 1 1 1], L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0;
LS_0000027ffd415a30_0_20 .concat [ 1 1 1 1], L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0;
LS_0000027ffd415a30_0_24 .concat [ 1 1 1 1], L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0;
LS_0000027ffd415a30_0_28 .concat [ 1 1 1 1], L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0, L_0000027ffd4232f0;
LS_0000027ffd415a30_1_0 .concat [ 4 4 4 4], LS_0000027ffd415a30_0_0, LS_0000027ffd415a30_0_4, LS_0000027ffd415a30_0_8, LS_0000027ffd415a30_0_12;
LS_0000027ffd415a30_1_4 .concat [ 4 4 4 4], LS_0000027ffd415a30_0_16, LS_0000027ffd415a30_0_20, LS_0000027ffd415a30_0_24, LS_0000027ffd415a30_0_28;
L_0000027ffd415a30 .concat [ 16 16 0 0], LS_0000027ffd415a30_1_0, LS_0000027ffd415a30_1_4;
L_0000027ffd4176f0 .part L_0000027ffd413370, 0, 1;
LS_0000027ffd415cb0_0_0 .concat [ 1 1 1 1], L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0;
LS_0000027ffd415cb0_0_4 .concat [ 1 1 1 1], L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0;
LS_0000027ffd415cb0_0_8 .concat [ 1 1 1 1], L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0;
LS_0000027ffd415cb0_0_12 .concat [ 1 1 1 1], L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0;
LS_0000027ffd415cb0_0_16 .concat [ 1 1 1 1], L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0;
LS_0000027ffd415cb0_0_20 .concat [ 1 1 1 1], L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0;
LS_0000027ffd415cb0_0_24 .concat [ 1 1 1 1], L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0;
LS_0000027ffd415cb0_0_28 .concat [ 1 1 1 1], L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0, L_0000027ffd4176f0;
LS_0000027ffd415cb0_1_0 .concat [ 4 4 4 4], LS_0000027ffd415cb0_0_0, LS_0000027ffd415cb0_0_4, LS_0000027ffd415cb0_0_8, LS_0000027ffd415cb0_0_12;
LS_0000027ffd415cb0_1_4 .concat [ 4 4 4 4], LS_0000027ffd415cb0_0_16, LS_0000027ffd415cb0_0_20, LS_0000027ffd415cb0_0_24, LS_0000027ffd415cb0_0_28;
L_0000027ffd415cb0 .concat [ 16 16 0 0], LS_0000027ffd415cb0_1_0, LS_0000027ffd415cb0_1_4;
L_0000027ffd415df0 .part L_0000027ffd413370, 1, 1;
LS_0000027ffd416b10_0_0 .concat [ 1 1 1 1], L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0;
LS_0000027ffd416b10_0_4 .concat [ 1 1 1 1], L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0;
LS_0000027ffd416b10_0_8 .concat [ 1 1 1 1], L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0;
LS_0000027ffd416b10_0_12 .concat [ 1 1 1 1], L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0;
LS_0000027ffd416b10_0_16 .concat [ 1 1 1 1], L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0;
LS_0000027ffd416b10_0_20 .concat [ 1 1 1 1], L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0;
LS_0000027ffd416b10_0_24 .concat [ 1 1 1 1], L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0;
LS_0000027ffd416b10_0_28 .concat [ 1 1 1 1], L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0, L_0000027ffd415df0;
LS_0000027ffd416b10_1_0 .concat [ 4 4 4 4], LS_0000027ffd416b10_0_0, LS_0000027ffd416b10_0_4, LS_0000027ffd416b10_0_8, LS_0000027ffd416b10_0_12;
LS_0000027ffd416b10_1_4 .concat [ 4 4 4 4], LS_0000027ffd416b10_0_16, LS_0000027ffd416b10_0_20, LS_0000027ffd416b10_0_24, LS_0000027ffd416b10_0_28;
L_0000027ffd416b10 .concat [ 16 16 0 0], LS_0000027ffd416b10_1_0, LS_0000027ffd416b10_1_4;
L_0000027ffd416d90 .part L_0000027ffd413370, 0, 1;
LS_0000027ffd4157b0_0_0 .concat [ 1 1 1 1], L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0;
LS_0000027ffd4157b0_0_4 .concat [ 1 1 1 1], L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0;
LS_0000027ffd4157b0_0_8 .concat [ 1 1 1 1], L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0;
LS_0000027ffd4157b0_0_12 .concat [ 1 1 1 1], L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0;
LS_0000027ffd4157b0_0_16 .concat [ 1 1 1 1], L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0;
LS_0000027ffd4157b0_0_20 .concat [ 1 1 1 1], L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0;
LS_0000027ffd4157b0_0_24 .concat [ 1 1 1 1], L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0;
LS_0000027ffd4157b0_0_28 .concat [ 1 1 1 1], L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0, L_0000027ffd423ec0;
LS_0000027ffd4157b0_1_0 .concat [ 4 4 4 4], LS_0000027ffd4157b0_0_0, LS_0000027ffd4157b0_0_4, LS_0000027ffd4157b0_0_8, LS_0000027ffd4157b0_0_12;
LS_0000027ffd4157b0_1_4 .concat [ 4 4 4 4], LS_0000027ffd4157b0_0_16, LS_0000027ffd4157b0_0_20, LS_0000027ffd4157b0_0_24, LS_0000027ffd4157b0_0_28;
L_0000027ffd4157b0 .concat [ 16 16 0 0], LS_0000027ffd4157b0_1_0, LS_0000027ffd4157b0_1_4;
L_0000027ffd416930 .part L_0000027ffd413370, 1, 1;
LS_0000027ffd415e90_0_0 .concat [ 1 1 1 1], L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930;
LS_0000027ffd415e90_0_4 .concat [ 1 1 1 1], L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930;
LS_0000027ffd415e90_0_8 .concat [ 1 1 1 1], L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930;
LS_0000027ffd415e90_0_12 .concat [ 1 1 1 1], L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930;
LS_0000027ffd415e90_0_16 .concat [ 1 1 1 1], L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930;
LS_0000027ffd415e90_0_20 .concat [ 1 1 1 1], L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930;
LS_0000027ffd415e90_0_24 .concat [ 1 1 1 1], L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930;
LS_0000027ffd415e90_0_28 .concat [ 1 1 1 1], L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930, L_0000027ffd416930;
LS_0000027ffd415e90_1_0 .concat [ 4 4 4 4], LS_0000027ffd415e90_0_0, LS_0000027ffd415e90_0_4, LS_0000027ffd415e90_0_8, LS_0000027ffd415e90_0_12;
LS_0000027ffd415e90_1_4 .concat [ 4 4 4 4], LS_0000027ffd415e90_0_16, LS_0000027ffd415e90_0_20, LS_0000027ffd415e90_0_24, LS_0000027ffd415e90_0_28;
L_0000027ffd415e90 .concat [ 16 16 0 0], LS_0000027ffd415e90_1_0, LS_0000027ffd415e90_1_4;
L_0000027ffd416070 .part L_0000027ffd413370, 0, 1;
LS_0000027ffd415f30_0_0 .concat [ 1 1 1 1], L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070;
LS_0000027ffd415f30_0_4 .concat [ 1 1 1 1], L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070;
LS_0000027ffd415f30_0_8 .concat [ 1 1 1 1], L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070;
LS_0000027ffd415f30_0_12 .concat [ 1 1 1 1], L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070;
LS_0000027ffd415f30_0_16 .concat [ 1 1 1 1], L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070;
LS_0000027ffd415f30_0_20 .concat [ 1 1 1 1], L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070;
LS_0000027ffd415f30_0_24 .concat [ 1 1 1 1], L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070;
LS_0000027ffd415f30_0_28 .concat [ 1 1 1 1], L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070, L_0000027ffd416070;
LS_0000027ffd415f30_1_0 .concat [ 4 4 4 4], LS_0000027ffd415f30_0_0, LS_0000027ffd415f30_0_4, LS_0000027ffd415f30_0_8, LS_0000027ffd415f30_0_12;
LS_0000027ffd415f30_1_4 .concat [ 4 4 4 4], LS_0000027ffd415f30_0_16, LS_0000027ffd415f30_0_20, LS_0000027ffd415f30_0_24, LS_0000027ffd415f30_0_28;
L_0000027ffd415f30 .concat [ 16 16 0 0], LS_0000027ffd415f30_1_0, LS_0000027ffd415f30_1_4;
S_0000027ffd3da8b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000027ffd3d9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd4234b0 .functor AND 32, L_0000027ffd4167f0, L_0000027ffd415710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3dc870_0 .net "in1", 31 0, L_0000027ffd4167f0;  1 drivers
v0000027ffd3de2b0_0 .net "in2", 31 0, L_0000027ffd415710;  1 drivers
v0000027ffd3dea30_0 .net "out", 31 0, L_0000027ffd4234b0;  alias, 1 drivers
S_0000027ffd3da270 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000027ffd3d9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd424320 .functor AND 32, L_0000027ffd415a30, L_0000027ffd415cb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3dd9f0_0 .net "in1", 31 0, L_0000027ffd415a30;  1 drivers
v0000027ffd3dda90_0 .net "in2", 31 0, L_0000027ffd415cb0;  1 drivers
v0000027ffd3ddb30_0 .net "out", 31 0, L_0000027ffd424320;  alias, 1 drivers
S_0000027ffd3da400 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000027ffd3d9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd424630 .functor AND 32, L_0000027ffd416b10, L_0000027ffd4157b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3de490_0 .net "in1", 31 0, L_0000027ffd416b10;  1 drivers
v0000027ffd3de350_0 .net "in2", 31 0, L_0000027ffd4157b0;  1 drivers
v0000027ffd3dead0_0 .net "out", 31 0, L_0000027ffd424630;  alias, 1 drivers
S_0000027ffd3e06e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000027ffd3d9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027ffd424160 .functor AND 32, L_0000027ffd415e90, L_0000027ffd415f30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ffd3de710_0 .net "in1", 31 0, L_0000027ffd415e90;  1 drivers
v0000027ffd3de7b0_0 .net "in2", 31 0, L_0000027ffd415f30;  1 drivers
v0000027ffd3de210_0 .net "out", 31 0, L_0000027ffd424160;  alias, 1 drivers
S_0000027ffd3df740 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000027ffd3e4c20 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd3e4c58 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd3e4c90 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd3e4cc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd3e4d00 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd3e4d38 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd3e4d70 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd3e4da8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd3e4de0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd3e4e18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd3e4e50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd3e4e88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd3e4ec0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd3e4ef8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd3e4f30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd3e4f68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd3e4fa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd3e4fd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd3e5010 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd3e5048 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd3e5080 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd3e50b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd3e50f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd3e5128 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd3e5160 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027ffd3e1170_0 .var "EX1_PC", 31 0;
v0000027ffd3e1990_0 .var "EX1_PFC", 31 0;
v0000027ffd3e0c70_0 .var "EX1_forward_to_B", 31 0;
v0000027ffd3e2bb0_0 .var "EX1_is_beq", 0 0;
v0000027ffd3e2930_0 .var "EX1_is_bne", 0 0;
v0000027ffd3e17b0_0 .var "EX1_is_jal", 0 0;
v0000027ffd3e1670_0 .var "EX1_is_jr", 0 0;
v0000027ffd3e1ad0_0 .var "EX1_is_oper2_immed", 0 0;
v0000027ffd3e1850_0 .var "EX1_memread", 0 0;
v0000027ffd3e1490_0 .var "EX1_memwrite", 0 0;
v0000027ffd3e2390_0 .var "EX1_opcode", 11 0;
v0000027ffd3e3290_0 .var "EX1_predicted", 0 0;
v0000027ffd3e27f0_0 .var "EX1_rd_ind", 4 0;
v0000027ffd3e1b70_0 .var "EX1_rd_indzero", 0 0;
v0000027ffd3e3330_0 .var "EX1_regwrite", 0 0;
v0000027ffd3e2890_0 .var "EX1_rs1", 31 0;
v0000027ffd3e22f0_0 .var "EX1_rs1_ind", 4 0;
v0000027ffd3e1df0_0 .var "EX1_rs2", 31 0;
v0000027ffd3e1f30_0 .var "EX1_rs2_ind", 4 0;
v0000027ffd3e1210_0 .net "FLUSH", 0 0, v0000027ffd3e7bf0_0;  alias, 1 drivers
v0000027ffd3e26b0_0 .net "ID_PC", 31 0, v0000027ffd3ef030_0;  alias, 1 drivers
v0000027ffd3e2cf0_0 .net "ID_PFC_to_EX", 31 0, L_0000027ffd414310;  alias, 1 drivers
v0000027ffd3e21b0_0 .net "ID_forward_to_B", 31 0, L_0000027ffd4139b0;  alias, 1 drivers
v0000027ffd3e1fd0_0 .net "ID_is_beq", 0 0, L_0000027ffd4130f0;  alias, 1 drivers
v0000027ffd3e24d0_0 .net "ID_is_bne", 0 0, L_0000027ffd413190;  alias, 1 drivers
v0000027ffd3e0f90_0 .net "ID_is_jal", 0 0, L_0000027ffd4153f0;  alias, 1 drivers
v0000027ffd3e3150_0 .net "ID_is_jr", 0 0, L_0000027ffd413730;  alias, 1 drivers
v0000027ffd3e15d0_0 .net "ID_is_oper2_immed", 0 0, L_0000027ffd419110;  alias, 1 drivers
v0000027ffd3e12b0_0 .net "ID_memread", 0 0, L_0000027ffd416bb0;  alias, 1 drivers
v0000027ffd3e2ed0_0 .net "ID_memwrite", 0 0, L_0000027ffd415990;  alias, 1 drivers
v0000027ffd3e1350_0 .net "ID_opcode", 11 0, v0000027ffd4069e0_0;  alias, 1 drivers
v0000027ffd3e2e30_0 .net "ID_predicted", 0 0, v0000027ffd3e7f10_0;  alias, 1 drivers
v0000027ffd3e0ef0_0 .net "ID_rd_ind", 4 0, v0000027ffd406800_0;  alias, 1 drivers
v0000027ffd3e1530_0 .net "ID_rd_indzero", 0 0, L_0000027ffd416430;  1 drivers
v0000027ffd3e33d0_0 .net "ID_regwrite", 0 0, L_0000027ffd4175b0;  alias, 1 drivers
v0000027ffd3e13f0_0 .net "ID_rs1", 31 0, v0000027ffd3eedb0_0;  alias, 1 drivers
v0000027ffd3e0d10_0 .net "ID_rs1_ind", 4 0, v0000027ffd4057c0_0;  alias, 1 drivers
v0000027ffd3e3010_0 .net "ID_rs2", 31 0, v0000027ffd3edcd0_0;  alias, 1 drivers
v0000027ffd3e2430_0 .net "ID_rs2_ind", 4 0, v0000027ffd406620_0;  alias, 1 drivers
v0000027ffd3e1a30_0 .net "clk", 0 0, L_0000027ffd419b90;  1 drivers
v0000027ffd3e2250_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
E_0000027ffd357400 .event posedge, v0000027ffd3d2d30_0, v0000027ffd3e1a30_0;
S_0000027ffd3e00a0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000027ffd3e51a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd3e51d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd3e5210 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd3e5248 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd3e5280 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd3e52b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd3e52f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd3e5328 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd3e5360 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd3e5398 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd3e53d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd3e5408 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd3e5440 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd3e5478 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd3e54b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd3e54e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd3e5520 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd3e5558 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd3e5590 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd3e55c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd3e5600 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd3e5638 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd3e5670 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd3e56a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd3e56e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027ffd3e2570_0 .net "EX1_ALU_OPER1", 31 0, L_0000027ffd419570;  alias, 1 drivers
v0000027ffd3e0db0_0 .net "EX1_ALU_OPER2", 31 0, L_0000027ffd4242b0;  alias, 1 drivers
v0000027ffd3e31f0_0 .net "EX1_PC", 31 0, v0000027ffd3e1170_0;  alias, 1 drivers
v0000027ffd3e1030_0 .net "EX1_PFC_to_IF", 31 0, L_0000027ffd415fd0;  alias, 1 drivers
v0000027ffd3e1c10_0 .net "EX1_forward_to_B", 31 0, v0000027ffd3e0c70_0;  alias, 1 drivers
v0000027ffd3e4410_0 .net "EX1_is_beq", 0 0, v0000027ffd3e2bb0_0;  alias, 1 drivers
v0000027ffd3e4050_0 .net "EX1_is_bne", 0 0, v0000027ffd3e2930_0;  alias, 1 drivers
v0000027ffd3e4af0_0 .net "EX1_is_jal", 0 0, v0000027ffd3e17b0_0;  alias, 1 drivers
v0000027ffd3e3470_0 .net "EX1_is_jr", 0 0, v0000027ffd3e1670_0;  alias, 1 drivers
v0000027ffd3e3b50_0 .net "EX1_is_oper2_immed", 0 0, v0000027ffd3e1ad0_0;  alias, 1 drivers
v0000027ffd3e4870_0 .net "EX1_memread", 0 0, v0000027ffd3e1850_0;  alias, 1 drivers
v0000027ffd3e44b0_0 .net "EX1_memwrite", 0 0, v0000027ffd3e1490_0;  alias, 1 drivers
v0000027ffd3e4370_0 .net "EX1_opcode", 11 0, v0000027ffd3e2390_0;  alias, 1 drivers
v0000027ffd3e4a50_0 .net "EX1_predicted", 0 0, v0000027ffd3e3290_0;  alias, 1 drivers
v0000027ffd3e4690_0 .net "EX1_rd_ind", 4 0, v0000027ffd3e27f0_0;  alias, 1 drivers
v0000027ffd3e3bf0_0 .net "EX1_rd_indzero", 0 0, v0000027ffd3e1b70_0;  alias, 1 drivers
v0000027ffd3e3970_0 .net "EX1_regwrite", 0 0, v0000027ffd3e3330_0;  alias, 1 drivers
v0000027ffd3e4910_0 .net "EX1_rs1", 31 0, v0000027ffd3e2890_0;  alias, 1 drivers
v0000027ffd3e49b0_0 .net "EX1_rs1_ind", 4 0, v0000027ffd3e22f0_0;  alias, 1 drivers
v0000027ffd3e45f0_0 .net "EX1_rs2_ind", 4 0, v0000027ffd3e1f30_0;  alias, 1 drivers
v0000027ffd3e3790_0 .net "EX1_rs2_out", 31 0, L_0000027ffd423130;  alias, 1 drivers
v0000027ffd3e3e70_0 .var "EX2_ALU_OPER1", 31 0;
v0000027ffd3e3f10_0 .var "EX2_ALU_OPER2", 31 0;
v0000027ffd3e4730_0 .var "EX2_PC", 31 0;
v0000027ffd3e40f0_0 .var "EX2_PFC_to_IF", 31 0;
v0000027ffd3e47d0_0 .var "EX2_forward_to_B", 31 0;
v0000027ffd3e3510_0 .var "EX2_is_beq", 0 0;
v0000027ffd3e35b0_0 .var "EX2_is_bne", 0 0;
v0000027ffd3e3d30_0 .var "EX2_is_jal", 0 0;
v0000027ffd3e3650_0 .var "EX2_is_jr", 0 0;
v0000027ffd3e3fb0_0 .var "EX2_is_oper2_immed", 0 0;
v0000027ffd3e4230_0 .var "EX2_memread", 0 0;
v0000027ffd3e36f0_0 .var "EX2_memwrite", 0 0;
v0000027ffd3e3c90_0 .var "EX2_opcode", 11 0;
v0000027ffd3e3dd0_0 .var "EX2_predicted", 0 0;
v0000027ffd3e4190_0 .var "EX2_rd_ind", 4 0;
v0000027ffd3e4550_0 .var "EX2_rd_indzero", 0 0;
v0000027ffd3e3830_0 .var "EX2_regwrite", 0 0;
v0000027ffd3e42d0_0 .var "EX2_rs1", 31 0;
v0000027ffd3e38d0_0 .var "EX2_rs1_ind", 4 0;
v0000027ffd3e3a10_0 .var "EX2_rs2_ind", 4 0;
v0000027ffd3e3ab0_0 .var "EX2_rs2_out", 31 0;
v0000027ffd3e8050_0 .net "FLUSH", 0 0, v0000027ffd3e9a90_0;  alias, 1 drivers
v0000027ffd3e8730_0 .net "clk", 0 0, L_0000027ffd424550;  1 drivers
v0000027ffd3e7dd0_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
E_0000027ffd357840 .event posedge, v0000027ffd3d2d30_0, v0000027ffd3e8730_0;
S_0000027ffd3df8d0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000027ffd3ef740 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd3ef778 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd3ef7b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd3ef7e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd3ef820 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd3ef858 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd3ef890 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd3ef8c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd3ef900 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd3ef938 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd3ef970 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd3ef9a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd3ef9e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd3efa18 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd3efa50 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd3efa88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd3efac0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd3efaf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd3efb30 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd3efb68 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd3efba0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd3efbd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd3efc10 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd3efc48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd3efc80 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027ffd418690 .functor OR 1, L_0000027ffd4130f0, L_0000027ffd413190, C4<0>, C4<0>;
L_0000027ffd418e70 .functor AND 1, L_0000027ffd418690, L_0000027ffd418cb0, C4<1>, C4<1>;
L_0000027ffd4197a0 .functor OR 1, L_0000027ffd4130f0, L_0000027ffd413190, C4<0>, C4<0>;
L_0000027ffd418bd0 .functor AND 1, L_0000027ffd4197a0, L_0000027ffd418cb0, C4<1>, C4<1>;
L_0000027ffd418ee0 .functor OR 1, L_0000027ffd4130f0, L_0000027ffd413190, C4<0>, C4<0>;
L_0000027ffd4199d0 .functor AND 1, L_0000027ffd418ee0, v0000027ffd3e7f10_0, C4<1>, C4<1>;
v0000027ffd3ee270_0 .net "EX1_memread", 0 0, v0000027ffd3e1850_0;  alias, 1 drivers
v0000027ffd3ee3b0_0 .net "EX1_opcode", 11 0, v0000027ffd3e2390_0;  alias, 1 drivers
v0000027ffd3ed370_0 .net "EX1_rd_ind", 4 0, v0000027ffd3e27f0_0;  alias, 1 drivers
v0000027ffd3eee50_0 .net "EX1_rd_indzero", 0 0, v0000027ffd3e1b70_0;  alias, 1 drivers
v0000027ffd3ecfb0_0 .net "EX2_memread", 0 0, v0000027ffd3e4230_0;  alias, 1 drivers
v0000027ffd3eeef0_0 .net "EX2_opcode", 11 0, v0000027ffd3e3c90_0;  alias, 1 drivers
v0000027ffd3ecdd0_0 .net "EX2_rd_ind", 4 0, v0000027ffd3e4190_0;  alias, 1 drivers
v0000027ffd3ed190_0 .net "EX2_rd_indzero", 0 0, v0000027ffd3e4550_0;  alias, 1 drivers
v0000027ffd3ed690_0 .net "ID_EX1_flush", 0 0, v0000027ffd3e7bf0_0;  alias, 1 drivers
v0000027ffd3ed050_0 .net "ID_EX2_flush", 0 0, v0000027ffd3e9a90_0;  alias, 1 drivers
v0000027ffd3edf50_0 .net "ID_is_beq", 0 0, L_0000027ffd4130f0;  alias, 1 drivers
v0000027ffd3ee8b0_0 .net "ID_is_bne", 0 0, L_0000027ffd413190;  alias, 1 drivers
v0000027ffd3ee950_0 .net "ID_is_j", 0 0, L_0000027ffd416390;  alias, 1 drivers
v0000027ffd3ed730_0 .net "ID_is_jal", 0 0, L_0000027ffd4153f0;  alias, 1 drivers
v0000027ffd3ed230_0 .net "ID_is_jr", 0 0, L_0000027ffd413730;  alias, 1 drivers
v0000027ffd3edaf0_0 .net "ID_opcode", 11 0, v0000027ffd4069e0_0;  alias, 1 drivers
v0000027ffd3ee130_0 .net "ID_rs1_ind", 4 0, v0000027ffd4057c0_0;  alias, 1 drivers
v0000027ffd3ee6d0_0 .net "ID_rs2_ind", 4 0, v0000027ffd406620_0;  alias, 1 drivers
v0000027ffd3eebd0_0 .net "IF_ID_flush", 0 0, v0000027ffd3ebed0_0;  alias, 1 drivers
v0000027ffd3edc30_0 .net "IF_ID_write", 0 0, v0000027ffd3eb9d0_0;  alias, 1 drivers
v0000027ffd3ee090_0 .net "PC_src", 2 0, L_0000027ffd4132d0;  alias, 1 drivers
v0000027ffd3ee9f0_0 .net "PFC_to_EX", 31 0, L_0000027ffd414310;  alias, 1 drivers
v0000027ffd3eca10_0 .net "PFC_to_IF", 31 0, L_0000027ffd413410;  alias, 1 drivers
v0000027ffd3ece70_0 .net "WB_rd_ind", 4 0, v0000027ffd4087e0_0;  alias, 1 drivers
v0000027ffd3eec70_0 .net "Wrong_prediction", 0 0, L_0000027ffd424a20;  alias, 1 drivers
v0000027ffd3ee450_0 .net *"_ivl_11", 0 0, L_0000027ffd418bd0;  1 drivers
v0000027ffd3edb90_0 .net *"_ivl_13", 10 0, L_0000027ffd414450;  1 drivers
v0000027ffd3ec830_0 .net *"_ivl_15", 10 0, L_0000027ffd413eb0;  1 drivers
v0000027ffd3ed7d0_0 .net *"_ivl_16", 10 0, L_0000027ffd413d70;  1 drivers
v0000027ffd3ee310_0 .net *"_ivl_19", 10 0, L_0000027ffd413ff0;  1 drivers
v0000027ffd3edd70_0 .net *"_ivl_20", 10 0, L_0000027ffd413a50;  1 drivers
v0000027ffd3ed2d0_0 .net *"_ivl_25", 0 0, L_0000027ffd418ee0;  1 drivers
v0000027ffd3ed410_0 .net *"_ivl_27", 0 0, L_0000027ffd4199d0;  1 drivers
v0000027ffd3ecb50_0 .net *"_ivl_29", 10 0, L_0000027ffd413870;  1 drivers
v0000027ffd3eea90_0 .net *"_ivl_3", 0 0, L_0000027ffd418690;  1 drivers
L_0000027ffd4301f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ecbf0_0 .net/2u *"_ivl_30", 10 0, L_0000027ffd4301f0;  1 drivers
v0000027ffd3ee4f0_0 .net *"_ivl_32", 10 0, L_0000027ffd414db0;  1 drivers
v0000027ffd3ede10_0 .net *"_ivl_35", 10 0, L_0000027ffd414130;  1 drivers
v0000027ffd3ed870_0 .net *"_ivl_37", 10 0, L_0000027ffd412e70;  1 drivers
v0000027ffd3edeb0_0 .net *"_ivl_38", 10 0, L_0000027ffd4141d0;  1 drivers
v0000027ffd3eeb30_0 .net *"_ivl_40", 10 0, L_0000027ffd414270;  1 drivers
L_0000027ffd430238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ed4b0_0 .net/2s *"_ivl_45", 20 0, L_0000027ffd430238;  1 drivers
L_0000027ffd430280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ed910_0 .net/2s *"_ivl_50", 20 0, L_0000027ffd430280;  1 drivers
v0000027ffd3ee630_0 .net *"_ivl_9", 0 0, L_0000027ffd4197a0;  1 drivers
v0000027ffd3ed550_0 .net "clk", 0 0, L_0000027ffd350010;  alias, 1 drivers
v0000027ffd3ed5f0_0 .net "forward_to_B", 31 0, L_0000027ffd4139b0;  alias, 1 drivers
v0000027ffd3ed9b0_0 .net "imm", 31 0, v0000027ffd3eacb0_0;  1 drivers
v0000027ffd3ee590_0 .net "inst", 31 0, v0000027ffd3eef90_0;  alias, 1 drivers
v0000027ffd3ecf10_0 .net "is_branch_and_taken", 0 0, L_0000027ffd418e70;  alias, 1 drivers
v0000027ffd3ee770_0 .net "is_oper2_immed", 0 0, L_0000027ffd419110;  alias, 1 drivers
v0000027ffd3eed10_0 .net "mem_read", 0 0, L_0000027ffd416bb0;  alias, 1 drivers
v0000027ffd3ec8d0_0 .net "mem_write", 0 0, L_0000027ffd415990;  alias, 1 drivers
v0000027ffd3ef0d0_0 .net "pc", 31 0, v0000027ffd3ef030_0;  alias, 1 drivers
v0000027ffd3ef170_0 .net "pc_write", 0 0, v0000027ffd3e9f90_0;  alias, 1 drivers
v0000027ffd3ef530_0 .net "predicted", 0 0, L_0000027ffd418cb0;  1 drivers
v0000027ffd3ef210_0 .net "predicted_to_EX", 0 0, v0000027ffd3e7f10_0;  alias, 1 drivers
v0000027ffd3ef350_0 .net "reg_write", 0 0, L_0000027ffd4175b0;  alias, 1 drivers
v0000027ffd3ef3f0_0 .net "reg_write_from_wb", 0 0, v0000027ffd407480_0;  alias, 1 drivers
v0000027ffd3ef490_0 .net "rs1", 31 0, v0000027ffd3eedb0_0;  alias, 1 drivers
v0000027ffd3ef2b0_0 .net "rs2", 31 0, v0000027ffd3edcd0_0;  alias, 1 drivers
v0000027ffd3ef5d0_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
v0000027ffd3ef670_0 .net "wr_reg_data", 31 0, L_0000027ffd4a30e0;  alias, 1 drivers
L_0000027ffd4139b0 .functor MUXZ 32, v0000027ffd3edcd0_0, v0000027ffd3eacb0_0, L_0000027ffd419110, C4<>;
L_0000027ffd414450 .part v0000027ffd3ef030_0, 0, 11;
L_0000027ffd413eb0 .part v0000027ffd3eef90_0, 0, 11;
L_0000027ffd413d70 .arith/sum 11, L_0000027ffd414450, L_0000027ffd413eb0;
L_0000027ffd413ff0 .part v0000027ffd3eef90_0, 0, 11;
L_0000027ffd413a50 .functor MUXZ 11, L_0000027ffd413ff0, L_0000027ffd413d70, L_0000027ffd418bd0, C4<>;
L_0000027ffd413870 .part v0000027ffd3ef030_0, 0, 11;
L_0000027ffd414db0 .arith/sum 11, L_0000027ffd413870, L_0000027ffd4301f0;
L_0000027ffd414130 .part v0000027ffd3ef030_0, 0, 11;
L_0000027ffd412e70 .part v0000027ffd3eef90_0, 0, 11;
L_0000027ffd4141d0 .arith/sum 11, L_0000027ffd414130, L_0000027ffd412e70;
L_0000027ffd414270 .functor MUXZ 11, L_0000027ffd4141d0, L_0000027ffd414db0, L_0000027ffd4199d0, C4<>;
L_0000027ffd413410 .concat8 [ 11 21 0 0], L_0000027ffd413a50, L_0000027ffd430238;
L_0000027ffd414310 .concat8 [ 11 21 0 0], L_0000027ffd414270, L_0000027ffd430280;
S_0000027ffd3df100 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000027ffd3df8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000027ffd3efcc0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd3efcf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd3efd30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd3efd68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd3efda0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd3efdd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd3efe10 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd3efe48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd3efe80 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd3efeb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd3efef0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd3eff28 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd3eff60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd3eff98 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd3effd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd3f0008 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd3f0040 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd3f0078 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd3f00b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd3f00e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd3f0120 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd3f0158 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd3f0190 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd3f01c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd3f0200 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027ffd418460 .functor OR 1, L_0000027ffd418cb0, L_0000027ffd414770, C4<0>, C4<0>;
L_0000027ffd4185b0 .functor OR 1, L_0000027ffd418460, L_0000027ffd412dd0, C4<0>, C4<0>;
v0000027ffd3e9270_0 .net "EX1_opcode", 11 0, v0000027ffd3e2390_0;  alias, 1 drivers
v0000027ffd3e7fb0_0 .net "EX2_opcode", 11 0, v0000027ffd3e3c90_0;  alias, 1 drivers
v0000027ffd3e7830_0 .net "ID_opcode", 11 0, v0000027ffd4069e0_0;  alias, 1 drivers
v0000027ffd3e80f0_0 .net "PC_src", 2 0, L_0000027ffd4132d0;  alias, 1 drivers
v0000027ffd3e91d0_0 .net "Wrong_prediction", 0 0, L_0000027ffd424a20;  alias, 1 drivers
L_0000027ffd4303e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e96d0_0 .net/2u *"_ivl_0", 2 0, L_0000027ffd4303e8;  1 drivers
v0000027ffd3e8910_0 .net *"_ivl_10", 0 0, L_0000027ffd4146d0;  1 drivers
L_0000027ffd430508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e9d10_0 .net/2u *"_ivl_12", 2 0, L_0000027ffd430508;  1 drivers
L_0000027ffd430550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e7790_0 .net/2u *"_ivl_14", 11 0, L_0000027ffd430550;  1 drivers
v0000027ffd3e84b0_0 .net *"_ivl_16", 0 0, L_0000027ffd414770;  1 drivers
v0000027ffd3e8190_0 .net *"_ivl_19", 0 0, L_0000027ffd418460;  1 drivers
L_0000027ffd430430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e8370_0 .net/2u *"_ivl_2", 11 0, L_0000027ffd430430;  1 drivers
L_0000027ffd430598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e8870_0 .net/2u *"_ivl_20", 11 0, L_0000027ffd430598;  1 drivers
v0000027ffd3e9630_0 .net *"_ivl_22", 0 0, L_0000027ffd412dd0;  1 drivers
v0000027ffd3e8230_0 .net *"_ivl_25", 0 0, L_0000027ffd4185b0;  1 drivers
L_0000027ffd4305e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e85f0_0 .net/2u *"_ivl_26", 2 0, L_0000027ffd4305e0;  1 drivers
L_0000027ffd430628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e8a50_0 .net/2u *"_ivl_28", 2 0, L_0000027ffd430628;  1 drivers
v0000027ffd3e7ab0_0 .net *"_ivl_30", 2 0, L_0000027ffd415350;  1 drivers
v0000027ffd3e8af0_0 .net *"_ivl_32", 2 0, L_0000027ffd414d10;  1 drivers
v0000027ffd3e9310_0 .net *"_ivl_34", 2 0, L_0000027ffd414e50;  1 drivers
v0000027ffd3e8b90_0 .net *"_ivl_4", 0 0, L_0000027ffd4134b0;  1 drivers
L_0000027ffd430478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e8c30_0 .net/2u *"_ivl_6", 2 0, L_0000027ffd430478;  1 drivers
L_0000027ffd4304c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e98b0_0 .net/2u *"_ivl_8", 11 0, L_0000027ffd4304c0;  1 drivers
v0000027ffd3e8eb0_0 .net "clk", 0 0, L_0000027ffd350010;  alias, 1 drivers
v0000027ffd3e9130_0 .net "predicted", 0 0, L_0000027ffd418cb0;  alias, 1 drivers
v0000027ffd3e9db0_0 .net "predicted_to_EX", 0 0, v0000027ffd3e7f10_0;  alias, 1 drivers
v0000027ffd3e9770_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
v0000027ffd3e99f0_0 .net "state", 1 0, v0000027ffd3e8550_0;  1 drivers
L_0000027ffd4134b0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430430;
L_0000027ffd4146d0 .cmp/eq 12, v0000027ffd3e2390_0, L_0000027ffd4304c0;
L_0000027ffd414770 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430550;
L_0000027ffd412dd0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430598;
L_0000027ffd415350 .functor MUXZ 3, L_0000027ffd430628, L_0000027ffd4305e0, L_0000027ffd4185b0, C4<>;
L_0000027ffd414d10 .functor MUXZ 3, L_0000027ffd415350, L_0000027ffd430508, L_0000027ffd4146d0, C4<>;
L_0000027ffd414e50 .functor MUXZ 3, L_0000027ffd414d10, L_0000027ffd430478, L_0000027ffd4134b0, C4<>;
L_0000027ffd4132d0 .functor MUXZ 3, L_0000027ffd414e50, L_0000027ffd4303e8, L_0000027ffd424a20, C4<>;
S_0000027ffd3dfa60 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000027ffd3df100;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000027ffd3f0240 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd3f0278 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd3f02b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd3f02e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd3f0320 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd3f0358 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd3f0390 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd3f03c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd3f0400 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd3f0438 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd3f0470 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd3f04a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd3f04e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd3f0518 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd3f0550 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd3f0588 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd3f05c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd3f05f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd3f0630 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd3f0668 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd3f06a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd3f06d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd3f0710 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd3f0748 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd3f0780 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027ffd418e00 .functor OR 1, L_0000027ffd4143b0, L_0000027ffd4144f0, C4<0>, C4<0>;
L_0000027ffd418f50 .functor OR 1, L_0000027ffd413690, L_0000027ffd414590, C4<0>, C4<0>;
L_0000027ffd419880 .functor AND 1, L_0000027ffd418e00, L_0000027ffd418f50, C4<1>, C4<1>;
L_0000027ffd418af0 .functor NOT 1, L_0000027ffd419880, C4<0>, C4<0>, C4<0>;
L_0000027ffd4198f0 .functor OR 1, v0000027ffd411890_0, L_0000027ffd418af0, C4<0>, C4<0>;
L_0000027ffd418cb0 .functor NOT 1, L_0000027ffd4198f0, C4<0>, C4<0>, C4<0>;
v0000027ffd3e7970_0 .net "EX_opcode", 11 0, v0000027ffd3e3c90_0;  alias, 1 drivers
v0000027ffd3e9090_0 .net "ID_opcode", 11 0, v0000027ffd4069e0_0;  alias, 1 drivers
v0000027ffd3e9ef0_0 .net "Wrong_prediction", 0 0, L_0000027ffd424a20;  alias, 1 drivers
L_0000027ffd4302c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e9bd0_0 .net/2u *"_ivl_0", 11 0, L_0000027ffd4302c8;  1 drivers
L_0000027ffd430358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e8690_0 .net/2u *"_ivl_10", 1 0, L_0000027ffd430358;  1 drivers
v0000027ffd3e78d0_0 .net *"_ivl_12", 0 0, L_0000027ffd413690;  1 drivers
L_0000027ffd4303a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e8d70_0 .net/2u *"_ivl_14", 1 0, L_0000027ffd4303a0;  1 drivers
v0000027ffd3e9950_0 .net *"_ivl_16", 0 0, L_0000027ffd414590;  1 drivers
v0000027ffd3e87d0_0 .net *"_ivl_19", 0 0, L_0000027ffd418f50;  1 drivers
v0000027ffd3e8f50_0 .net *"_ivl_2", 0 0, L_0000027ffd4143b0;  1 drivers
v0000027ffd3e8410_0 .net *"_ivl_21", 0 0, L_0000027ffd419880;  1 drivers
v0000027ffd3e7a10_0 .net *"_ivl_22", 0 0, L_0000027ffd418af0;  1 drivers
v0000027ffd3e9c70_0 .net *"_ivl_25", 0 0, L_0000027ffd4198f0;  1 drivers
L_0000027ffd430310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3e82d0_0 .net/2u *"_ivl_4", 11 0, L_0000027ffd430310;  1 drivers
v0000027ffd3e8ff0_0 .net *"_ivl_6", 0 0, L_0000027ffd4144f0;  1 drivers
v0000027ffd3e89b0_0 .net *"_ivl_9", 0 0, L_0000027ffd418e00;  1 drivers
v0000027ffd3e8e10_0 .net "clk", 0 0, L_0000027ffd350010;  alias, 1 drivers
v0000027ffd3e7e70_0 .net "predicted", 0 0, L_0000027ffd418cb0;  alias, 1 drivers
v0000027ffd3e7f10_0 .var "predicted_to_EX", 0 0;
v0000027ffd3e8cd0_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
v0000027ffd3e8550_0 .var "state", 1 0;
E_0000027ffd357540 .event posedge, v0000027ffd3e8e10_0, v0000027ffd3d2d30_0;
L_0000027ffd4143b0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd4302c8;
L_0000027ffd4144f0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430310;
L_0000027ffd413690 .cmp/eq 2, v0000027ffd3e8550_0, L_0000027ffd430358;
L_0000027ffd414590 .cmp/eq 2, v0000027ffd3e8550_0, L_0000027ffd4303a0;
S_0000027ffd3dfbf0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000027ffd3df8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000027ffd3f87d0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd3f8808 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd3f8840 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd3f8878 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd3f88b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd3f88e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd3f8920 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd3f8958 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd3f8990 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd3f89c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd3f8a00 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd3f8a38 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd3f8a70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd3f8aa8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd3f8ae0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd3f8b18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd3f8b50 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd3f8b88 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd3f8bc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd3f8bf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd3f8c30 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd3f8c68 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd3f8ca0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd3f8cd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd3f8d10 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027ffd3e93b0_0 .net "EX1_memread", 0 0, v0000027ffd3e1850_0;  alias, 1 drivers
v0000027ffd3e9450_0 .net "EX1_rd_ind", 4 0, v0000027ffd3e27f0_0;  alias, 1 drivers
v0000027ffd3e9e50_0 .net "EX1_rd_indzero", 0 0, v0000027ffd3e1b70_0;  alias, 1 drivers
v0000027ffd3e94f0_0 .net "EX2_memread", 0 0, v0000027ffd3e4230_0;  alias, 1 drivers
v0000027ffd3e9590_0 .net "EX2_rd_ind", 4 0, v0000027ffd3e4190_0;  alias, 1 drivers
v0000027ffd3e7b50_0 .net "EX2_rd_indzero", 0 0, v0000027ffd3e4550_0;  alias, 1 drivers
v0000027ffd3e7bf0_0 .var "ID_EX1_flush", 0 0;
v0000027ffd3e9a90_0 .var "ID_EX2_flush", 0 0;
v0000027ffd3e7c90_0 .net "ID_opcode", 11 0, v0000027ffd4069e0_0;  alias, 1 drivers
v0000027ffd3e7d30_0 .net "ID_rs1_ind", 4 0, v0000027ffd4057c0_0;  alias, 1 drivers
v0000027ffd3e9b30_0 .net "ID_rs2_ind", 4 0, v0000027ffd406620_0;  alias, 1 drivers
v0000027ffd3eb9d0_0 .var "IF_ID_Write", 0 0;
v0000027ffd3ebed0_0 .var "IF_ID_flush", 0 0;
v0000027ffd3e9f90_0 .var "PC_Write", 0 0;
v0000027ffd3eb390_0 .net "Wrong_prediction", 0 0, L_0000027ffd424a20;  alias, 1 drivers
E_0000027ffd357440/0 .event anyedge, v0000027ffd3d7c40_0, v0000027ffd3e1850_0, v0000027ffd3e1b70_0, v0000027ffd3e0d10_0;
E_0000027ffd357440/1 .event anyedge, v0000027ffd3e27f0_0, v0000027ffd3e2430_0, v0000027ffd2f6c80_0, v0000027ffd3e4550_0;
E_0000027ffd357440/2 .event anyedge, v0000027ffd3d14d0_0, v0000027ffd3e1350_0;
E_0000027ffd357440 .event/or E_0000027ffd357440/0, E_0000027ffd357440/1, E_0000027ffd357440/2;
S_0000027ffd3def70 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000027ffd3df8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000027ffd3f8d50 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd3f8d88 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd3f8dc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd3f8df8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd3f8e30 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd3f8e68 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd3f8ea0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd3f8ed8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd3f8f10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd3f8f48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd3f8f80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd3f8fb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd3f8ff0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd3f9028 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd3f9060 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd3f9098 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd3f90d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd3f9108 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd3f9140 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd3f9178 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd3f91b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd3f91e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd3f9220 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd3f9258 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd3f9290 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027ffd418fc0 .functor OR 1, L_0000027ffd415170, L_0000027ffd414ef0, C4<0>, C4<0>;
L_0000027ffd4193b0 .functor OR 1, L_0000027ffd418fc0, L_0000027ffd414f90, C4<0>, C4<0>;
L_0000027ffd4191f0 .functor OR 1, L_0000027ffd4193b0, L_0000027ffd412c90, C4<0>, C4<0>;
L_0000027ffd4192d0 .functor OR 1, L_0000027ffd4191f0, L_0000027ffd412d30, C4<0>, C4<0>;
L_0000027ffd419a40 .functor OR 1, L_0000027ffd4192d0, L_0000027ffd413550, C4<0>, C4<0>;
L_0000027ffd418850 .functor OR 1, L_0000027ffd419a40, L_0000027ffd4135f0, C4<0>, C4<0>;
L_0000027ffd419b20 .functor OR 1, L_0000027ffd418850, L_0000027ffd412f10, C4<0>, C4<0>;
L_0000027ffd419110 .functor OR 1, L_0000027ffd419b20, L_0000027ffd413050, C4<0>, C4<0>;
L_0000027ffd419ce0 .functor OR 1, L_0000027ffd416e30, L_0000027ffd4155d0, C4<0>, C4<0>;
L_0000027ffd419d50 .functor OR 1, L_0000027ffd419ce0, L_0000027ffd4158f0, C4<0>, C4<0>;
L_0000027ffd4189a0 .functor OR 1, L_0000027ffd419d50, L_0000027ffd4170b0, C4<0>, C4<0>;
L_0000027ffd418b60 .functor OR 1, L_0000027ffd4189a0, L_0000027ffd415490, C4<0>, C4<0>;
v0000027ffd3ec290_0 .net "ID_opcode", 11 0, v0000027ffd4069e0_0;  alias, 1 drivers
L_0000027ffd430670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ebf70_0 .net/2u *"_ivl_0", 11 0, L_0000027ffd430670;  1 drivers
L_0000027ffd430700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3eb430_0 .net/2u *"_ivl_10", 11 0, L_0000027ffd430700;  1 drivers
L_0000027ffd430bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ec6f0_0 .net/2u *"_ivl_102", 11 0, L_0000027ffd430bc8;  1 drivers
L_0000027ffd430c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ea850_0 .net/2u *"_ivl_106", 11 0, L_0000027ffd430c10;  1 drivers
v0000027ffd3ebb10_0 .net *"_ivl_12", 0 0, L_0000027ffd414f90;  1 drivers
v0000027ffd3eb890_0 .net *"_ivl_15", 0 0, L_0000027ffd4193b0;  1 drivers
L_0000027ffd430748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3eb110_0 .net/2u *"_ivl_16", 11 0, L_0000027ffd430748;  1 drivers
v0000027ffd3eafd0_0 .net *"_ivl_18", 0 0, L_0000027ffd412c90;  1 drivers
v0000027ffd3ea490_0 .net *"_ivl_2", 0 0, L_0000027ffd415170;  1 drivers
v0000027ffd3eba70_0 .net *"_ivl_21", 0 0, L_0000027ffd4191f0;  1 drivers
L_0000027ffd430790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ec010_0 .net/2u *"_ivl_22", 11 0, L_0000027ffd430790;  1 drivers
v0000027ffd3ea170_0 .net *"_ivl_24", 0 0, L_0000027ffd412d30;  1 drivers
v0000027ffd3ec0b0_0 .net *"_ivl_27", 0 0, L_0000027ffd4192d0;  1 drivers
L_0000027ffd4307d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3eb250_0 .net/2u *"_ivl_28", 11 0, L_0000027ffd4307d8;  1 drivers
v0000027ffd3ea710_0 .net *"_ivl_30", 0 0, L_0000027ffd413550;  1 drivers
v0000027ffd3eaf30_0 .net *"_ivl_33", 0 0, L_0000027ffd419a40;  1 drivers
L_0000027ffd430820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ea8f0_0 .net/2u *"_ivl_34", 11 0, L_0000027ffd430820;  1 drivers
v0000027ffd3ec3d0_0 .net *"_ivl_36", 0 0, L_0000027ffd4135f0;  1 drivers
v0000027ffd3ebbb0_0 .net *"_ivl_39", 0 0, L_0000027ffd418850;  1 drivers
L_0000027ffd4306b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ebc50_0 .net/2u *"_ivl_4", 11 0, L_0000027ffd4306b8;  1 drivers
L_0000027ffd430868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000027ffd3eab70_0 .net/2u *"_ivl_40", 11 0, L_0000027ffd430868;  1 drivers
v0000027ffd3ec650_0 .net *"_ivl_42", 0 0, L_0000027ffd412f10;  1 drivers
v0000027ffd3ebe30_0 .net *"_ivl_45", 0 0, L_0000027ffd419b20;  1 drivers
L_0000027ffd4308b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3eb070_0 .net/2u *"_ivl_46", 11 0, L_0000027ffd4308b0;  1 drivers
v0000027ffd3ea990_0 .net *"_ivl_48", 0 0, L_0000027ffd413050;  1 drivers
L_0000027ffd4308f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3eae90_0 .net/2u *"_ivl_52", 11 0, L_0000027ffd4308f8;  1 drivers
L_0000027ffd430940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ea7b0_0 .net/2u *"_ivl_56", 11 0, L_0000027ffd430940;  1 drivers
v0000027ffd3eb570_0 .net *"_ivl_6", 0 0, L_0000027ffd414ef0;  1 drivers
L_0000027ffd430988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3eac10_0 .net/2u *"_ivl_60", 11 0, L_0000027ffd430988;  1 drivers
L_0000027ffd4309d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3eb1b0_0 .net/2u *"_ivl_64", 11 0, L_0000027ffd4309d0;  1 drivers
L_0000027ffd430a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3eb750_0 .net/2u *"_ivl_68", 11 0, L_0000027ffd430a18;  1 drivers
L_0000027ffd430a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3eb930_0 .net/2u *"_ivl_72", 11 0, L_0000027ffd430a60;  1 drivers
v0000027ffd3ec150_0 .net *"_ivl_74", 0 0, L_0000027ffd416e30;  1 drivers
L_0000027ffd430aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ec470_0 .net/2u *"_ivl_76", 11 0, L_0000027ffd430aa8;  1 drivers
v0000027ffd3ebcf0_0 .net *"_ivl_78", 0 0, L_0000027ffd4155d0;  1 drivers
v0000027ffd3ebd90_0 .net *"_ivl_81", 0 0, L_0000027ffd419ce0;  1 drivers
L_0000027ffd430af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ec1f0_0 .net/2u *"_ivl_82", 11 0, L_0000027ffd430af0;  1 drivers
v0000027ffd3ea210_0 .net *"_ivl_84", 0 0, L_0000027ffd4158f0;  1 drivers
v0000027ffd3ea5d0_0 .net *"_ivl_87", 0 0, L_0000027ffd419d50;  1 drivers
L_0000027ffd430b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ec330_0 .net/2u *"_ivl_88", 11 0, L_0000027ffd430b38;  1 drivers
v0000027ffd3ead50_0 .net *"_ivl_9", 0 0, L_0000027ffd418fc0;  1 drivers
v0000027ffd3ec510_0 .net *"_ivl_90", 0 0, L_0000027ffd4170b0;  1 drivers
v0000027ffd3eb7f0_0 .net *"_ivl_93", 0 0, L_0000027ffd4189a0;  1 drivers
L_0000027ffd430b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd3ea030_0 .net/2u *"_ivl_94", 11 0, L_0000027ffd430b80;  1 drivers
v0000027ffd3eb2f0_0 .net *"_ivl_96", 0 0, L_0000027ffd415490;  1 drivers
v0000027ffd3eaa30_0 .net *"_ivl_99", 0 0, L_0000027ffd418b60;  1 drivers
v0000027ffd3eb4d0_0 .net "is_beq", 0 0, L_0000027ffd4130f0;  alias, 1 drivers
v0000027ffd3eb610_0 .net "is_bne", 0 0, L_0000027ffd413190;  alias, 1 drivers
v0000027ffd3ec5b0_0 .net "is_j", 0 0, L_0000027ffd416390;  alias, 1 drivers
v0000027ffd3ea0d0_0 .net "is_jal", 0 0, L_0000027ffd4153f0;  alias, 1 drivers
v0000027ffd3ea2b0_0 .net "is_jr", 0 0, L_0000027ffd413730;  alias, 1 drivers
v0000027ffd3eaad0_0 .net "is_oper2_immed", 0 0, L_0000027ffd419110;  alias, 1 drivers
v0000027ffd3ea350_0 .net "memread", 0 0, L_0000027ffd416bb0;  alias, 1 drivers
v0000027ffd3ea3f0_0 .net "memwrite", 0 0, L_0000027ffd415990;  alias, 1 drivers
v0000027ffd3ea530_0 .net "regwrite", 0 0, L_0000027ffd4175b0;  alias, 1 drivers
L_0000027ffd415170 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430670;
L_0000027ffd414ef0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd4306b8;
L_0000027ffd414f90 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430700;
L_0000027ffd412c90 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430748;
L_0000027ffd412d30 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430790;
L_0000027ffd413550 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd4307d8;
L_0000027ffd4135f0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430820;
L_0000027ffd412f10 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430868;
L_0000027ffd413050 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd4308b0;
L_0000027ffd4130f0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd4308f8;
L_0000027ffd413190 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430940;
L_0000027ffd413730 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430988;
L_0000027ffd4153f0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd4309d0;
L_0000027ffd416390 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430a18;
L_0000027ffd416e30 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430a60;
L_0000027ffd4155d0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430aa8;
L_0000027ffd4158f0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430af0;
L_0000027ffd4170b0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430b38;
L_0000027ffd415490 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430b80;
L_0000027ffd4175b0 .reduce/nor L_0000027ffd418b60;
L_0000027ffd416bb0 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430bc8;
L_0000027ffd415990 .cmp/eq 12, v0000027ffd4069e0_0, L_0000027ffd430c10;
S_0000027ffd3e0550 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000027ffd3df8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000027ffd3f92d0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd3f9308 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd3f9340 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd3f9378 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd3f93b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd3f93e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd3f9420 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd3f9458 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd3f9490 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd3f94c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd3f9500 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd3f9538 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd3f9570 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd3f95a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd3f95e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd3f9618 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd3f9650 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd3f9688 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd3f96c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd3f96f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd3f9730 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd3f9768 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd3f97a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd3f97d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd3f9810 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027ffd3eacb0_0 .var "Immed", 31 0;
v0000027ffd3ea670_0 .net "Inst", 31 0, v0000027ffd3eef90_0;  alias, 1 drivers
v0000027ffd3eadf0_0 .net "opcode", 11 0, v0000027ffd4069e0_0;  alias, 1 drivers
E_0000027ffd357480 .event anyedge, v0000027ffd3e1350_0, v0000027ffd3ea670_0;
S_0000027ffd3e0230 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000027ffd3df8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000027ffd3eedb0_0 .var "Read_data1", 31 0;
v0000027ffd3edcd0_0 .var "Read_data2", 31 0;
v0000027ffd3ecab0_0 .net "Read_reg1", 4 0, v0000027ffd4057c0_0;  alias, 1 drivers
v0000027ffd3ec790_0 .net "Read_reg2", 4 0, v0000027ffd406620_0;  alias, 1 drivers
v0000027ffd3ecd30_0 .net "Write_data", 31 0, L_0000027ffd4a30e0;  alias, 1 drivers
v0000027ffd3ecc90_0 .net "Write_en", 0 0, v0000027ffd407480_0;  alias, 1 drivers
v0000027ffd3ee1d0_0 .net "Write_reg", 4 0, v0000027ffd4087e0_0;  alias, 1 drivers
v0000027ffd3ee810_0 .net "clk", 0 0, L_0000027ffd350010;  alias, 1 drivers
v0000027ffd3ec970_0 .var/i "i", 31 0;
v0000027ffd3eda50 .array "reg_file", 0 31, 31 0;
v0000027ffd3edff0_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
E_0000027ffd3574c0 .event posedge, v0000027ffd3e8e10_0;
S_0000027ffd3dfd80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000027ffd3e0230;
 .timescale 0 0;
v0000027ffd3ed0f0_0 .var/i "i", 31 0;
S_0000027ffd3e0a00 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000027ffd3f9850 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd3f9888 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd3f98c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd3f98f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd3f9930 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd3f9968 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd3f99a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd3f99d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd3f9a10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd3f9a48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd3f9a80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd3f9ab8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd3f9af0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd3f9b28 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd3f9b60 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd3f9b98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd3f9bd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd3f9c08 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd3f9c40 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd3f9c78 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd3f9cb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd3f9ce8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd3f9d20 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd3f9d58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd3f9d90 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027ffd3eef90_0 .var "ID_INST", 31 0;
v0000027ffd3ef030_0 .var "ID_PC", 31 0;
v0000027ffd4069e0_0 .var "ID_opcode", 11 0;
v0000027ffd406800_0 .var "ID_rd_ind", 4 0;
v0000027ffd4057c0_0 .var "ID_rs1_ind", 4 0;
v0000027ffd406620_0 .var "ID_rs2_ind", 4 0;
v0000027ffd405a40_0 .net "IF_FLUSH", 0 0, v0000027ffd3ebed0_0;  alias, 1 drivers
v0000027ffd405f40_0 .net "IF_INST", 31 0, L_0000027ffd419030;  alias, 1 drivers
v0000027ffd405cc0_0 .net "IF_PC", 31 0, v0000027ffd404640_0;  alias, 1 drivers
v0000027ffd406440_0 .net "clk", 0 0, L_0000027ffd419500;  1 drivers
v0000027ffd406260_0 .net "if_id_Write", 0 0, v0000027ffd3eb9d0_0;  alias, 1 drivers
v0000027ffd405680_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
E_0000027ffd357740 .event posedge, v0000027ffd3d2d30_0, v0000027ffd406440_0;
S_0000027ffd3e0870 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000027ffd407e80_0 .net "EX1_PFC", 31 0, L_0000027ffd415fd0;  alias, 1 drivers
v0000027ffd407340_0 .net "EX2_PFC", 31 0, v0000027ffd3e40f0_0;  alias, 1 drivers
v0000027ffd408e20_0 .net "ID_PFC", 31 0, L_0000027ffd413410;  alias, 1 drivers
v0000027ffd408240_0 .net "PC_src", 2 0, L_0000027ffd4132d0;  alias, 1 drivers
v0000027ffd407f20_0 .net "PC_write", 0 0, v0000027ffd3e9f90_0;  alias, 1 drivers
L_0000027ffd430088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027ffd408ba0_0 .net/2u *"_ivl_0", 31 0, L_0000027ffd430088;  1 drivers
v0000027ffd407160_0 .net "clk", 0 0, L_0000027ffd350010;  alias, 1 drivers
v0000027ffd407fc0_0 .net "inst", 31 0, L_0000027ffd419030;  alias, 1 drivers
v0000027ffd407840_0 .net "inst_mem_in", 31 0, v0000027ffd404640_0;  alias, 1 drivers
v0000027ffd4090a0_0 .net "pc_reg_in", 31 0, L_0000027ffd419f80;  1 drivers
v0000027ffd408c40_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
L_0000027ffd412fb0 .arith/sum 32, v0000027ffd404640_0, L_0000027ffd430088;
S_0000027ffd3dff10 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000027ffd3e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000027ffd419030 .functor BUFZ 32, L_0000027ffd413cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ffd4050e0_0 .net "Data_Out", 31 0, L_0000027ffd419030;  alias, 1 drivers
v0000027ffd406da0 .array "InstMem", 2047 0, 31 0;
v0000027ffd406c60_0 .net *"_ivl_0", 31 0, L_0000027ffd413cd0;  1 drivers
v0000027ffd4066c0_0 .net *"_ivl_3", 10 0, L_0000027ffd413f50;  1 drivers
v0000027ffd404e60_0 .net *"_ivl_4", 12 0, L_0000027ffd414bd0;  1 drivers
L_0000027ffd4301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027ffd406580_0 .net *"_ivl_7", 1 0, L_0000027ffd4301a8;  1 drivers
v0000027ffd406300_0 .net "addr", 31 0, v0000027ffd404640_0;  alias, 1 drivers
v0000027ffd405180_0 .net "clk", 0 0, L_0000027ffd350010;  alias, 1 drivers
v0000027ffd405040_0 .var/i "i", 31 0;
L_0000027ffd413cd0 .array/port v0000027ffd406da0, L_0000027ffd414bd0;
L_0000027ffd413f50 .part v0000027ffd404640_0, 0, 11;
L_0000027ffd414bd0 .concat [ 11 2 0 0], L_0000027ffd413f50, L_0000027ffd4301a8;
S_0000027ffd3df290 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000027ffd3e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000027ffd357900 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000027ffd405540_0 .net "DataIn", 31 0, L_0000027ffd419f80;  alias, 1 drivers
v0000027ffd404640_0 .var "DataOut", 31 0;
v0000027ffd4055e0_0 .net "PC_Write", 0 0, v0000027ffd3e9f90_0;  alias, 1 drivers
v0000027ffd405860_0 .net "clk", 0 0, L_0000027ffd350010;  alias, 1 drivers
v0000027ffd406d00_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
S_0000027ffd3df420 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000027ffd3e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000027ffd356ac0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000027ffd350da0 .functor NOT 1, L_0000027ffd413e10, C4<0>, C4<0>, C4<0>;
L_0000027ffd351430 .functor NOT 1, L_0000027ffd414090, C4<0>, C4<0>, C4<0>;
L_0000027ffd350f60 .functor AND 1, L_0000027ffd350da0, L_0000027ffd351430, C4<1>, C4<1>;
L_0000027ffd2edea0 .functor NOT 1, L_0000027ffd414c70, C4<0>, C4<0>, C4<0>;
L_0000027ffd2ed420 .functor AND 1, L_0000027ffd350f60, L_0000027ffd2edea0, C4<1>, C4<1>;
L_0000027ffd2ed5e0 .functor AND 32, L_0000027ffd414810, L_0000027ffd412fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd2ed960 .functor NOT 1, L_0000027ffd4148b0, C4<0>, C4<0>, C4<0>;
L_0000027ffd41a0d0 .functor NOT 1, L_0000027ffd415210, C4<0>, C4<0>, C4<0>;
L_0000027ffd419ff0 .functor AND 1, L_0000027ffd2ed960, L_0000027ffd41a0d0, C4<1>, C4<1>;
L_0000027ffd41a140 .functor AND 1, L_0000027ffd419ff0, L_0000027ffd412bf0, C4<1>, C4<1>;
L_0000027ffd41a1b0 .functor AND 32, L_0000027ffd414630, L_0000027ffd413410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd41a060 .functor OR 32, L_0000027ffd2ed5e0, L_0000027ffd41a1b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ffd41a290 .functor NOT 1, L_0000027ffd413230, C4<0>, C4<0>, C4<0>;
L_0000027ffd41a220 .functor AND 1, L_0000027ffd41a290, L_0000027ffd4137d0, C4<1>, C4<1>;
L_0000027ffd41a300 .functor NOT 1, L_0000027ffd415030, C4<0>, C4<0>, C4<0>;
L_0000027ffd419490 .functor AND 1, L_0000027ffd41a220, L_0000027ffd41a300, C4<1>, C4<1>;
L_0000027ffd418540 .functor AND 32, L_0000027ffd413af0, v0000027ffd404640_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd4184d0 .functor OR 32, L_0000027ffd41a060, L_0000027ffd418540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ffd4183f0 .functor NOT 1, L_0000027ffd414950, C4<0>, C4<0>, C4<0>;
L_0000027ffd419810 .functor AND 1, L_0000027ffd4183f0, L_0000027ffd4149f0, C4<1>, C4<1>;
L_0000027ffd419960 .functor AND 1, L_0000027ffd419810, L_0000027ffd414b30, C4<1>, C4<1>;
L_0000027ffd418a10 .functor AND 32, L_0000027ffd413c30, L_0000027ffd415fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd419730 .functor OR 32, L_0000027ffd4184d0, L_0000027ffd418a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ffd419c00 .functor NOT 1, L_0000027ffd413b90, C4<0>, C4<0>, C4<0>;
L_0000027ffd419ab0 .functor AND 1, L_0000027ffd4152b0, L_0000027ffd419c00, C4<1>, C4<1>;
L_0000027ffd418a80 .functor NOT 1, L_0000027ffd413910, C4<0>, C4<0>, C4<0>;
L_0000027ffd419dc0 .functor AND 1, L_0000027ffd419ab0, L_0000027ffd418a80, C4<1>, C4<1>;
L_0000027ffd4188c0 .functor AND 32, L_0000027ffd4150d0, v0000027ffd3e40f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd419f80 .functor OR 32, L_0000027ffd419730, L_0000027ffd4188c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ffd4061c0_0 .net *"_ivl_1", 0 0, L_0000027ffd413e10;  1 drivers
v0000027ffd405720_0 .net *"_ivl_11", 0 0, L_0000027ffd414c70;  1 drivers
v0000027ffd405e00_0 .net *"_ivl_12", 0 0, L_0000027ffd2edea0;  1 drivers
v0000027ffd406120_0 .net *"_ivl_14", 0 0, L_0000027ffd2ed420;  1 drivers
v0000027ffd404820_0 .net *"_ivl_16", 31 0, L_0000027ffd414810;  1 drivers
v0000027ffd405fe0_0 .net *"_ivl_18", 31 0, L_0000027ffd2ed5e0;  1 drivers
v0000027ffd4064e0_0 .net *"_ivl_2", 0 0, L_0000027ffd350da0;  1 drivers
v0000027ffd404c80_0 .net *"_ivl_21", 0 0, L_0000027ffd4148b0;  1 drivers
v0000027ffd4046e0_0 .net *"_ivl_22", 0 0, L_0000027ffd2ed960;  1 drivers
v0000027ffd404f00_0 .net *"_ivl_25", 0 0, L_0000027ffd415210;  1 drivers
v0000027ffd405c20_0 .net *"_ivl_26", 0 0, L_0000027ffd41a0d0;  1 drivers
v0000027ffd4068a0_0 .net *"_ivl_28", 0 0, L_0000027ffd419ff0;  1 drivers
v0000027ffd4063a0_0 .net *"_ivl_31", 0 0, L_0000027ffd412bf0;  1 drivers
v0000027ffd4059a0_0 .net *"_ivl_32", 0 0, L_0000027ffd41a140;  1 drivers
v0000027ffd4048c0_0 .net *"_ivl_34", 31 0, L_0000027ffd414630;  1 drivers
v0000027ffd406b20_0 .net *"_ivl_36", 31 0, L_0000027ffd41a1b0;  1 drivers
v0000027ffd405ae0_0 .net *"_ivl_38", 31 0, L_0000027ffd41a060;  1 drivers
v0000027ffd406760_0 .net *"_ivl_41", 0 0, L_0000027ffd413230;  1 drivers
v0000027ffd404960_0 .net *"_ivl_42", 0 0, L_0000027ffd41a290;  1 drivers
v0000027ffd404d20_0 .net *"_ivl_45", 0 0, L_0000027ffd4137d0;  1 drivers
v0000027ffd406bc0_0 .net *"_ivl_46", 0 0, L_0000027ffd41a220;  1 drivers
v0000027ffd406a80_0 .net *"_ivl_49", 0 0, L_0000027ffd415030;  1 drivers
v0000027ffd405360_0 .net *"_ivl_5", 0 0, L_0000027ffd414090;  1 drivers
v0000027ffd404dc0_0 .net *"_ivl_50", 0 0, L_0000027ffd41a300;  1 drivers
v0000027ffd406940_0 .net *"_ivl_52", 0 0, L_0000027ffd419490;  1 drivers
v0000027ffd404780_0 .net *"_ivl_54", 31 0, L_0000027ffd413af0;  1 drivers
v0000027ffd405b80_0 .net *"_ivl_56", 31 0, L_0000027ffd418540;  1 drivers
v0000027ffd404a00_0 .net *"_ivl_58", 31 0, L_0000027ffd4184d0;  1 drivers
v0000027ffd405900_0 .net *"_ivl_6", 0 0, L_0000027ffd351430;  1 drivers
v0000027ffd404aa0_0 .net *"_ivl_61", 0 0, L_0000027ffd414950;  1 drivers
v0000027ffd405d60_0 .net *"_ivl_62", 0 0, L_0000027ffd4183f0;  1 drivers
v0000027ffd404b40_0 .net *"_ivl_65", 0 0, L_0000027ffd4149f0;  1 drivers
v0000027ffd404be0_0 .net *"_ivl_66", 0 0, L_0000027ffd419810;  1 drivers
v0000027ffd404fa0_0 .net *"_ivl_69", 0 0, L_0000027ffd414b30;  1 drivers
v0000027ffd405220_0 .net *"_ivl_70", 0 0, L_0000027ffd419960;  1 drivers
v0000027ffd405ea0_0 .net *"_ivl_72", 31 0, L_0000027ffd413c30;  1 drivers
v0000027ffd4052c0_0 .net *"_ivl_74", 31 0, L_0000027ffd418a10;  1 drivers
v0000027ffd405400_0 .net *"_ivl_76", 31 0, L_0000027ffd419730;  1 drivers
v0000027ffd406080_0 .net *"_ivl_79", 0 0, L_0000027ffd4152b0;  1 drivers
v0000027ffd408380_0 .net *"_ivl_8", 0 0, L_0000027ffd350f60;  1 drivers
v0000027ffd407ca0_0 .net *"_ivl_81", 0 0, L_0000027ffd413b90;  1 drivers
v0000027ffd4073e0_0 .net *"_ivl_82", 0 0, L_0000027ffd419c00;  1 drivers
v0000027ffd408d80_0 .net *"_ivl_84", 0 0, L_0000027ffd419ab0;  1 drivers
v0000027ffd408ec0_0 .net *"_ivl_87", 0 0, L_0000027ffd413910;  1 drivers
v0000027ffd4081a0_0 .net *"_ivl_88", 0 0, L_0000027ffd418a80;  1 drivers
v0000027ffd407700_0 .net *"_ivl_90", 0 0, L_0000027ffd419dc0;  1 drivers
v0000027ffd408f60_0 .net *"_ivl_92", 31 0, L_0000027ffd4150d0;  1 drivers
v0000027ffd407660_0 .net *"_ivl_94", 31 0, L_0000027ffd4188c0;  1 drivers
v0000027ffd4095a0_0 .net "ina", 31 0, L_0000027ffd412fb0;  1 drivers
v0000027ffd408a60_0 .net "inb", 31 0, L_0000027ffd413410;  alias, 1 drivers
v0000027ffd408b00_0 .net "inc", 31 0, v0000027ffd404640_0;  alias, 1 drivers
v0000027ffd4078e0_0 .net "ind", 31 0, L_0000027ffd415fd0;  alias, 1 drivers
v0000027ffd407d40_0 .net "ine", 31 0, v0000027ffd3e40f0_0;  alias, 1 drivers
L_0000027ffd4300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd408560_0 .net "inf", 31 0, L_0000027ffd4300d0;  1 drivers
L_0000027ffd430118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd4077a0_0 .net "ing", 31 0, L_0000027ffd430118;  1 drivers
L_0000027ffd430160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ffd408100_0 .net "inh", 31 0, L_0000027ffd430160;  1 drivers
v0000027ffd4089c0_0 .net "out", 31 0, L_0000027ffd419f80;  alias, 1 drivers
v0000027ffd407de0_0 .net "sel", 2 0, L_0000027ffd4132d0;  alias, 1 drivers
L_0000027ffd413e10 .part L_0000027ffd4132d0, 2, 1;
L_0000027ffd414090 .part L_0000027ffd4132d0, 1, 1;
L_0000027ffd414c70 .part L_0000027ffd4132d0, 0, 1;
LS_0000027ffd414810_0_0 .concat [ 1 1 1 1], L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420;
LS_0000027ffd414810_0_4 .concat [ 1 1 1 1], L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420;
LS_0000027ffd414810_0_8 .concat [ 1 1 1 1], L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420;
LS_0000027ffd414810_0_12 .concat [ 1 1 1 1], L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420;
LS_0000027ffd414810_0_16 .concat [ 1 1 1 1], L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420;
LS_0000027ffd414810_0_20 .concat [ 1 1 1 1], L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420;
LS_0000027ffd414810_0_24 .concat [ 1 1 1 1], L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420;
LS_0000027ffd414810_0_28 .concat [ 1 1 1 1], L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420, L_0000027ffd2ed420;
LS_0000027ffd414810_1_0 .concat [ 4 4 4 4], LS_0000027ffd414810_0_0, LS_0000027ffd414810_0_4, LS_0000027ffd414810_0_8, LS_0000027ffd414810_0_12;
LS_0000027ffd414810_1_4 .concat [ 4 4 4 4], LS_0000027ffd414810_0_16, LS_0000027ffd414810_0_20, LS_0000027ffd414810_0_24, LS_0000027ffd414810_0_28;
L_0000027ffd414810 .concat [ 16 16 0 0], LS_0000027ffd414810_1_0, LS_0000027ffd414810_1_4;
L_0000027ffd4148b0 .part L_0000027ffd4132d0, 2, 1;
L_0000027ffd415210 .part L_0000027ffd4132d0, 1, 1;
L_0000027ffd412bf0 .part L_0000027ffd4132d0, 0, 1;
LS_0000027ffd414630_0_0 .concat [ 1 1 1 1], L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140;
LS_0000027ffd414630_0_4 .concat [ 1 1 1 1], L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140;
LS_0000027ffd414630_0_8 .concat [ 1 1 1 1], L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140;
LS_0000027ffd414630_0_12 .concat [ 1 1 1 1], L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140;
LS_0000027ffd414630_0_16 .concat [ 1 1 1 1], L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140;
LS_0000027ffd414630_0_20 .concat [ 1 1 1 1], L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140;
LS_0000027ffd414630_0_24 .concat [ 1 1 1 1], L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140;
LS_0000027ffd414630_0_28 .concat [ 1 1 1 1], L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140, L_0000027ffd41a140;
LS_0000027ffd414630_1_0 .concat [ 4 4 4 4], LS_0000027ffd414630_0_0, LS_0000027ffd414630_0_4, LS_0000027ffd414630_0_8, LS_0000027ffd414630_0_12;
LS_0000027ffd414630_1_4 .concat [ 4 4 4 4], LS_0000027ffd414630_0_16, LS_0000027ffd414630_0_20, LS_0000027ffd414630_0_24, LS_0000027ffd414630_0_28;
L_0000027ffd414630 .concat [ 16 16 0 0], LS_0000027ffd414630_1_0, LS_0000027ffd414630_1_4;
L_0000027ffd413230 .part L_0000027ffd4132d0, 2, 1;
L_0000027ffd4137d0 .part L_0000027ffd4132d0, 1, 1;
L_0000027ffd415030 .part L_0000027ffd4132d0, 0, 1;
LS_0000027ffd413af0_0_0 .concat [ 1 1 1 1], L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490;
LS_0000027ffd413af0_0_4 .concat [ 1 1 1 1], L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490;
LS_0000027ffd413af0_0_8 .concat [ 1 1 1 1], L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490;
LS_0000027ffd413af0_0_12 .concat [ 1 1 1 1], L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490;
LS_0000027ffd413af0_0_16 .concat [ 1 1 1 1], L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490;
LS_0000027ffd413af0_0_20 .concat [ 1 1 1 1], L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490;
LS_0000027ffd413af0_0_24 .concat [ 1 1 1 1], L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490;
LS_0000027ffd413af0_0_28 .concat [ 1 1 1 1], L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490, L_0000027ffd419490;
LS_0000027ffd413af0_1_0 .concat [ 4 4 4 4], LS_0000027ffd413af0_0_0, LS_0000027ffd413af0_0_4, LS_0000027ffd413af0_0_8, LS_0000027ffd413af0_0_12;
LS_0000027ffd413af0_1_4 .concat [ 4 4 4 4], LS_0000027ffd413af0_0_16, LS_0000027ffd413af0_0_20, LS_0000027ffd413af0_0_24, LS_0000027ffd413af0_0_28;
L_0000027ffd413af0 .concat [ 16 16 0 0], LS_0000027ffd413af0_1_0, LS_0000027ffd413af0_1_4;
L_0000027ffd414950 .part L_0000027ffd4132d0, 2, 1;
L_0000027ffd4149f0 .part L_0000027ffd4132d0, 1, 1;
L_0000027ffd414b30 .part L_0000027ffd4132d0, 0, 1;
LS_0000027ffd413c30_0_0 .concat [ 1 1 1 1], L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960;
LS_0000027ffd413c30_0_4 .concat [ 1 1 1 1], L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960;
LS_0000027ffd413c30_0_8 .concat [ 1 1 1 1], L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960;
LS_0000027ffd413c30_0_12 .concat [ 1 1 1 1], L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960;
LS_0000027ffd413c30_0_16 .concat [ 1 1 1 1], L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960;
LS_0000027ffd413c30_0_20 .concat [ 1 1 1 1], L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960;
LS_0000027ffd413c30_0_24 .concat [ 1 1 1 1], L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960;
LS_0000027ffd413c30_0_28 .concat [ 1 1 1 1], L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960, L_0000027ffd419960;
LS_0000027ffd413c30_1_0 .concat [ 4 4 4 4], LS_0000027ffd413c30_0_0, LS_0000027ffd413c30_0_4, LS_0000027ffd413c30_0_8, LS_0000027ffd413c30_0_12;
LS_0000027ffd413c30_1_4 .concat [ 4 4 4 4], LS_0000027ffd413c30_0_16, LS_0000027ffd413c30_0_20, LS_0000027ffd413c30_0_24, LS_0000027ffd413c30_0_28;
L_0000027ffd413c30 .concat [ 16 16 0 0], LS_0000027ffd413c30_1_0, LS_0000027ffd413c30_1_4;
L_0000027ffd4152b0 .part L_0000027ffd4132d0, 2, 1;
L_0000027ffd413b90 .part L_0000027ffd4132d0, 1, 1;
L_0000027ffd413910 .part L_0000027ffd4132d0, 0, 1;
LS_0000027ffd4150d0_0_0 .concat [ 1 1 1 1], L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0;
LS_0000027ffd4150d0_0_4 .concat [ 1 1 1 1], L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0;
LS_0000027ffd4150d0_0_8 .concat [ 1 1 1 1], L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0;
LS_0000027ffd4150d0_0_12 .concat [ 1 1 1 1], L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0;
LS_0000027ffd4150d0_0_16 .concat [ 1 1 1 1], L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0;
LS_0000027ffd4150d0_0_20 .concat [ 1 1 1 1], L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0;
LS_0000027ffd4150d0_0_24 .concat [ 1 1 1 1], L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0;
LS_0000027ffd4150d0_0_28 .concat [ 1 1 1 1], L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0, L_0000027ffd419dc0;
LS_0000027ffd4150d0_1_0 .concat [ 4 4 4 4], LS_0000027ffd4150d0_0_0, LS_0000027ffd4150d0_0_4, LS_0000027ffd4150d0_0_8, LS_0000027ffd4150d0_0_12;
LS_0000027ffd4150d0_1_4 .concat [ 4 4 4 4], LS_0000027ffd4150d0_0_16, LS_0000027ffd4150d0_0_20, LS_0000027ffd4150d0_0_24, LS_0000027ffd4150d0_0_28;
L_0000027ffd4150d0 .concat [ 16 16 0 0], LS_0000027ffd4150d0_1_0, LS_0000027ffd4150d0_1_4;
S_0000027ffd3df5b0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000027ffd4082e0_0 .net "Write_Data", 31 0, v0000027ffd3d1b10_0;  alias, 1 drivers
v0000027ffd407520_0 .net "addr", 31 0, v0000027ffd3d2790_0;  alias, 1 drivers
v0000027ffd4093c0_0 .net "clk", 0 0, L_0000027ffd350010;  alias, 1 drivers
v0000027ffd407200_0 .net "mem_out", 31 0, v0000027ffd408ce0_0;  alias, 1 drivers
v0000027ffd408420_0 .net "mem_read", 0 0, v0000027ffd3d3230_0;  alias, 1 drivers
v0000027ffd408060_0 .net "mem_write", 0 0, v0000027ffd3d2330_0;  alias, 1 drivers
S_0000027ffd3e03c0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000027ffd3df5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000027ffd408600 .array "DataMem", 2047 0, 31 0;
v0000027ffd407a20_0 .net "Data_In", 31 0, v0000027ffd3d1b10_0;  alias, 1 drivers
v0000027ffd408ce0_0 .var "Data_Out", 31 0;
v0000027ffd407ac0_0 .net "Write_en", 0 0, v0000027ffd3d2330_0;  alias, 1 drivers
v0000027ffd407020_0 .net "addr", 31 0, v0000027ffd3d2790_0;  alias, 1 drivers
v0000027ffd409320_0 .net "clk", 0 0, L_0000027ffd350010;  alias, 1 drivers
v0000027ffd409280_0 .var/i "i", 31 0;
S_0000027ffd3dec50 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000027ffd40be00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027ffd40be38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027ffd40be70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027ffd40bea8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027ffd40bee0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027ffd40bf18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027ffd40bf50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027ffd40bf88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027ffd40bfc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027ffd40bff8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027ffd40c030 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027ffd40c068 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027ffd40c0a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027ffd40c0d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027ffd40c110 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027ffd40c148 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027ffd40c180 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027ffd40c1b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027ffd40c1f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027ffd40c228 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027ffd40c260 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027ffd40c298 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027ffd40c2d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027ffd40c308 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027ffd40c340 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027ffd4091e0_0 .net "MEM_ALU_OUT", 31 0, v0000027ffd3d2790_0;  alias, 1 drivers
v0000027ffd409000_0 .net "MEM_Data_mem_out", 31 0, v0000027ffd408ce0_0;  alias, 1 drivers
v0000027ffd4084c0_0 .net "MEM_memread", 0 0, v0000027ffd3d3230_0;  alias, 1 drivers
v0000027ffd409140_0 .net "MEM_opcode", 11 0, v0000027ffd3d35f0_0;  alias, 1 drivers
v0000027ffd4086a0_0 .net "MEM_rd_ind", 4 0, v0000027ffd3d2290_0;  alias, 1 drivers
v0000027ffd409460_0 .net "MEM_rd_indzero", 0 0, v0000027ffd3d1bb0_0;  alias, 1 drivers
v0000027ffd409500_0 .net "MEM_regwrite", 0 0, v0000027ffd3d1890_0;  alias, 1 drivers
v0000027ffd406e40_0 .var "WB_ALU_OUT", 31 0;
v0000027ffd406ee0_0 .var "WB_Data_mem_out", 31 0;
v0000027ffd408740_0 .var "WB_memread", 0 0;
v0000027ffd4087e0_0 .var "WB_rd_ind", 4 0;
v0000027ffd4075c0_0 .var "WB_rd_indzero", 0 0;
v0000027ffd407480_0 .var "WB_regwrite", 0 0;
v0000027ffd408880_0 .net "clk", 0 0, L_0000027ffd4249b0;  1 drivers
v0000027ffd407c00_0 .var "hlt", 0 0;
v0000027ffd406f80_0 .net "rst", 0 0, v0000027ffd411890_0;  alias, 1 drivers
E_0000027ffd357a00 .event posedge, v0000027ffd3d2d30_0, v0000027ffd408880_0;
S_0000027ffd3dede0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000027ffd1a9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000027ffd424be0 .functor AND 32, v0000027ffd406ee0_0, L_0000027ffd48b350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd424b00 .functor NOT 1, v0000027ffd408740_0, C4<0>, C4<0>, C4<0>;
L_0000027ffd4248d0 .functor AND 32, v0000027ffd406e40_0, L_0000027ffd48aa90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027ffd4a30e0 .functor OR 32, L_0000027ffd424be0, L_0000027ffd4248d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ffd4070c0_0 .net "Write_Data_RegFile", 31 0, L_0000027ffd4a30e0;  alias, 1 drivers
v0000027ffd4072a0_0 .net *"_ivl_0", 31 0, L_0000027ffd48b350;  1 drivers
v0000027ffd407980_0 .net *"_ivl_2", 31 0, L_0000027ffd424be0;  1 drivers
v0000027ffd407b60_0 .net *"_ivl_4", 0 0, L_0000027ffd424b00;  1 drivers
v0000027ffd408920_0 .net *"_ivl_6", 31 0, L_0000027ffd48aa90;  1 drivers
v0000027ffd409aa0_0 .net *"_ivl_8", 31 0, L_0000027ffd4248d0;  1 drivers
v0000027ffd409780_0 .net "alu_out", 31 0, v0000027ffd406e40_0;  alias, 1 drivers
v0000027ffd409960_0 .net "mem_out", 31 0, v0000027ffd406ee0_0;  alias, 1 drivers
v0000027ffd409b40_0 .net "mem_read", 0 0, v0000027ffd408740_0;  alias, 1 drivers
LS_0000027ffd48b350_0_0 .concat [ 1 1 1 1], v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0;
LS_0000027ffd48b350_0_4 .concat [ 1 1 1 1], v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0;
LS_0000027ffd48b350_0_8 .concat [ 1 1 1 1], v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0;
LS_0000027ffd48b350_0_12 .concat [ 1 1 1 1], v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0;
LS_0000027ffd48b350_0_16 .concat [ 1 1 1 1], v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0;
LS_0000027ffd48b350_0_20 .concat [ 1 1 1 1], v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0;
LS_0000027ffd48b350_0_24 .concat [ 1 1 1 1], v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0;
LS_0000027ffd48b350_0_28 .concat [ 1 1 1 1], v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0, v0000027ffd408740_0;
LS_0000027ffd48b350_1_0 .concat [ 4 4 4 4], LS_0000027ffd48b350_0_0, LS_0000027ffd48b350_0_4, LS_0000027ffd48b350_0_8, LS_0000027ffd48b350_0_12;
LS_0000027ffd48b350_1_4 .concat [ 4 4 4 4], LS_0000027ffd48b350_0_16, LS_0000027ffd48b350_0_20, LS_0000027ffd48b350_0_24, LS_0000027ffd48b350_0_28;
L_0000027ffd48b350 .concat [ 16 16 0 0], LS_0000027ffd48b350_1_0, LS_0000027ffd48b350_1_4;
LS_0000027ffd48aa90_0_0 .concat [ 1 1 1 1], L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00;
LS_0000027ffd48aa90_0_4 .concat [ 1 1 1 1], L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00;
LS_0000027ffd48aa90_0_8 .concat [ 1 1 1 1], L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00;
LS_0000027ffd48aa90_0_12 .concat [ 1 1 1 1], L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00;
LS_0000027ffd48aa90_0_16 .concat [ 1 1 1 1], L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00;
LS_0000027ffd48aa90_0_20 .concat [ 1 1 1 1], L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00;
LS_0000027ffd48aa90_0_24 .concat [ 1 1 1 1], L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00;
LS_0000027ffd48aa90_0_28 .concat [ 1 1 1 1], L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00, L_0000027ffd424b00;
LS_0000027ffd48aa90_1_0 .concat [ 4 4 4 4], LS_0000027ffd48aa90_0_0, LS_0000027ffd48aa90_0_4, LS_0000027ffd48aa90_0_8, LS_0000027ffd48aa90_0_12;
LS_0000027ffd48aa90_1_4 .concat [ 4 4 4 4], LS_0000027ffd48aa90_0_16, LS_0000027ffd48aa90_0_20, LS_0000027ffd48aa90_0_24, LS_0000027ffd48aa90_0_28;
L_0000027ffd48aa90 .concat [ 16 16 0 0], LS_0000027ffd48aa90_1_0, LS_0000027ffd48aa90_1_4;
    .scope S_0000027ffd3df290;
T_0 ;
    %wait E_0000027ffd357540;
    %load/vec4 v0000027ffd406d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027ffd404640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027ffd4055e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027ffd405540_0;
    %assign/vec4 v0000027ffd404640_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027ffd3dff10;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ffd405040_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000027ffd405040_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027ffd405040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %load/vec4 v0000027ffd405040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ffd405040_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd406da0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000027ffd3e0a00;
T_2 ;
    %wait E_0000027ffd357740;
    %load/vec4 v0000027ffd405680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3ef030_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3eef90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd406800_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd406620_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd4057c0_0, 0;
    %assign/vec4 v0000027ffd4069e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027ffd406260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000027ffd405a40_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3ef030_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3eef90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd406800_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd406620_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd4057c0_0, 0;
    %assign/vec4 v0000027ffd4069e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000027ffd406260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000027ffd405f40_0;
    %assign/vec4 v0000027ffd3eef90_0, 0;
    %load/vec4 v0000027ffd405cc0_0;
    %assign/vec4 v0000027ffd3ef030_0, 0;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000027ffd406620_0, 0;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027ffd4069e0_0, 4, 5;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027ffd4069e0_0, 4, 5;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000027ffd4057c0_0, 0;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000027ffd406800_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000027ffd406800_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000027ffd405f40_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000027ffd406800_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027ffd3e0230;
T_3 ;
    %wait E_0000027ffd357540;
    %load/vec4 v0000027ffd3edff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ffd3ec970_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000027ffd3ec970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027ffd3ec970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd3eda50, 0, 4;
    %load/vec4 v0000027ffd3ec970_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ffd3ec970_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027ffd3ee1d0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000027ffd3ecc90_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000027ffd3ecd30_0;
    %load/vec4 v0000027ffd3ee1d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd3eda50, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd3eda50, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027ffd3e0230;
T_4 ;
    %wait E_0000027ffd3574c0;
    %load/vec4 v0000027ffd3ee1d0_0;
    %load/vec4 v0000027ffd3ecab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000027ffd3ee1d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000027ffd3ecc90_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000027ffd3ecd30_0;
    %assign/vec4 v0000027ffd3eedb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027ffd3ecab0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027ffd3eda50, 4;
    %assign/vec4 v0000027ffd3eedb0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027ffd3e0230;
T_5 ;
    %wait E_0000027ffd3574c0;
    %load/vec4 v0000027ffd3ee1d0_0;
    %load/vec4 v0000027ffd3ec790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000027ffd3ee1d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000027ffd3ecc90_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000027ffd3ecd30_0;
    %assign/vec4 v0000027ffd3edcd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027ffd3ec790_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027ffd3eda50, 4;
    %assign/vec4 v0000027ffd3edcd0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027ffd3e0230;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000027ffd3dfd80;
    %jmp t_0;
    .scope S_0000027ffd3dfd80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ffd3ed0f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000027ffd3ed0f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000027ffd3ed0f0_0;
    %ix/getv/s 4, v0000027ffd3ed0f0_0;
    %load/vec4a v0000027ffd3eda50, 4;
    %ix/getv/s 4, v0000027ffd3ed0f0_0;
    %load/vec4a v0000027ffd3eda50, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000027ffd3ed0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ffd3ed0f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000027ffd3e0230;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000027ffd3e0550;
T_7 ;
    %wait E_0000027ffd357480;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ffd3eacb0_0, 0, 32;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027ffd3ea670_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027ffd3eacb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027ffd3ea670_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027ffd3eacb0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027ffd3eadf0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000027ffd3ea670_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000027ffd3ea670_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027ffd3eacb0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027ffd3dfa60;
T_8 ;
    %wait E_0000027ffd357540;
    %load/vec4 v0000027ffd3e8cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027ffd3e8550_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027ffd3e7970_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027ffd3e7970_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000027ffd3e8550_0;
    %load/vec4 v0000027ffd3e9ef0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027ffd3e8550_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027ffd3e8550_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027ffd3e8550_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027ffd3e8550_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027ffd3e8550_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027ffd3e8550_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027ffd3dfa60;
T_9 ;
    %wait E_0000027ffd357540;
    %load/vec4 v0000027ffd3e8cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3e7f10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027ffd3e7e70_0;
    %assign/vec4 v0000027ffd3e7f10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027ffd3dfbf0;
T_10 ;
    %wait E_0000027ffd357440;
    %load/vec4 v0000027ffd3eb390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ffd3e9f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ffd3eb9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3ebed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ffd3e7bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ffd3e9a90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027ffd3e93b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000027ffd3e9e50_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000027ffd3e7d30_0;
    %load/vec4 v0000027ffd3e9450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000027ffd3e9b30_0;
    %load/vec4 v0000027ffd3e9450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000027ffd3e94f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000027ffd3e7b50_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000027ffd3e7d30_0;
    %load/vec4 v0000027ffd3e9590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000027ffd3e9b30_0;
    %load/vec4 v0000027ffd3e9590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3e9f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3eb9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3ebed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ffd3e7bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3e9a90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000027ffd3e7c90_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3e9f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ffd3eb9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ffd3ebed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3e7bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3e9a90_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ffd3e9f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ffd3eb9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3ebed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3e7bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3e9a90_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027ffd3df740;
T_11 ;
    %wait E_0000027ffd357400;
    %load/vec4 v0000027ffd3e2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e1b70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e17b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e1670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e2930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e1ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3290_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e1990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e1490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e1850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3330_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e1df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e2890_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e1170_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e27f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e1f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e22f0_0, 0;
    %assign/vec4 v0000027ffd3e2390_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000027ffd3e1210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000027ffd3e1350_0;
    %assign/vec4 v0000027ffd3e2390_0, 0;
    %load/vec4 v0000027ffd3e0d10_0;
    %assign/vec4 v0000027ffd3e22f0_0, 0;
    %load/vec4 v0000027ffd3e2430_0;
    %assign/vec4 v0000027ffd3e1f30_0, 0;
    %load/vec4 v0000027ffd3e0ef0_0;
    %assign/vec4 v0000027ffd3e27f0_0, 0;
    %load/vec4 v0000027ffd3e26b0_0;
    %assign/vec4 v0000027ffd3e1170_0, 0;
    %load/vec4 v0000027ffd3e13f0_0;
    %assign/vec4 v0000027ffd3e2890_0, 0;
    %load/vec4 v0000027ffd3e3010_0;
    %assign/vec4 v0000027ffd3e1df0_0, 0;
    %load/vec4 v0000027ffd3e33d0_0;
    %assign/vec4 v0000027ffd3e3330_0, 0;
    %load/vec4 v0000027ffd3e12b0_0;
    %assign/vec4 v0000027ffd3e1850_0, 0;
    %load/vec4 v0000027ffd3e2ed0_0;
    %assign/vec4 v0000027ffd3e1490_0, 0;
    %load/vec4 v0000027ffd3e2cf0_0;
    %assign/vec4 v0000027ffd3e1990_0, 0;
    %load/vec4 v0000027ffd3e2e30_0;
    %assign/vec4 v0000027ffd3e3290_0, 0;
    %load/vec4 v0000027ffd3e15d0_0;
    %assign/vec4 v0000027ffd3e1ad0_0, 0;
    %load/vec4 v0000027ffd3e1fd0_0;
    %assign/vec4 v0000027ffd3e2bb0_0, 0;
    %load/vec4 v0000027ffd3e24d0_0;
    %assign/vec4 v0000027ffd3e2930_0, 0;
    %load/vec4 v0000027ffd3e3150_0;
    %assign/vec4 v0000027ffd3e1670_0, 0;
    %load/vec4 v0000027ffd3e0f90_0;
    %assign/vec4 v0000027ffd3e17b0_0, 0;
    %load/vec4 v0000027ffd3e21b0_0;
    %assign/vec4 v0000027ffd3e0c70_0, 0;
    %load/vec4 v0000027ffd3e1530_0;
    %assign/vec4 v0000027ffd3e1b70_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e1b70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e0c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e17b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e1670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e2930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e1ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3290_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e1990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e1490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e1850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3330_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e1df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e2890_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e1170_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e27f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e1f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e22f0_0, 0;
    %assign/vec4 v0000027ffd3e2390_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027ffd3e00a0;
T_12 ;
    %wait E_0000027ffd357840;
    %load/vec4 v0000027ffd3e7dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e4550_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e40f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e47d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e35b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e36f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e4230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3830_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e3ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e42d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e4730_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e4190_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e3a10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e38d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000027ffd3e3c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e3f10_0, 0;
    %assign/vec4 v0000027ffd3e3e70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000027ffd3e8050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000027ffd3e2570_0;
    %assign/vec4 v0000027ffd3e3e70_0, 0;
    %load/vec4 v0000027ffd3e0db0_0;
    %assign/vec4 v0000027ffd3e3f10_0, 0;
    %load/vec4 v0000027ffd3e4370_0;
    %assign/vec4 v0000027ffd3e3c90_0, 0;
    %load/vec4 v0000027ffd3e49b0_0;
    %assign/vec4 v0000027ffd3e38d0_0, 0;
    %load/vec4 v0000027ffd3e45f0_0;
    %assign/vec4 v0000027ffd3e3a10_0, 0;
    %load/vec4 v0000027ffd3e4690_0;
    %assign/vec4 v0000027ffd3e4190_0, 0;
    %load/vec4 v0000027ffd3e31f0_0;
    %assign/vec4 v0000027ffd3e4730_0, 0;
    %load/vec4 v0000027ffd3e4910_0;
    %assign/vec4 v0000027ffd3e42d0_0, 0;
    %load/vec4 v0000027ffd3e3790_0;
    %assign/vec4 v0000027ffd3e3ab0_0, 0;
    %load/vec4 v0000027ffd3e3970_0;
    %assign/vec4 v0000027ffd3e3830_0, 0;
    %load/vec4 v0000027ffd3e4870_0;
    %assign/vec4 v0000027ffd3e4230_0, 0;
    %load/vec4 v0000027ffd3e44b0_0;
    %assign/vec4 v0000027ffd3e36f0_0, 0;
    %load/vec4 v0000027ffd3e4a50_0;
    %assign/vec4 v0000027ffd3e3dd0_0, 0;
    %load/vec4 v0000027ffd3e3b50_0;
    %assign/vec4 v0000027ffd3e3fb0_0, 0;
    %load/vec4 v0000027ffd3e4410_0;
    %assign/vec4 v0000027ffd3e3510_0, 0;
    %load/vec4 v0000027ffd3e4050_0;
    %assign/vec4 v0000027ffd3e35b0_0, 0;
    %load/vec4 v0000027ffd3e3470_0;
    %assign/vec4 v0000027ffd3e3650_0, 0;
    %load/vec4 v0000027ffd3e4af0_0;
    %assign/vec4 v0000027ffd3e3d30_0, 0;
    %load/vec4 v0000027ffd3e1c10_0;
    %assign/vec4 v0000027ffd3e47d0_0, 0;
    %load/vec4 v0000027ffd3e1030_0;
    %assign/vec4 v0000027ffd3e40f0_0, 0;
    %load/vec4 v0000027ffd3e3bf0_0;
    %assign/vec4 v0000027ffd3e4550_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e4550_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e40f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e47d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e35b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e36f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e4230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3e3830_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e3ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e42d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e4730_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e4190_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e3a10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3e38d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000027ffd3e3c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3e3f10_0, 0;
    %assign/vec4 v0000027ffd3e3e70_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027ffd1dcaa0;
T_13 ;
    %wait E_0000027ffd357700;
    %load/vec4 v0000027ffd3d53a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027ffd3d5300_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000027ffd1dc910;
T_14 ;
    %wait E_0000027ffd3579c0;
    %load/vec4 v0000027ffd3d4fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000027ffd3d4ea0_0;
    %pad/u 33;
    %load/vec4 v0000027ffd3d5260_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3d60c0_0, 0;
    %assign/vec4 v0000027ffd3d5d00_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000027ffd3d4ea0_0;
    %pad/u 33;
    %load/vec4 v0000027ffd3d5260_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3d60c0_0, 0;
    %assign/vec4 v0000027ffd3d5d00_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000027ffd3d4ea0_0;
    %pad/u 33;
    %load/vec4 v0000027ffd3d5260_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3d60c0_0, 0;
    %assign/vec4 v0000027ffd3d5d00_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000027ffd3d4ea0_0;
    %pad/u 33;
    %load/vec4 v0000027ffd3d5260_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3d60c0_0, 0;
    %assign/vec4 v0000027ffd3d5d00_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000027ffd3d4ea0_0;
    %pad/u 33;
    %load/vec4 v0000027ffd3d5260_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3d60c0_0, 0;
    %assign/vec4 v0000027ffd3d5d00_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000027ffd3d4ea0_0;
    %pad/u 33;
    %load/vec4 v0000027ffd3d5260_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3d60c0_0, 0;
    %assign/vec4 v0000027ffd3d5d00_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000027ffd3d5260_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000027ffd3d5d00_0;
    %load/vec4 v0000027ffd3d5260_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027ffd3d4ea0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000027ffd3d5260_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000027ffd3d5260_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000027ffd3d5d00_0, 0;
    %load/vec4 v0000027ffd3d4ea0_0;
    %ix/getv 4, v0000027ffd3d5260_0;
    %shiftl 4;
    %assign/vec4 v0000027ffd3d60c0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000027ffd3d5260_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000027ffd3d5d00_0;
    %load/vec4 v0000027ffd3d5260_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027ffd3d4ea0_0;
    %load/vec4 v0000027ffd3d5260_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000027ffd3d5260_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000027ffd3d5d00_0, 0;
    %load/vec4 v0000027ffd3d4ea0_0;
    %ix/getv 4, v0000027ffd3d5260_0;
    %shiftr 4;
    %assign/vec4 v0000027ffd3d60c0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3d5d00_0, 0;
    %load/vec4 v0000027ffd3d4ea0_0;
    %load/vec4 v0000027ffd3d5260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000027ffd3d60c0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ffd3d5d00_0, 0;
    %load/vec4 v0000027ffd3d5260_0;
    %load/vec4 v0000027ffd3d4ea0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000027ffd3d60c0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000027ffd1429c0;
T_15 ;
    %wait E_0000027ffd357980;
    %load/vec4 v0000027ffd3d2d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3d1bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3d1890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3d2330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd3d3230_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000027ffd3d35f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd3d2290_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd3d1b10_0, 0;
    %assign/vec4 v0000027ffd3d2790_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000027ffd2f6aa0_0;
    %assign/vec4 v0000027ffd3d2790_0, 0;
    %load/vec4 v0000027ffd3d0fd0_0;
    %assign/vec4 v0000027ffd3d1b10_0, 0;
    %load/vec4 v0000027ffd3d14d0_0;
    %assign/vec4 v0000027ffd3d2290_0, 0;
    %load/vec4 v0000027ffd2dfbc0_0;
    %assign/vec4 v0000027ffd3d35f0_0, 0;
    %load/vec4 v0000027ffd2f6c80_0;
    %assign/vec4 v0000027ffd3d3230_0, 0;
    %load/vec4 v0000027ffd2df1c0_0;
    %assign/vec4 v0000027ffd3d2330_0, 0;
    %load/vec4 v0000027ffd3d1250_0;
    %assign/vec4 v0000027ffd3d1890_0, 0;
    %load/vec4 v0000027ffd3d1a70_0;
    %assign/vec4 v0000027ffd3d1bb0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000027ffd3e03c0;
T_16 ;
    %wait E_0000027ffd3574c0;
    %load/vec4 v0000027ffd407ac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000027ffd407a20_0;
    %load/vec4 v0000027ffd407020_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000027ffd3e03c0;
T_17 ;
    %wait E_0000027ffd3574c0;
    %load/vec4 v0000027ffd407020_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000027ffd408600, 4;
    %assign/vec4 v0000027ffd408ce0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027ffd3e03c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ffd409280_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000027ffd409280_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027ffd409280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %load/vec4 v0000027ffd409280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ffd409280_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ffd408600, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000027ffd3e03c0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ffd409280_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000027ffd409280_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000027ffd409280_0;
    %load/vec4a v0000027ffd408600, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000027ffd409280_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000027ffd409280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ffd409280_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000027ffd3dec50;
T_20 ;
    %wait E_0000027ffd357a00;
    %load/vec4 v0000027ffd406f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000027ffd4075c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd407c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd407480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027ffd408740_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027ffd4087e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027ffd406ee0_0, 0;
    %assign/vec4 v0000027ffd406e40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000027ffd4091e0_0;
    %assign/vec4 v0000027ffd406e40_0, 0;
    %load/vec4 v0000027ffd409000_0;
    %assign/vec4 v0000027ffd406ee0_0, 0;
    %load/vec4 v0000027ffd4084c0_0;
    %assign/vec4 v0000027ffd408740_0, 0;
    %load/vec4 v0000027ffd4086a0_0;
    %assign/vec4 v0000027ffd4087e0_0, 0;
    %load/vec4 v0000027ffd409500_0;
    %assign/vec4 v0000027ffd407480_0, 0;
    %load/vec4 v0000027ffd409460_0;
    %assign/vec4 v0000027ffd4075c0_0, 0;
    %load/vec4 v0000027ffd409140_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000027ffd407c00_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000027ffd1a9fd0;
T_21 ;
    %wait E_0000027ffd356e00;
    %load/vec4 v0000027ffd412b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027ffd4126f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000027ffd4126f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027ffd4126f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000027ffd37bcd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ffd410850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ffd411890_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000027ffd37bcd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000027ffd410850_0;
    %inv;
    %assign/vec4 v0000027ffd410850_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000027ffd37bcd0;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ffd411890_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ffd411890_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000027ffd4116b0_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
