{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576814135121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576814135121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:55:35 2019 " "Processing started: Fri Dec 20 11:55:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576814135121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576814135121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576814135121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576814135371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "destination.v 1 1 " "Found 1 design units, including 1 entities, in source file destination.v" { { "Info" "ISGN_ENTITY_NAME" "1 destination " "Found entity 1: destination" {  } { { "destination.v" "" { Text "G:/final/destination.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "call.v 1 1 " "Found 1 design units, including 1 entities, in source file call.v" { { "Info" "ISGN_ENTITY_NAME" "1 call " "Found entity 1: call" {  } { { "call.v" "" { Text "G:/final/call.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135409 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floor.v(31) " "Verilog HDL information at floor.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "floor.v" "" { Text "G:/final/floor.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576814135410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor.v 1 1 " "Found 1 design units, including 1 entities, in source file floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor " "Found entity 1: floor" {  } { { "floor.v" "" { Text "G:/final/floor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop_run.v 1 1 " "Found 1 design units, including 1 entities, in source file stop_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 stop_run " "Found entity 1: stop_run" {  } { { "stop_run.v" "" { Text "G:/final/stop_run.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down.v 1 1 " "Found 1 design units, including 1 entities, in source file up_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down " "Found entity 1: up_down" {  } { { "up_down.v" "" { Text "G:/final/up_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135414 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(6) " "Verilog HDL information at counter.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "G:/final/counter.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576814135415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "G:/final/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition.v 1 1 " "Found 1 design units, including 1 entities, in source file condition.v" { { "Info" "ISGN_ENTITY_NAME" "1 condition " "Found entity 1: condition" {  } { { "condition.v" "" { Text "G:/final/condition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(74) " "Verilog HDL information at control.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576814135419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "G:/final/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "G:/final/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlltst.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlltst.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlltst " "Found entity 1: controlltst" {  } { { "controlltst.bdf" "" { Schematic "G:/final/controlltst.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_deal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_deal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_deal " "Found entity 1: data_deal" {  } { { "data_deal.bdf" "" { Schematic "G:/final/data_deal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "request.bdf 1 1 " "Found 1 design units, including 1 entities, in source file request.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 request " "Found entity 1: request" {  } { { "request.bdf" "" { Schematic "G:/final/request.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Found entity 1: t2" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814135426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814135426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t2 " "Elaborating entity \"t2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576814135449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlltst controlltst:inst " "Elaborating entity \"controlltst\" for hierarchy \"controlltst:inst\"" {  } { { "t2.bdf" "inst" { Schematic "G:/final/t2.bdf" { { 192 288 480 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control controlltst:inst\|control:inst " "Elaborating entity \"control\" for hierarchy \"controlltst:inst\|control:inst\"" {  } { { "controlltst.bdf" "inst" { Schematic "G:/final/controlltst.bdf" { { 312 744 944 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135452 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(76) " "Verilog HDL Case Statement warning at control.v(76): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "G:/final/control.v" 76 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576814135452 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"rst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135452 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ce control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"ce\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135452 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop_r control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"stop_r\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135452 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ce_Count control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"ce_Count\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_Con control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"sel_Con\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_Floor control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"red_Floor\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "up_d control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"up_d\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_Floor control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"inc_Floor\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_Floor control.v(74) " "Inferred latch for \"inc_Floor\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_d control.v(74) " "Inferred latch for \"up_d\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_Floor control.v(74) " "Inferred latch for \"red_Floor\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_Con\[0\] control.v(74) " "Inferred latch for \"sel_Con\[0\]\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_Con\[1\] control.v(74) " "Inferred latch for \"sel_Con\[1\]\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ce_Count control.v(74) " "Inferred latch for \"ce_Count\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_r control.v(74) " "Inferred latch for \"stop_r\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ce control.v(74) " "Inferred latch for \"ce\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst control.v(74) " "Inferred latch for \"rst\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135453 "|t2|controlltst:inst|control:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter controlltst:inst\|counter:inst1 " "Elaborating entity \"counter\" for hierarchy \"controlltst:inst\|counter:inst1\"" {  } { { "controlltst.bdf" "inst1" { Schematic "G:/final/controlltst.bdf" { { 360 448 624 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition condition:inst3 " "Elaborating entity \"condition\" for hierarchy \"condition:inst3\"" {  } { { "t2.bdf" "inst3" { Schematic "G:/final/t2.bdf" { { 200 1416 1608 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_deal data_deal:inst1 " "Elaborating entity \"data_deal\" for hierarchy \"data_deal:inst1\"" {  } { { "t2.bdf" "inst1" { Schematic "G:/final/t2.bdf" { { 192 800 992 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135457 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "floor inst5 " "Block or symbol \"floor\" of instance \"inst5\" overlaps another block or symbol" {  } { { "data_deal.bdf" "" { Schematic "G:/final/data_deal.bdf" { { 72 512 712 184 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576814135457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_run data_deal:inst1\|stop_run:inst " "Elaborating entity \"stop_run\" for hierarchy \"data_deal:inst1\|stop_run:inst\"" {  } { { "data_deal.bdf" "inst" { Schematic "G:/final/data_deal.bdf" { { 192 520 704 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down data_deal:inst1\|up_down:inst1 " "Elaborating entity \"up_down\" for hierarchy \"data_deal:inst1\|up_down:inst1\"" {  } { { "data_deal.bdf" "inst1" { Schematic "G:/final/data_deal.bdf" { { 280 528 704 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor data_deal:inst1\|floor:inst5 " "Elaborating entity \"floor\" for hierarchy \"data_deal:inst1\|floor:inst5\"" {  } { { "data_deal.bdf" "inst5" { Schematic "G:/final/data_deal.bdf" { { 72 512 712 184 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135461 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc floor.v(31) " "Verilog HDL Always Construct warning at floor.v(31): inferring latch(es) for variable \"inc\", which holds its previous value in one or more paths through the always construct" {  } { { "floor.v" "" { Text "G:/final/floor.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135461 "|floor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red floor.v(31) " "Verilog HDL Always Construct warning at floor.v(31): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "floor.v" "" { Text "G:/final/floor.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135461 "|floor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 floor.v(67) " "Verilog HDL assignment warning at floor.v(67): truncated value with size 32 to match size of target (2)" {  } { { "floor.v" "" { Text "G:/final/floor.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576814135461 "|floor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 floor.v(71) " "Verilog HDL assignment warning at floor.v(71): truncated value with size 32 to match size of target (2)" {  } { { "floor.v" "" { Text "G:/final/floor.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576814135461 "|floor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red floor.v(31) " "Inferred latch for \"red\" at floor.v(31)" {  } { { "floor.v" "" { Text "G:/final/floor.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135461 "|floor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc floor.v(31) " "Inferred latch for \"inc\" at floor.v(31)" {  } { { "floor.v" "" { Text "G:/final/floor.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135461 "|floor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request request:inst2 " "Elaborating entity \"request\" for hierarchy \"request:inst2\"" {  } { { "t2.bdf" "inst2" { Schematic "G:/final/t2.bdf" { { 200 1144 1360 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "call request:inst2\|call:inst1 " "Elaborating entity \"call\" for hierarchy \"request:inst2\|call:inst1\"" {  } { { "request.bdf" "inst1" { Schematic "G:/final/request.bdf" { { 272 688 896 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135463 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(7) " "Verilog HDL Always Construct warning at call.v(7): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(24) " "Verilog HDL Always Construct warning at call.v(24): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(41) " "Verilog HDL Always Construct warning at call.v(41): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(58) " "Verilog HDL Always Construct warning at call.v(58): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(75) " "Verilog HDL Always Construct warning at call.v(75): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(92) " "Verilog HDL Always Construct warning at call.v(92): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[5\] call.v(96) " "Inferred latch for \"get_call\[5\]\" at call.v(96)" {  } { { "call.v" "" { Text "G:/final/call.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[4\] call.v(79) " "Inferred latch for \"get_call\[4\]\" at call.v(79)" {  } { { "call.v" "" { Text "G:/final/call.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[3\] call.v(62) " "Inferred latch for \"get_call\[3\]\" at call.v(62)" {  } { { "call.v" "" { Text "G:/final/call.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[2\] call.v(45) " "Inferred latch for \"get_call\[2\]\" at call.v(45)" {  } { { "call.v" "" { Text "G:/final/call.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[1\] call.v(28) " "Inferred latch for \"get_call\[1\]\" at call.v(28)" {  } { { "call.v" "" { Text "G:/final/call.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[0\] call.v(11) " "Inferred latch for \"get_call\[0\]\" at call.v(11)" {  } { { "call.v" "" { Text "G:/final/call.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135464 "|top|call:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "destination request:inst2\|destination:inst " "Elaborating entity \"destination\" for hierarchy \"request:inst2\|destination:inst\"" {  } { { "request.bdf" "inst" { Schematic "G:/final/request.bdf" { { 160 696 912 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814135465 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(7) " "Verilog HDL Always Construct warning at destination.v(7): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135466 "|top|destination:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(27) " "Verilog HDL Always Construct warning at destination.v(27): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135466 "|top|destination:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(44) " "Verilog HDL Always Construct warning at destination.v(44): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135466 "|top|destination:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(61) " "Verilog HDL Always Construct warning at destination.v(61): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814135466 "|top|destination:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[3\] destination.v(65) " "Inferred latch for \"get_dest\[3\]\" at destination.v(65)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135466 "|top|destination:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[2\] destination.v(48) " "Inferred latch for \"get_dest\[2\]\" at destination.v(48)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135466 "|top|destination:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[1\] destination.v(31) " "Inferred latch for \"get_dest\[1\]\" at destination.v(31)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135466 "|top|destination:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[0\] destination.v(13) " "Inferred latch for \"get_dest\[0\]\" at destination.v(13)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814135466 "|top|destination:inst4"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|inc_Floor " "Latch controlltst:inst\|control:inst\|inc_Floor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[3\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135904 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|red_Floor " "Latch controlltst:inst\|control:inst\|red_Floor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[3\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135904 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|ce " "Latch controlltst:inst\|control:inst\|ce has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[0\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135904 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|up_d " "Latch controlltst:inst\|control:inst\|up_d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[0\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|stop_r " "Latch controlltst:inst\|control:inst\|stop_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[0\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|rst " "Latch controlltst:inst\|control:inst\|rst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[3\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[5\] " "Latch request:inst2\|call:inst1\|get_call\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[5\] " "Ports D and ENA on the latch are fed by the same signal set_call\[5\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "call.v" "" { Text "G:/final/call.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[4\] " "Latch request:inst2\|call:inst1\|get_call\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[4\] " "Ports D and ENA on the latch are fed by the same signal set_call\[4\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "call.v" "" { Text "G:/final/call.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[3\] " "Latch request:inst2\|call:inst1\|get_call\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[3\] " "Ports D and ENA on the latch are fed by the same signal set_call\[3\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "call.v" "" { Text "G:/final/call.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[2\] " "Latch request:inst2\|call:inst1\|get_call\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[2\] " "Ports D and ENA on the latch are fed by the same signal set_call\[2\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "call.v" "" { Text "G:/final/call.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[1\] " "Latch request:inst2\|call:inst1\|get_call\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[1\] " "Ports D and ENA on the latch are fed by the same signal set_call\[1\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "call.v" "" { Text "G:/final/call.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[0\] " "Latch request:inst2\|call:inst1\|get_call\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[0\] " "Ports D and ENA on the latch are fed by the same signal set_call\[0\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "call.v" "" { Text "G:/final/call.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|destination:inst\|get_dest\[3\] " "Latch request:inst2\|destination:inst\|get_dest\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_dest\[3\] " "Ports D and ENA on the latch are fed by the same signal set_dest\[3\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "destination.v" "" { Text "G:/final/destination.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|destination:inst\|get_dest\[2\] " "Latch request:inst2\|destination:inst\|get_dest\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_dest\[2\] " "Ports D and ENA on the latch are fed by the same signal set_dest\[2\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "destination.v" "" { Text "G:/final/destination.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|destination:inst\|get_dest\[1\] " "Latch request:inst2\|destination:inst\|get_dest\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_dest\[1\] " "Ports D and ENA on the latch are fed by the same signal set_dest\[1\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135905 ""}  } { { "destination.v" "" { Text "G:/final/destination.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|destination:inst\|get_dest\[0\] " "Latch request:inst2\|destination:inst\|get_dest\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_dest\[0\] " "Ports D and ENA on the latch are fed by the same signal set_dest\[0\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135906 ""}  } { { "destination.v" "" { Text "G:/final/destination.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|sel_Con\[0\] " "Latch controlltst:inst\|control:inst\|sel_Con\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[2\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135906 ""}  } { { "control.v" "" { Text "G:/final/control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|sel_Con\[1\] " "Latch controlltst:inst\|control:inst\|sel_Con\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[2\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135906 ""}  } { { "control.v" "" { Text "G:/final/control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|ce_Count " "Latch controlltst:inst\|control:inst\|ce_Count has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[0\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814135906 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814135906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576814136020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/final/output_files/final.map.smsg " "Generated suppressed messages file G:/final/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576814136397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576814136485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576814136485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576814136531 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576814136531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576814136531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576814136531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576814136560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:55:36 2019 " "Processing ended: Fri Dec 20 11:55:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576814136560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576814136560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576814136560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576814136560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576814137471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576814137471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:55:37 2019 " "Processing started: Fri Dec 20 11:55:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576814137471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576814137471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576814137472 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576814137538 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1576814137538 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1576814137539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1576814137582 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP3C55F484C8 " "Selected device EP3C55F484C8 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576814137590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576814137623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576814137623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576814137623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576814137691 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576814137988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576814137988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576814137988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576814137988 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576814137988 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576814137989 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576814137989 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576814137989 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576814137989 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576814137989 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576814137989 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576814137990 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inc_Floor " "Pin inc_Floor not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inc_Floor } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 64 800 976 80 "inc_Floor" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inc_Floor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_Floor " "Pin red_Floor not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { red_Floor } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 80 800 976 96 "red_Floor" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { red_Floor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ce " "Pin ce not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ce } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 576 560 736 592 "ce" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ce } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "up_d " "Pin up_d not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { up_d } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 600 544 720 616 "up_d" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { up_d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stop_r " "Pin stop_r not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { stop_r } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 624 528 704 640 "stop_r" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stop_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 648 504 680 664 "rst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_state_run " "Pin out_state_run not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_state_run } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 120 1112 1288 136 "out_state_run" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_state_run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_state_dir " "Pin out_state_dir not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_state_dir } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 144 1112 1288 160 "out_state_dir" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_state_dir } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result " "Pin result not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 600 312 488 616 "result" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cuir_Floor\[1\] " "Pin cuir_Floor\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cuir_Floor[1] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 584 1216 1392 600 "cuir_Floor" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cuir_Floor[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cuir_Floor\[0\] " "Pin cuir_Floor\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cuir_Floor[0] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 584 1216 1392 600 "cuir_Floor" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cuir_Floor[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "get_call\[5\] " "Pin get_call\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { get_call[5] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 128 1448 1624 144 "get_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_call[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "get_call\[4\] " "Pin get_call\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { get_call[4] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 128 1448 1624 144 "get_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_call[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "get_call\[3\] " "Pin get_call\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { get_call[3] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 128 1448 1624 144 "get_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_call[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "get_call\[2\] " "Pin get_call\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { get_call[2] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 128 1448 1624 144 "get_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_call[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "get_call\[1\] " "Pin get_call\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { get_call[1] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 128 1448 1624 144 "get_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_call[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "get_call\[0\] " "Pin get_call\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { get_call[0] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 128 1448 1624 144 "get_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_call[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "get_dest\[3\] " "Pin get_dest\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { get_dest[3] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 112 1448 1624 128 "get_dest" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_dest[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "get_dest\[2\] " "Pin get_dest\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { get_dest[2] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 112 1448 1624 128 "get_dest" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_dest[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "get_dest\[1\] " "Pin get_dest\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { get_dest[1] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 112 1448 1624 128 "get_dest" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_dest[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "get_dest\[0\] " "Pin get_dest\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { get_dest[0] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 112 1448 1624 128 "get_dest" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_dest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Pin state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[3] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 672 496 672 688 "state" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Pin state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[2] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 672 496 672 688 "state" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Pin state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[1] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 672 496 672 688 "state" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Pin state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[0] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 672 496 672 688 "state" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 216 24 192 232 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_call\[5\] " "Pin set_call\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { set_call[5] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { set_call[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_call\[4\] " "Pin set_call\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { set_call[4] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { set_call[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_call\[3\] " "Pin set_call\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { set_call[3] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { set_call[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_call\[2\] " "Pin set_call\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { set_call[2] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { set_call[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_call\[1\] " "Pin set_call\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { set_call[1] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { set_call[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_call\[0\] " "Pin set_call\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { set_call[0] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { set_call[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_dest\[3\] " "Pin set_dest\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { set_dest[3] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { set_dest[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_dest\[2\] " "Pin set_dest\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { set_dest[2] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { set_dest[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_dest\[1\] " "Pin set_dest\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { set_dest[1] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { set_dest[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_dest\[0\] " "Pin set_dest\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { set_dest[0] } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { set_dest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 232 24 192 248 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 216 624 800 232 "pin_name1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name2 " "Pin pin_name2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name2 } } } { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 232 632 800 248 "pin_name2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576814138521 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1576814138521 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1576814138660 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576814138660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576814138661 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|Mux6~0  from: dataa  to: combout " "Cell: inst\|inst\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814138663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr11~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814138663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr3~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814138663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr4~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814138663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr6~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814138663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr9~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814138663 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1576814138663 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1576814138664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576814138666 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576814138666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576814138691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlltst:inst\|control:inst\|state\[1\] " "Destination node controlltst:inst\|control:inst\|state\[1\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlltst:inst|control:inst|state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlltst:inst\|control:inst\|state\[2\] " "Destination node controlltst:inst\|control:inst\|state\[2\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlltst:inst|control:inst|state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlltst:inst\|control:inst\|state\[3\] " "Destination node controlltst:inst\|control:inst\|state\[3\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlltst:inst|control:inst|state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576814138691 ""}  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 216 24 192 232 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576814138691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlltst:inst\|control:inst\|Mux6~0  " "Automatically promoted node controlltst:inst\|control:inst\|Mux6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""}  } { { "control.v" "" { Text "G:/final/control.v" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlltst:inst|control:inst|Mux6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576814138692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlltst:inst\|control:inst\|rst  " "Automatically promoted node controlltst:inst\|control:inst\|rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_deal:inst1\|stop_run:inst\|always0~0 " "Destination node data_deal:inst1\|stop_run:inst\|always0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_deal:inst1|stop_run:inst|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_deal:inst1\|up_down:inst1\|always0~0 " "Destination node data_deal:inst1\|up_down:inst1\|always0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_deal:inst1|up_down:inst1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_deal:inst1\|floor:inst5\|floor_clk " "Destination node data_deal:inst1\|floor:inst5\|floor_clk" {  } { { "floor.v" "" { Text "G:/final/floor.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_deal:inst1|floor:inst5|floor_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlltst:inst\|control:inst\|rst " "Destination node controlltst:inst\|control:inst\|rst" {  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlltst:inst|control:inst|rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "request:inst2\|call:inst1\|get_call\[5\] " "Destination node request:inst2\|call:inst1\|get_call\[5\]" {  } { { "call.v" "" { Text "G:/final/call.v" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { request:inst2|call:inst1|get_call[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "request:inst2\|call:inst1\|get_call\[4\] " "Destination node request:inst2\|call:inst1\|get_call\[4\]" {  } { { "call.v" "" { Text "G:/final/call.v" 79 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { request:inst2|call:inst1|get_call[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "request:inst2\|call:inst1\|get_call\[3\] " "Destination node request:inst2\|call:inst1\|get_call\[3\]" {  } { { "call.v" "" { Text "G:/final/call.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { request:inst2|call:inst1|get_call[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "request:inst2\|call:inst1\|get_call\[2\] " "Destination node request:inst2\|call:inst1\|get_call\[2\]" {  } { { "call.v" "" { Text "G:/final/call.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { request:inst2|call:inst1|get_call[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "request:inst2\|call:inst1\|get_call\[1\] " "Destination node request:inst2\|call:inst1\|get_call\[1\]" {  } { { "call.v" "" { Text "G:/final/call.v" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { request:inst2|call:inst1|get_call[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "request:inst2\|call:inst1\|get_call\[0\] " "Destination node request:inst2\|call:inst1\|get_call\[0\]" {  } { { "call.v" "" { Text "G:/final/call.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { request:inst2|call:inst1|get_call[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576814138692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1576814138692 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576814138692 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlltst:inst|control:inst|rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576814138692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576814138693 ""}  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 232 24 192 248 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/final/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576814138693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576814138857 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576814138857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576814138857 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576814138858 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576814138858 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576814138858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576814138858 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576814138858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576814138859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1576814138859 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576814138859 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 2.5V 12 25 0 " "Number of I/O pins in group: 37 (unused VREF, 2.5V VCCIO, 12 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1576814138861 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1576814138861 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576814138861 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576814138862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576814138862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576814138862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576814138862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576814138862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576814138862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576814138862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576814138862 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1576814138862 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576814138862 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576814138885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576814139943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576814140071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576814140079 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576814141890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576814141891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576814142102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X66_Y32 X77_Y42 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X66_Y32 to location X77_Y42" {  } { { "loc" "" { Generic "G:/final/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X66_Y32 to location X77_Y42"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X66_Y32 to location X77_Y42"} 66 32 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1576814143152 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576814143152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576814145036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1576814145037 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576814145037 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1576814145046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576814145141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576814145406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576814145447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576814145615 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576814146107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/final/output_files/final.fit.smsg " "Generated suppressed messages file G:/final/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576814146600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5504 " "Peak virtual memory: 5504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576814147148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:55:47 2019 " "Processing ended: Fri Dec 20 11:55:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576814147148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576814147148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576814147148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576814147148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576814147950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576814147950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:55:47 2019 " "Processing started: Fri Dec 20 11:55:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576814147950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576814147950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576814147950 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576814149400 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576814149444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576814150065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:55:50 2019 " "Processing ended: Fri Dec 20 11:55:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576814150065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576814150065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576814150065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576814150065 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576814150637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576814150986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576814150987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:55:50 2019 " "Processing started: Fri Dec 20 11:55:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576814150987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576814150987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576814150987 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1576814151058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576814151173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576814151173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576814151212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576814151212 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1576814151324 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1576814151376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1576814151376 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_dest\[3\] set_dest\[3\] " "create_clock -period 1.000 -name set_dest\[3\] set_dest\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlltst:inst\|control:inst\|rst controlltst:inst\|control:inst\|rst " "create_clock -period 1.000 -name controlltst:inst\|control:inst\|rst controlltst:inst\|control:inst\|rst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlltst:inst\|control:inst\|state\[0\] controlltst:inst\|control:inst\|state\[0\] " "create_clock -period 1.000 -name controlltst:inst\|control:inst\|state\[0\] controlltst:inst\|control:inst\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_call\[3\] set_call\[3\] " "create_clock -period 1.000 -name set_call\[3\] set_call\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_dest\[2\] set_dest\[2\] " "create_clock -period 1.000 -name set_dest\[2\] set_dest\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_call\[4\] set_call\[4\] " "create_clock -period 1.000 -name set_call\[4\] set_call\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_call\[5\] set_call\[5\] " "create_clock -period 1.000 -name set_call\[5\] set_call\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_dest\[0\] set_dest\[0\] " "create_clock -period 1.000 -name set_dest\[0\] set_dest\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_call\[0\] set_call\[0\] " "create_clock -period 1.000 -name set_call\[0\] set_call\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_dest\[1\] set_dest\[1\] " "create_clock -period 1.000 -name set_dest\[1\] set_dest\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_call\[1\] set_call\[1\] " "create_clock -period 1.000 -name set_call\[1\] set_call\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_call\[2\] set_call\[2\] " "create_clock -period 1.000 -name set_call\[2\] set_call\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151378 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|Mux6~0  from: datad  to: combout " "Cell: inst\|inst\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr11~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr3~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr4~0  from: datac  to: combout " "Cell: inst\|inst\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr6~0  from: datac  to: combout " "Cell: inst\|inst\|WideOr6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr9~0  from: datab  to: combout " "Cell: inst\|inst\|WideOr9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151569 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1576814151569 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1576814151570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151572 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1576814151573 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1576814151582 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1576814151605 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576814151605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.086 " "Worst-case setup slack is -6.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.086       -47.342 controlltst:inst\|control:inst\|state\[0\]  " "   -6.086       -47.342 controlltst:inst\|control:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.184      -144.798 clk  " "   -4.184      -144.798 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.657        -7.314 controlltst:inst\|control:inst\|rst  " "   -3.657        -7.314 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811        -1.811 set_dest\[3\]  " "   -1.811        -1.811 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.559        -1.559 set_call\[2\]  " "   -1.559        -1.559 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.401        -1.401 set_dest\[1\]  " "   -1.401        -1.401 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.109        -1.109 set_call\[0\]  " "   -1.109        -1.109 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982        -0.982 set_call\[1\]  " "   -0.982        -0.982 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940        -0.940 set_call\[5\]  " "   -0.940        -0.940 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915        -0.915 set_call\[4\]  " "   -0.915        -0.915 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843        -0.843 set_dest\[2\]  " "   -0.843        -0.843 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807        -0.807 set_dest\[0\]  " "   -0.807        -0.807 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631        -0.631 set_call\[3\]  " "   -0.631        -0.631 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814151609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.696 " "Worst-case hold slack is -0.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696        -0.696 set_call\[5\]  " "   -0.696        -0.696 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609        -0.609 set_call\[3\]  " "   -0.609        -0.609 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510        -0.510 set_call\[1\]  " "   -0.510        -0.510 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.458        -0.458 set_call\[4\]  " "   -0.458        -0.458 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456        -0.456 set_dest\[2\]  " "   -0.456        -0.456 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410        -0.968 controlltst:inst\|control:inst\|state\[0\]  " "   -0.410        -0.968 controlltst:inst\|control:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401        -0.401 set_dest\[0\]  " "   -0.401        -0.401 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.382        -0.382 set_dest\[3\]  " "   -0.382        -0.382 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350        -0.350 set_call\[2\]  " "   -0.350        -0.350 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259        -0.259 set_dest\[1\]  " "   -0.259        -0.259 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050        -0.050 set_call\[0\]  " "   -0.050        -0.050 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485         0.000 clk  " "    0.485         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485         0.000 controlltst:inst\|control:inst\|rst  " "    0.485         0.000 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814151633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.256 " "Worst-case recovery slack is -2.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.256        -4.512 controlltst:inst\|control:inst\|rst  " "   -2.256        -4.512 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.747        -0.747 set_dest\[3\]  " "   -0.747        -0.747 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477        -0.477 set_call\[5\]  " "   -0.477        -0.477 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318        -0.318 set_dest\[1\]  " "   -0.318        -0.318 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290        -0.290 set_call\[4\]  " "   -0.290        -0.290 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003        -0.003 set_call\[0\]  " "   -0.003        -0.003 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019         0.000 set_call\[2\]  " "    0.019         0.000 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 set_dest\[2\]  " "    0.192         0.000 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288         0.000 set_dest\[0\]  " "    0.288         0.000 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316         0.000 set_call\[1\]  " "    0.316         0.000 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490         0.000 set_call\[3\]  " "    0.490         0.000 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814151646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.239 " "Worst-case removal slack is -1.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.239        -1.239 set_call\[1\]  " "   -1.239        -1.239 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.216        -1.216 set_call\[3\]  " "   -1.216        -1.216 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.127        -1.127 set_dest\[0\]  " "   -1.127        -1.127 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050        -1.050 set_dest\[3\]  " "   -1.050        -1.050 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034        -1.034 set_dest\[2\]  " "   -1.034        -1.034 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982        -0.982 set_dest\[1\]  " "   -0.982        -0.982 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.846        -0.846 set_call\[2\]  " "   -0.846        -0.846 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.833        -0.833 set_call\[5\]  " "   -0.833        -0.833 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.747        -0.747 set_call\[0\]  " "   -0.747        -0.747 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689        -0.689 set_call\[4\]  " "   -0.689        -0.689 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.232         0.000 controlltst:inst\|control:inst\|rst  " "    2.232         0.000 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814151667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -59.506 clk  " "   -3.000       -59.506 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[0\]  " "   -3.000        -3.000 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[1\]  " "   -3.000        -3.000 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[2\]  " "   -3.000        -3.000 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[3\]  " "   -3.000        -3.000 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[4\]  " "   -3.000        -3.000 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[5\]  " "   -3.000        -3.000 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[0\]  " "   -3.000        -3.000 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[1\]  " "   -3.000        -3.000 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[2\]  " "   -3.000        -3.000 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[3\]  " "   -3.000        -3.000 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -2.974 controlltst:inst\|control:inst\|rst  " "   -1.487        -2.974 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 controlltst:inst\|control:inst\|state\[0\]  " "    0.353         0.000 controlltst:inst\|control:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814151678 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1576814152554 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1576814152570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1576814152996 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|Mux6~0  from: datad  to: combout " "Cell: inst\|inst\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr11~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr3~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr4~0  from: datac  to: combout " "Cell: inst\|inst\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr6~0  from: datac  to: combout " "Cell: inst\|inst\|WideOr6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr9~0  from: datab  to: combout " "Cell: inst\|inst\|WideOr9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153047 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1576814153047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1576814153063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576814153063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.570 " "Worst-case setup slack is -5.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.570       -43.463 controlltst:inst\|control:inst\|state\[0\]  " "   -5.570       -43.463 controlltst:inst\|control:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.857      -132.845 clk  " "   -3.857      -132.845 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.359        -6.718 controlltst:inst\|control:inst\|rst  " "   -3.359        -6.718 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.629        -1.629 set_dest\[3\]  " "   -1.629        -1.629 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320        -1.320 set_call\[2\]  " "   -1.320        -1.320 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.247        -1.247 set_dest\[1\]  " "   -1.247        -1.247 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068        -1.068 set_call\[5\]  " "   -1.068        -1.068 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.978        -0.978 set_call\[4\]  " "   -0.978        -0.978 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955        -0.955 set_call\[0\]  " "   -0.955        -0.955 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766        -0.766 set_call\[1\]  " "   -0.766        -0.766 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.639        -0.639 set_dest\[0\]  " "   -0.639        -0.639 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622        -0.622 set_dest\[2\]  " "   -0.622        -0.622 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452        -0.452 set_call\[3\]  " "   -0.452        -0.452 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814153072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.580 " "Worst-case hold slack is -0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580        -0.580 set_call\[5\]  " "   -0.580        -0.580 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557        -0.557 set_call\[3\]  " "   -0.557        -0.557 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512        -0.512 set_dest\[0\]  " "   -0.512        -0.512 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.478        -0.478 set_call\[1\]  " "   -0.478        -0.478 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459        -0.459 set_dest\[3\]  " "   -0.459        -0.459 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418        -0.418 set_dest\[2\]  " "   -0.418        -0.418 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401        -0.960 controlltst:inst\|control:inst\|state\[0\]  " "   -0.401        -0.960 controlltst:inst\|control:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363        -0.363 set_call\[4\]  " "   -0.363        -0.363 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343        -0.343 set_dest\[1\]  " "   -0.343        -0.343 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316        -0.316 set_call\[2\]  " "   -0.316        -0.316 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022        -0.022 set_call\[0\]  " "   -0.022        -0.022 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 clk  " "    0.430         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 controlltst:inst\|control:inst\|rst  " "    0.430         0.000 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814153082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.020 " "Worst-case recovery slack is -2.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.020        -4.040 controlltst:inst\|control:inst\|rst  " "   -2.020        -4.040 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548        -0.548 set_dest\[3\]  " "   -0.548        -0.548 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401        -0.401 set_call\[5\]  " "   -0.401        -0.401 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173        -0.173 set_call\[4\]  " "   -0.173        -0.173 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148        -0.148 set_dest\[1\]  " "   -0.148        -0.148 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 set_call\[2\]  " "    0.173         0.000 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 set_call\[0\]  " "    0.195         0.000 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 set_dest\[2\]  " "    0.405         0.000 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469         0.000 set_call\[1\]  " "    0.469         0.000 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496         0.000 set_dest\[0\]  " "    0.496         0.000 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659         0.000 set_call\[3\]  " "    0.659         0.000 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814153091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.175 " "Worst-case removal slack is -1.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.175        -1.175 set_call\[1\]  " "   -1.175        -1.175 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119        -1.119 set_call\[3\]  " "   -1.119        -1.119 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053        -1.053 set_dest\[0\]  " "   -1.053        -1.053 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959        -0.959 set_dest\[2\]  " "   -0.959        -0.959 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.951        -0.951 set_dest\[3\]  " "   -0.951        -0.951 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881        -0.881 set_dest\[1\]  " "   -0.881        -0.881 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785        -0.785 set_call\[2\]  " "   -0.785        -0.785 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665        -0.665 set_call\[0\]  " "   -0.665        -0.665 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645        -0.645 set_call\[5\]  " "   -0.645        -0.645 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527        -0.527 set_call\[4\]  " "   -0.527        -0.527 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.966         0.000 controlltst:inst\|control:inst\|rst  " "    1.966         0.000 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814153101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -59.506 clk  " "   -3.000       -59.506 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[0\]  " "   -3.000        -3.000 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[1\]  " "   -3.000        -3.000 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[2\]  " "   -3.000        -3.000 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[3\]  " "   -3.000        -3.000 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[4\]  " "   -3.000        -3.000 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[5\]  " "   -3.000        -3.000 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[0\]  " "   -3.000        -3.000 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[1\]  " "   -3.000        -3.000 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[2\]  " "   -3.000        -3.000 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[3\]  " "   -3.000        -3.000 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -2.974 controlltst:inst\|control:inst\|rst  " "   -1.487        -2.974 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 controlltst:inst\|control:inst\|state\[0\]  " "    0.173         0.000 controlltst:inst\|control:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814153109 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1576814154922 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|Mux6~0  from: datad  to: combout " "Cell: inst\|inst\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr11~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr3~0  from: dataa  to: combout " "Cell: inst\|inst\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr4~0  from: datac  to: combout " "Cell: inst\|inst\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr6~0  from: datac  to: combout " "Cell: inst\|inst\|WideOr6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|WideOr9~0  from: datab  to: combout " "Cell: inst\|inst\|WideOr9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155021 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1576814155021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155023 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1576814155026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576814155026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.479 " "Worst-case setup slack is -2.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.479       -18.339 controlltst:inst\|control:inst\|state\[0\]  " "   -2.479       -18.339 controlltst:inst\|control:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372        -2.744 controlltst:inst\|control:inst\|rst  " "   -1.372        -2.744 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357       -38.320 clk  " "   -1.357       -38.320 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858        -0.858 set_dest\[3\]  " "   -0.858        -0.858 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650        -0.650 set_dest\[1\]  " "   -0.650        -0.650 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481        -0.481 set_call\[2\]  " "   -0.481        -0.481 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460        -0.460 set_call\[0\]  " "   -0.460        -0.460 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408        -0.408 set_dest\[0\]  " "   -0.408        -0.408 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315        -0.315 set_dest\[2\]  " "   -0.315        -0.315 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -0.296 set_call\[5\]  " "   -0.296        -0.296 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290        -0.290 set_call\[1\]  " "   -0.290        -0.290 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276        -0.276 set_call\[4\]  " "   -0.276        -0.276 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222        -0.222 set_call\[3\]  " "   -0.222        -0.222 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814155035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.358 " "Worst-case hold slack is -0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358        -0.358 set_call\[5\]  " "   -0.358        -0.358 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265        -0.265 set_call\[4\]  " "   -0.265        -0.265 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257        -0.257 set_call\[3\]  " "   -0.257        -0.257 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210        -0.210 set_call\[1\]  " "   -0.210        -0.210 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -0.548 controlltst:inst\|control:inst\|state\[0\]  " "   -0.198        -0.548 controlltst:inst\|control:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192        -0.192 set_dest\[2\]  " "   -0.192        -0.192 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188        -0.188 set_dest\[3\]  " "   -0.188        -0.188 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159        -0.159 set_dest\[0\]  " "   -0.159        -0.159 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151        -0.151 set_call\[2\]  " "   -0.151        -0.151 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147        -0.147 set_dest\[1\]  " "   -0.147        -0.147 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145        -0.393 clk  " "   -0.145        -0.393 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062        -0.062 set_call\[0\]  " "   -0.062        -0.062 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 controlltst:inst\|control:inst\|rst  " "    0.201         0.000 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814155048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.809 " "Worst-case recovery slack is -0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.809        -1.618 controlltst:inst\|control:inst\|rst  " "   -0.809        -1.618 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269        -0.269 set_dest\[3\]  " "   -0.269        -0.269 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005         0.000 set_call\[5\]  " "    0.005         0.000 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009         0.000 set_dest\[1\]  " "    0.009         0.000 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052         0.000 set_call\[4\]  " "    0.052         0.000 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137         0.000 set_call\[0\]  " "    0.137         0.000 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143         0.000 set_call\[2\]  " "    0.143         0.000 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167         0.000 set_dest\[2\]  " "    0.167         0.000 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 set_dest\[0\]  " "    0.188         0.000 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259         0.000 set_call\[1\]  " "    0.259         0.000 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333         0.000 set_call\[3\]  " "    0.333         0.000 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814155058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.589 " "Worst-case removal slack is -0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589        -0.589 set_call\[3\]  " "   -0.589        -0.589 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550        -0.550 set_call\[1\]  " "   -0.550        -0.550 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548        -0.548 set_call\[5\]  " "   -0.548        -0.548 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.514        -0.514 set_dest\[1\]  " "   -0.514        -0.514 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511        -0.511 set_dest\[0\]  " "   -0.511        -0.511 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511        -0.511 set_dest\[3\]  " "   -0.511        -0.511 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491        -0.491 set_dest\[2\]  " "   -0.491        -0.491 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449        -0.449 set_call\[4\]  " "   -0.449        -0.449 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407        -0.407 set_call\[0\]  " "   -0.407        -0.407 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.387        -0.387 set_call\[2\]  " "   -0.387        -0.387 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.173         0.000 controlltst:inst\|control:inst\|rst  " "    1.173         0.000 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814155084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -42.940 clk  " "   -3.000       -42.940 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[0\]  " "   -3.000        -3.000 set_call\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[1\]  " "   -3.000        -3.000 set_call\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[2\]  " "   -3.000        -3.000 set_call\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[3\]  " "   -3.000        -3.000 set_call\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[4\]  " "   -3.000        -3.000 set_call\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_call\[5\]  " "   -3.000        -3.000 set_call\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[0\]  " "   -3.000        -3.000 set_dest\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[1\]  " "   -3.000        -3.000 set_dest\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[2\]  " "   -3.000        -3.000 set_dest\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 set_dest\[3\]  " "   -3.000        -3.000 set_dest\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -2.000 controlltst:inst\|control:inst\|rst  " "   -1.000        -2.000 controlltst:inst\|control:inst\|rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 controlltst:inst\|control:inst\|state\[0\]  " "    0.340         0.000 controlltst:inst\|control:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576814155094 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576814156176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576814156176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576814156469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:55:56 2019 " "Processing ended: Fri Dec 20 11:55:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576814156469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576814156469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576814156469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576814156469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576814157397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576814157397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:55:57 2019 " "Processing started: Fri Dec 20 11:55:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576814157397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576814157397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576814157398 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_8_1200mv_85c_slow.vo G:/final/simulation/modelsim/ simulation " "Generated file final_8_1200mv_85c_slow.vo in folder \"G:/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576814157995 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_8_1200mv_0c_slow.vo G:/final/simulation/modelsim/ simulation " "Generated file final_8_1200mv_0c_slow.vo in folder \"G:/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576814158032 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_min_1200mv_0c_fast.vo G:/final/simulation/modelsim/ simulation " "Generated file final_min_1200mv_0c_fast.vo in folder \"G:/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576814158068 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo G:/final/simulation/modelsim/ simulation " "Generated file final.vo in folder \"G:/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576814158103 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_8_1200mv_85c_v_slow.sdo G:/final/simulation/modelsim/ simulation " "Generated file final_8_1200mv_85c_v_slow.sdo in folder \"G:/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576814158156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_8_1200mv_0c_v_slow.sdo G:/final/simulation/modelsim/ simulation " "Generated file final_8_1200mv_0c_v_slow.sdo in folder \"G:/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576814158208 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_min_1200mv_0c_v_fast.sdo G:/final/simulation/modelsim/ simulation " "Generated file final_min_1200mv_0c_v_fast.sdo in folder \"G:/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576814158261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_v.sdo G:/final/simulation/modelsim/ simulation " "Generated file final_v.sdo in folder \"G:/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576814158313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576814158356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:55:58 2019 " "Processing ended: Fri Dec 20 11:55:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576814158356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576814158356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576814158356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576814158356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus II Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576814159004 ""}
