{
  "module_name": "at91rm9200.c",
  "hash_id": "803fdbfb513ec186e29d0376730ff1d9cd1266a9abd41403e623975caff18d8c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/at91/at91rm9200.c",
  "human_readable_source": "\n#include <linux/clk-provider.h>\n#include <linux/mfd/syscon.h>\n#include <linux/slab.h>\n\n#include <dt-bindings/clock/at91.h>\n\n#include \"pmc.h\"\n\nstatic DEFINE_SPINLOCK(rm9200_mck_lock);\n\nstruct sck {\n\tchar *n;\n\tchar *p;\n\tu8 id;\n};\n\nstruct pck {\n\tchar *n;\n\tu8 id;\n};\n\nstatic const struct clk_master_characteristics rm9200_mck_characteristics = {\n\t.output = { .min = 0, .max = 80000000 },\n\t.divisors = { 1, 2, 3, 4 },\n};\n\nstatic u8 rm9200_pll_out[] = { 0, 2 };\n\nstatic const struct clk_range rm9200_pll_outputs[] = {\n\t{ .min = 80000000, .max = 160000000 },\n\t{ .min = 150000000, .max = 180000000 },\n};\n\nstatic const struct clk_pll_characteristics rm9200_pll_characteristics = {\n\t.input = { .min = 1000000, .max = 32000000 },\n\t.num_output = ARRAY_SIZE(rm9200_pll_outputs),\n\t.output = rm9200_pll_outputs,\n\t.out = rm9200_pll_out,\n};\n\nstatic const struct sck at91rm9200_systemck[] = {\n\t{ .n = \"udpck\", .p = \"usbck\",    .id = 1 },\n\t{ .n = \"uhpck\", .p = \"usbck\",    .id = 4 },\n\t{ .n = \"pck0\",  .p = \"prog0\",    .id = 8 },\n\t{ .n = \"pck1\",  .p = \"prog1\",    .id = 9 },\n\t{ .n = \"pck2\",  .p = \"prog2\",    .id = 10 },\n\t{ .n = \"pck3\",  .p = \"prog3\",    .id = 11 },\n};\n\nstatic const struct pck at91rm9200_periphck[] = {\n\t{ .n = \"pioA_clk\",   .id = 2 },\n\t{ .n = \"pioB_clk\",   .id = 3 },\n\t{ .n = \"pioC_clk\",   .id = 4 },\n\t{ .n = \"pioD_clk\",   .id = 5 },\n\t{ .n = \"usart0_clk\", .id = 6 },\n\t{ .n = \"usart1_clk\", .id = 7 },\n\t{ .n = \"usart2_clk\", .id = 8 },\n\t{ .n = \"usart3_clk\", .id = 9 },\n\t{ .n = \"mci0_clk\",   .id = 10 },\n\t{ .n = \"udc_clk\",    .id = 11 },\n\t{ .n = \"twi0_clk\",   .id = 12 },\n\t{ .n = \"spi0_clk\",   .id = 13 },\n\t{ .n = \"ssc0_clk\",   .id = 14 },\n\t{ .n = \"ssc1_clk\",   .id = 15 },\n\t{ .n = \"ssc2_clk\",   .id = 16 },\n\t{ .n = \"tc0_clk\",    .id = 17 },\n\t{ .n = \"tc1_clk\",    .id = 18 },\n\t{ .n = \"tc2_clk\",    .id = 19 },\n\t{ .n = \"tc3_clk\",    .id = 20 },\n\t{ .n = \"tc4_clk\",    .id = 21 },\n\t{ .n = \"tc5_clk\",    .id = 22 },\n\t{ .n = \"ohci_clk\",   .id = 23 },\n\t{ .n = \"macb0_clk\",  .id = 24 },\n};\n\nstatic void __init at91rm9200_pmc_setup(struct device_node *np)\n{\n\tconst char *slowxtal_name, *mainxtal_name;\n\tstruct pmc_data *at91rm9200_pmc;\n\tu32 usb_div[] = { 1, 2, 0, 0 };\n\tconst char *parent_names[6];\n\tstruct regmap *regmap;\n\tstruct clk_hw *hw;\n\tint i;\n\tbool bypass;\n\n\ti = of_property_match_string(np, \"clock-names\", \"slow_xtal\");\n\tif (i < 0)\n\t\treturn;\n\n\tslowxtal_name = of_clk_get_parent_name(np, i);\n\n\ti = of_property_match_string(np, \"clock-names\", \"main_xtal\");\n\tif (i < 0)\n\t\treturn;\n\tmainxtal_name = of_clk_get_parent_name(np, i);\n\n\tregmap = device_node_to_regmap(np);\n\tif (IS_ERR(regmap))\n\t\treturn;\n\n\tat91rm9200_pmc = pmc_data_allocate(PMC_PLLBCK + 1,\n\t\t\t\t\t    nck(at91rm9200_systemck),\n\t\t\t\t\t    nck(at91rm9200_periphck), 0, 4);\n\tif (!at91rm9200_pmc)\n\t\treturn;\n\n\tbypass = of_property_read_bool(np, \"atmel,osc-bypass\");\n\n\thw = at91_clk_register_main_osc(regmap, \"main_osc\", mainxtal_name, NULL,\n\t\t\t\t\tbypass);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\thw = at91_clk_register_rm9200_main(regmap, \"mainck\", \"main_osc\", NULL);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91rm9200_pmc->chws[PMC_MAIN] = hw;\n\n\thw = at91_clk_register_pll(regmap, \"pllack\", \"mainck\", 0,\n\t\t\t\t   &at91rm9200_pll_layout,\n\t\t\t\t   &rm9200_pll_characteristics);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91rm9200_pmc->chws[PMC_PLLACK] = hw;\n\n\thw = at91_clk_register_pll(regmap, \"pllbck\", \"mainck\", 1,\n\t\t\t\t   &at91rm9200_pll_layout,\n\t\t\t\t   &rm9200_pll_characteristics);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91rm9200_pmc->chws[PMC_PLLBCK] = hw;\n\n\tparent_names[0] = slowxtal_name;\n\tparent_names[1] = \"mainck\";\n\tparent_names[2] = \"pllack\";\n\tparent_names[3] = \"pllbck\";\n\thw = at91_clk_register_master_pres(regmap, \"masterck_pres\", 4,\n\t\t\t\t\t   parent_names, NULL,\n\t\t\t\t\t   &at91rm9200_master_layout,\n\t\t\t\t\t   &rm9200_mck_characteristics,\n\t\t\t\t\t   &rm9200_mck_lock);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\thw = at91_clk_register_master_div(regmap, \"masterck_div\",\n\t\t\t\t\t  \"masterck_pres\", NULL,\n\t\t\t\t\t  &at91rm9200_master_layout,\n\t\t\t\t\t  &rm9200_mck_characteristics,\n\t\t\t\t\t  &rm9200_mck_lock, CLK_SET_RATE_GATE, 0);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91rm9200_pmc->chws[PMC_MCK] = hw;\n\n\thw = at91rm9200_clk_register_usb(regmap, \"usbck\", \"pllbck\", usb_div);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tparent_names[0] = slowxtal_name;\n\tparent_names[1] = \"mainck\";\n\tparent_names[2] = \"pllack\";\n\tparent_names[3] = \"pllbck\";\n\tfor (i = 0; i < 4; i++) {\n\t\tchar name[6];\n\n\t\tsnprintf(name, sizeof(name), \"prog%d\", i);\n\n\t\thw = at91_clk_register_programmable(regmap, name,\n\t\t\t\t\t\t    parent_names, NULL, 4, i,\n\t\t\t\t\t\t    &at91rm9200_programmable_layout,\n\t\t\t\t\t\t    NULL);\n\t\tif (IS_ERR(hw))\n\t\t\tgoto err_free;\n\n\t\tat91rm9200_pmc->pchws[i] = hw;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(at91rm9200_systemck); i++) {\n\t\thw = at91_clk_register_system(regmap, at91rm9200_systemck[i].n,\n\t\t\t\t\t      at91rm9200_systemck[i].p, NULL,\n\t\t\t\t\t      at91rm9200_systemck[i].id, 0);\n\t\tif (IS_ERR(hw))\n\t\t\tgoto err_free;\n\n\t\tat91rm9200_pmc->shws[at91rm9200_systemck[i].id] = hw;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(at91rm9200_periphck); i++) {\n\t\thw = at91_clk_register_peripheral(regmap,\n\t\t\t\t\t\t  at91rm9200_periphck[i].n,\n\t\t\t\t\t\t  \"masterck_div\", NULL,\n\t\t\t\t\t\t  at91rm9200_periphck[i].id);\n\t\tif (IS_ERR(hw))\n\t\t\tgoto err_free;\n\n\t\tat91rm9200_pmc->phws[at91rm9200_periphck[i].id] = hw;\n\t}\n\n\tof_clk_add_hw_provider(np, of_clk_hw_pmc_get, at91rm9200_pmc);\n\n\treturn;\n\nerr_free:\n\tkfree(at91rm9200_pmc);\n}\n \nCLK_OF_DECLARE(at91rm9200_pmc, \"atmel,at91rm9200-pmc\", at91rm9200_pmc_setup);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}