`timescale 1ns/1ps
//============================================================================
// Exp G: Carry Save Adder (3:2 Compressor)
// Yosys-compatible Verilog
//============================================================================
module csa #(
    parameter WIDTH = 32
)(
    input  wire [WIDTH-1:0] a,
    input  wire [WIDTH-1:0] b,
    input  wire [WIDTH-1:0] c,
    output wire [WIDTH-1:0] sum,
    output wire [WIDTH-1:0] carry
);

    assign sum   = a ^ b ^ c;
    assign carry = (a & b) | (b & c) | (a & c);

endmodule
