use crate::common::*;
use vm_memory::{Bytes, GuestAddress};

// CMPXCHG8B Extended Tests - Additional comprehensive patterns
// Complements the basic cmpxchg8b_cmpxchg16b.rs tests

// ===== SEQUENTIAL OPERATIONS =====

#[test]
fn test_cmpxchg8b_sequential_success_chain() {
    let code = [
        // Setup: memory has 0x0000000100000000
        0x48, 0xb8, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, // MOV RAX, 0x0000000100000000
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        // First CAS: 0x0000000100000000 -> 0x0000000200000000
        0xb8, 0x00, 0x00, 0x00, 0x00,                               // MOV EAX, 0
        0xba, 0x01, 0x00, 0x00, 0x00,                               // MOV EDX, 1
        0xbb, 0x00, 0x00, 0x00, 0x00,                               // MOV EBX, 0
        0xb9, 0x02, 0x00, 0x00, 0x00,                               // MOV ECX, 2
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        // Second CAS: 0x0000000200000000 -> 0x0000000300000000
        0xb8, 0x00, 0x00, 0x00, 0x00,                               // MOV EAX, 0
        0xba, 0x02, 0x00, 0x00, 0x00,                               // MOV EDX, 2
        0xbb, 0x00, 0x00, 0x00, 0x00,                               // MOV EBX, 0
        0xb9, 0x03, 0x00, 0x00, 0x00,                               // MOV ECX, 3
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0x0000000300000000, "Memory should be updated to 0x0000000300000000");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

#[test]
fn test_cmpxchg8b_sequential_fail_then_succeed() {
    let code = [
        // Setup memory
        0x48, 0xb8, 0x11, 0x11, 0x11, 0x11, 0x22, 0x22, 0x22, 0x22, // MOV RAX, 0x2222222211111111
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        // First attempt (will fail)
        0xb8, 0x00, 0x00, 0x00, 0x00,                               // MOV EAX, 0 (wrong value)
        0xba, 0x00, 0x00, 0x00, 0x00,                               // MOV EDX, 0
        0xbb, 0x33, 0x33, 0x33, 0x33,                               // MOV EBX, 0x33333333
        0xb9, 0x44, 0x44, 0x44, 0x44,                               // MOV ECX, 0x44444444
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000] (fails)
        // Second attempt (will succeed using loaded value)
        0xbb, 0x55, 0x55, 0x55, 0x55,                               // MOV EBX, 0x55555555
        0xb9, 0x66, 0x66, 0x66, 0x66,                               // MOV ECX, 0x66666666
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000] (succeeds)
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0x6666666655555555, "Memory should be updated on second attempt");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

// ===== BOUNDARY VALUES =====

#[test]
fn test_cmpxchg8b_all_zeros() {
    let code = [
        0x48, 0xc7, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV QWORD [0x2000], 0
        0x31, 0xc0,                                                             // XOR EAX, EAX
        0x31, 0xd2,                                                             // XOR EDX, EDX
        0xbb, 0x11, 0x11, 0x11, 0x11,                                           // MOV EBX, 0x11111111
        0xb9, 0x22, 0x22, 0x22, 0x22,                                           // MOV ECX, 0x22222222
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,                         // CMPXCHG8B [0x2000]
        0xf4,                                                                   // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0x2222222211111111, "Memory should be updated from zeros");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

#[test]
fn test_cmpxchg8b_all_ones() {
    let code = [
        0x48, 0xb8, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, // MOV RAX, 0xFFFFFFFFFFFFFFFF
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        0xb8, 0xff, 0xff, 0xff, 0xff,                               // MOV EAX, 0xFFFFFFFF
        0xba, 0xff, 0xff, 0xff, 0xff,                               // MOV EDX, 0xFFFFFFFF
        0x31, 0xdb,                                                 // XOR EBX, EBX
        0x31, 0xc9,                                                 // XOR ECX, ECX
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0, "Memory should be updated to zero");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

#[test]
fn test_cmpxchg8b_max_positive_to_max_negative() {
    let code = [
        0x48, 0xb8, 0xff, 0xff, 0xff, 0x7f, 0x00, 0x00, 0x00, 0x00, // MOV RAX, 0x000000007FFFFFFF
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        0xb8, 0xff, 0xff, 0xff, 0x7f,                               // MOV EAX, 0x7FFFFFFF
        0x31, 0xd2,                                                 // XOR EDX, EDX
        0xbb, 0x00, 0x00, 0x00, 0x80,                               // MOV EBX, 0x80000000
        0x31, 0xc9,                                                 // XOR ECX, ECX
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0x0000000080000000, "Memory should transition to negative");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

// ===== LOCK PREFIX PATTERNS =====

#[test]
fn test_cmpxchg8b_lock_prefix_success() {
    let code = [
        0x48, 0xb8, 0xaa, 0xaa, 0xaa, 0xaa, 0xbb, 0xbb, 0xbb, 0xbb, // MOV RAX, 0xBBBBBBBBAAAAAAAA
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        0xb8, 0xaa, 0xaa, 0xaa, 0xaa,                               // MOV EAX, 0xAAAAAAAA
        0xba, 0xbb, 0xbb, 0xbb, 0xbb,                               // MOV EDX, 0xBBBBBBBB
        0xbb, 0xcc, 0xcc, 0xcc, 0xcc,                               // MOV EBX, 0xCCCCCCCC
        0xb9, 0xdd, 0xdd, 0xdd, 0xdd,                               // MOV ECX, 0xDDDDDDDD
        0xf0, 0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,       // LOCK CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0xDDDDDDDDCCCCCCCC, "Memory should be atomically updated");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

#[test]
fn test_cmpxchg8b_lock_prefix_failure() {
    let code = [
        0x48, 0xb8, 0xaa, 0xaa, 0xaa, 0xaa, 0xbb, 0xbb, 0xbb, 0xbb, // MOV RAX, 0xBBBBBBBBAAAAAAAA
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        0xb8, 0x11, 0x11, 0x11, 0x11,                               // MOV EAX, 0x11111111 (wrong)
        0xba, 0x22, 0x22, 0x22, 0x22,                               // MOV EDX, 0x22222222 (wrong)
        0xbb, 0xcc, 0xcc, 0xcc, 0xcc,                               // MOV EBX, 0xCCCCCCCC
        0xb9, 0xdd, 0xdd, 0xdd, 0xdd,                               // MOV ECX, 0xDDDDDDDD
        0xf0, 0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,       // LOCK CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0xBBBBBBBBAAAAAAAA, "Memory should remain unchanged");
    assert_eq!(regs.rax & 0xFFFFFFFF, 0xAAAAAAAA, "EAX should be loaded from memory");
    assert_eq!(regs.rdx & 0xFFFFFFFF, 0xBBBBBBBB, "EDX should be loaded from memory");
    assert_eq!(regs.rflags & 0x40, 0, "ZF should be clear");
}

// ===== ADDRESSING MODES =====

#[test]
fn test_cmpxchg8b_with_register_indirect() {
    let code = [
        0x48, 0xb8, 0x77, 0x77, 0x77, 0x77, 0x88, 0x88, 0x88, 0x88, // MOV RAX, 0x8888888877777777
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        0x48, 0xc7, 0xc3, 0x00, 0x20, 0x00, 0x00,                   // MOV RBX, 0x2000
        0xb8, 0x77, 0x77, 0x77, 0x77,                               // MOV EAX, 0x77777777
        0xba, 0x88, 0x88, 0x88, 0x88,                               // MOV EDX, 0x88888888
        0xb9, 0x11, 0x11, 0x11, 0x11,                               // MOV ECX, 0x11111111
        0xbe, 0x22, 0x22, 0x22, 0x22,                               // MOV ESI, 0x22222222
        0x48, 0x89, 0xf1,                                           // MOV RCX, RSI
        0x48, 0x31, 0xf6,                                           // XOR RSI, RSI
        0xbe, 0x22, 0x22, 0x22, 0x22,                               // MOV ESI, 0x22222222
        0x89, 0xf1,                                                 // MOV ECX, ESI
        0xbe, 0x99, 0x99, 0x99, 0x99,                               // MOV ESI, 0x99999999
        0x89, 0xf3,                                                 // MOV EBX, ESI
        0xb9, 0xaa, 0xaa, 0xaa, 0xaa,                               // MOV ECX, 0xAAAAAAAA
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0xAAAAAAAA99999999, "Memory should be updated via register");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

#[test]
fn test_cmpxchg8b_with_displacement() {
    let code = [
        0x48, 0xb8, 0x55, 0x55, 0x55, 0x55, 0x66, 0x66, 0x66, 0x66, // MOV RAX, 0x6666666655555555
        0x48, 0xa3, 0x10, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2010], RAX
        0x48, 0xc7, 0xc3, 0x00, 0x20, 0x00, 0x00,                   // MOV RBX, 0x2000
        0xb8, 0x55, 0x55, 0x55, 0x55,                               // MOV EAX, 0x55555555
        0xba, 0x66, 0x66, 0x66, 0x66,                               // MOV EDX, 0x66666666
        0xb9, 0x33, 0x33, 0x33, 0x33,                               // MOV ECX, 0x33333333
        0xbe, 0x44, 0x44, 0x44, 0x44,                               // MOV ESI, 0x44444444
        0x89, 0xf3,                                                 // MOV EBX, ESI
        0x48, 0xc7, 0xc3, 0x00, 0x20, 0x00, 0x00,                   // MOV RBX, 0x2000
        0xbe, 0x77, 0x77, 0x77, 0x77,                               // MOV ESI, 0x77777777
        0x89, 0xf3,                                                 // MOV EBX, ESI
        0x48, 0xc7, 0xc3, 0x00, 0x20, 0x00, 0x00,                   // MOV RBX, 0x2000
        0xbb, 0x44, 0x44, 0x44, 0x44,                               // MOV EBX, 0x44444444
        0x0f, 0xc7, 0x4b, 0x10,                                     // CMPXCHG8B [RBX+0x10]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2010)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0x3333333344444444, "Memory at displacement should be updated");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

// ===== PRACTICAL PATTERNS =====

#[test]
fn test_cmpxchg8b_double_width_counter() {
    let code = [
        // Counter starts at 0x00000001_00000000 (low=0, high=1)
        0x48, 0xb8, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, // MOV RAX, 0x0000000100000000
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        // Increment to 0x00000002_00000000
        0xb8, 0x00, 0x00, 0x00, 0x00,                               // MOV EAX, 0
        0xba, 0x01, 0x00, 0x00, 0x00,                               // MOV EDX, 1
        0xbb, 0x00, 0x00, 0x00, 0x00,                               // MOV EBX, 0
        0xb9, 0x02, 0x00, 0x00, 0x00,                               // MOV ECX, 2
        0xf0, 0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,       // LOCK CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0x0000000200000000, "Counter should increment high word");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

#[test]
fn test_cmpxchg8b_aba_problem_simulation() {
    let code = [
        // A: Value is 0x1111111122222222
        0x48, 0xb8, 0x22, 0x22, 0x22, 0x22, 0x11, 0x11, 0x11, 0x11, // MOV RAX, 0x1111111122222222
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        // Update to B: 0x3333333344444444
        0xb8, 0x22, 0x22, 0x22, 0x22,                               // MOV EAX, 0x22222222
        0xba, 0x11, 0x11, 0x11, 0x11,                               // MOV EDX, 0x11111111
        0xbb, 0x44, 0x44, 0x44, 0x44,                               // MOV EBX, 0x44444444
        0xb9, 0x33, 0x33, 0x33, 0x33,                               // MOV ECX, 0x33333333
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        // Back to A: 0x1111111122222222
        0xb8, 0x44, 0x44, 0x44, 0x44,                               // MOV EAX, 0x44444444
        0xba, 0x33, 0x33, 0x33, 0x33,                               // MOV EDX, 0x33333333
        0xbb, 0x22, 0x22, 0x22, 0x22,                               // MOV EBX, 0x22222222
        0xb9, 0x11, 0x11, 0x11, 0x11,                               // MOV ECX, 0x11111111
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0x1111111122222222, "Value back to original (ABA)");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

#[test]
fn test_cmpxchg8b_pointer_with_counter() {
    let code = [
        // Pointer 0x2100 with counter 1
        0x48, 0xb8, 0x00, 0x21, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, // MOV RAX, 0x0000000100002100
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        // Update pointer to 0x2200 with counter 2
        0xb8, 0x00, 0x21, 0x00, 0x00,                               // MOV EAX, 0x00002100
        0xba, 0x01, 0x00, 0x00, 0x00,                               // MOV EDX, 1
        0xbb, 0x00, 0x22, 0x00, 0x00,                               // MOV EBX, 0x00002200
        0xb9, 0x02, 0x00, 0x00, 0x00,                               // MOV ECX, 2
        0xf0, 0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,       // LOCK CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0x0000000200002200, "Pointer and counter updated together");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}

// ===== REGISTER PRESERVATION =====

#[test]
fn test_cmpxchg8b_preserves_other_registers() {
    let code = [
        // Set up non-participating registers
        0x48, 0xc7, 0xc6, 0xaa, 0xaa, 0xaa, 0xaa,                   // MOV RSI, 0xAAAAAAAA
        0x48, 0xc7, 0xc7, 0xbb, 0xbb, 0xbb, 0xbb,                   // MOV RDI, 0xBBBBBBBB
        // Setup memory and perform CMPXCHG8B
        0x48, 0xb8, 0x11, 0x11, 0x11, 0x11, 0x22, 0x22, 0x22, 0x22, // MOV RAX, 0x2222222211111111
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        0xb8, 0x11, 0x11, 0x11, 0x11,                               // MOV EAX, 0x11111111
        0xba, 0x22, 0x22, 0x22, 0x22,                               // MOV EDX, 0x22222222
        0xbb, 0x33, 0x33, 0x33, 0x33,                               // MOV EBX, 0x33333333
        0xb9, 0x44, 0x44, 0x44, 0x44,                               // MOV ECX, 0x44444444
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, _) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();
    assert_eq!(regs.rsi, 0xAAAAAAAA, "RSI should be preserved");
    assert_eq!(regs.rdi, 0xBBBBBBBB, "RDI should be preserved");
}

#[test]
fn test_cmpxchg8b_upper_bits_behavior() {
    let code = [
        // Set RAX/RDX with upper bits set
        0x48, 0xb8, 0x11, 0x11, 0x11, 0x11, 0xff, 0xff, 0xff, 0xff, // MOV RAX, 0xFFFFFFFF11111111
        0x48, 0xba, 0x22, 0x22, 0x22, 0x22, 0xff, 0xff, 0xff, 0xff, // MOV RDX, 0xFFFFFFFF22222222
        // Setup memory
        0x48, 0xb8, 0x11, 0x11, 0x11, 0x11, 0x22, 0x22, 0x22, 0x22, // MOV RAX, 0x2222222211111111
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        // Restore for comparison
        0x48, 0xb8, 0x11, 0x11, 0x11, 0x11, 0xff, 0xff, 0xff, 0xff, // MOV RAX, 0xFFFFFFFF11111111
        0x48, 0xba, 0x22, 0x22, 0x22, 0x22, 0xff, 0xff, 0xff, 0xff, // MOV RDX, 0xFFFFFFFF22222222
        0xbb, 0x33, 0x33, 0x33, 0x33,                               // MOV EBX, 0x33333333
        0xb9, 0x44, 0x44, 0x44, 0x44,                               // MOV ECX, 0x44444444
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0x4444444433333333, "Memory should be updated");
    // Upper bits of RAX/RDX should be zeroed by 32-bit operation
    assert_eq!(regs.rax, 0x11111111, "RAX upper bits should be zeroed");
    assert_eq!(regs.rdx, 0x22222222, "RDX upper bits should be zeroed");
}

// ===== RETRY LOOPS =====

#[test]
fn test_cmpxchg8b_retry_loop_success_on_third() {
    let code = [
        0x48, 0xb8, 0x11, 0x11, 0x11, 0x11, 0x22, 0x22, 0x22, 0x22, // MOV RAX, 0x2222222211111111
        0x48, 0xa3, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, // MOV [0x2000], RAX
        // First attempt (fails)
        0xb8, 0x00, 0x00, 0x00, 0x00,                               // MOV EAX, 0
        0xba, 0x00, 0x00, 0x00, 0x00,                               // MOV EDX, 0
        0xbb, 0x33, 0x33, 0x33, 0x33,                               // MOV EBX, 0x33333333
        0xb9, 0x44, 0x44, 0x44, 0x44,                               // MOV ECX, 0x44444444
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        // Second attempt (fails)
        0xbb, 0x55, 0x55, 0x55, 0x55,                               // MOV EBX, 0x55555555
        0xb9, 0x66, 0x66, 0x66, 0x66,                               // MOV ECX, 0x66666666
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        // Third attempt (succeeds with loaded value)
        0xbb, 0x77, 0x77, 0x77, 0x77,                               // MOV EBX, 0x77777777
        0xb9, 0x88, 0x88, 0x88, 0x88,                               // MOV ECX, 0x88888888
        0x0f, 0xc7, 0x0c, 0x25, 0x00, 0x20, 0x00, 0x00,             // CMPXCHG8B [0x2000]
        0xf4,                                                       // HLT
    ];
    let (mut vcpu, mem) = setup_vm(&code, None);
    let regs = run_until_hlt(&mut vcpu).unwrap();

    let mut buf = [0u8; 8];
    mem.read_slice(&mut buf, GuestAddress(0x2000)).unwrap();
    let mem_val = u64::from_le_bytes(buf);
    assert_eq!(mem_val, 0x8888888877777777, "Should succeed on third attempt");
    assert_ne!(regs.rflags & 0x40, 0, "ZF should be set");
}
