{:input (genetic.crossover/dumb-crossover 1085807615 (genetic.mutation/change-names-remove-clause 953128598 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_11_:missing , \\wire1_11_:missing_13 , wire2_16, wire3_22, wire4_21, wire5_20, \\wire:missing_edge , \\wire28_:missing_34_35 , \\wire29_:missing_34_36 );\n  wire \\:missing_edge ;\n  input \\wire0_11_:missing ;\n  wire \\wire0_11_:missing ;\n  wire \\wire10_17_:missing_24 ;\n  wire wire10_21;\n  wire wire10_41;\n  wire wire10_42;\n  wire \\wire10_42_:missing ;\n  wire \\wire10_:missing ;\n  wire \\wire10_:missing_35_36 ;\n  wire \\wire10_:missing_46 ;\n  wire wire11_12;\n  wire wire12_15;\n  wire \\wire14_:missing ;\n  wire wire17;\n  input \\wire1_11_:missing_13 ;\n  wire \\wire1_11_:missing_13 ;\n  wire wire22_26;\n  wire wire25;\n  input \\wire28_:missing_34_35 ;\n  wire \\wire28_:missing_34_35 ;\n  input \\wire29_:missing_34_36 ;\n  wire \\wire29_:missing_34_36 ;\n  input wire2_16;\n  wire wire2_16;\n  wire wire31_42;\n  wire wire31_43;\n  wire wire32_38;\n  wire wire33_42;\n  wire wire37_38_39;\n  wire wire37_38_39_40;\n  output wire3_22;\n  wire wire3_22;\n  wire wire46;\n  output wire4_21;\n  wire wire4_21;\n  output wire5_20;\n  wire wire5_20;\n  wire \\wire6_18_23_:missing_25 ;\n  wire wire8_42;\n  wire \\wire8_:missing ;\n  wire wire9_42;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_14_15 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_42_26 ;\n  wire \\wire:missing_42_27 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_45 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_42;\n  assign \\wire:missing_edge  = 2'hx >> \\wire6_18_23_:missing_25 ;\n  assign \\wire9_:missing  = 2'h1 >> wire9_42;\n  assign wire31_43 = 2'h1 >> wire31_42;\n  assign \\wire:missing_edge  = 2'h1 >> wire32_38;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_42;\n  assign \\wire:missing_34  = 4'h8 >> { \\wire29_:missing_34_36 , \\wire28_:missing_34_35  };\n  assign \\wire:missing_35  = 4'h8 >> { \\wire10_:missing_35_36 , \\wire28_:missing_34_35  };\n  assign \\wire:missing_36  = 4'h8 >> { \\wire10_:missing_35_36 , \\wire29_:missing_34_36  };\n  assign wire37_38_39 = 4'h6 >> { wire37_38_39_40, \\wire:missing_edge  };\n  assign wire32_38 = 4'h8 >> { wire37_38_39_40, wire37_38_39 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire37_38_39_40, wire37_38_39 };\n  assign \\wire10_:missing  = 2'h1 >> wire10_42;\n  assign wire11_12 = 4'h6 >> { \\wire1_11_:missing_13 , \\wire0_11_:missing  };\n  assign wire12_15 = 4'h6 >> { \\wire:missing_edge , wire11_12 };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire:missing_edge , \\wire1_11_:missing_13  };\n  assign \\wire14_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_14_15  };\n  assign \\wire6_18_23_:missing_25  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire46 = \\wire10_:missing_46 ;\n  assign \\wire:missing_45  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_43  = wire31_43;\n  assign wire8_42 = \\wire10_42_:missing ;\n  assign \\wire:missing_edge  = wire10_41;\n  assign wire37_38_39_40 = \\wire:missing_edge ;\n  assign \\wire:missing_27  = \\wire:missing_42_27 ;\n  assign wire22_26 = \\wire:missing_42_26 ;\n  assign wire25 = \\wire6_18_23_:missing_25 ;\n  assign \\wire:missing_edge  = \\wire10_17_:missing_24 ;\n  assign \\wire:missing_edge  = \\wire6_18_23_:missing_25 ;\n  assign wire3_22 = wire22_26;\n  assign wire4_21 = wire10_21;\n  assign wire5_20 = \\wire:missing_edge ;\n  assign \\wire:missing_19  = \\wire:missing_edge ;\n  assign wire17 = \\wire10_17_:missing_24 ;\n  assign \\wire:missing_edge  = wire2_16;\n  assign \\wire:missing_14_15  = wire12_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:3.1-99.10\" *)\nmodule postsynth(\\wire0_11_:missing , \\wire1_11_:missing_13 , wire2_16, wire3_22, wire4_21, wire5_20, \\wire:missing_edge , \\wire28_:missing_34_35 , \\wire29_:missing_34_36 );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:5.9-5.27\" *)\n  input \\wire0_11_:missing ;\n  wire \\wire0_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:7.8-7.30\" *)\n  wire \\wire10_17_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:8.8-8.17\" *)\n  wire wire10_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:9.8-9.17\" *)\n  wire wire10_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:18.8-18.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:19.9-19.30\" *)\n  input \\wire1_11_:missing_13 ;\n  wire \\wire1_11_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:21.8-21.17\" *)\n  wire wire22_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:22.8-22.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:23.9-23.31\" *)\n  input \\wire28_:missing_34_35 ;\n  wire \\wire28_:missing_34_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:25.9-25.31\" *)\n  input \\wire29_:missing_34_36 ;\n  wire \\wire29_:missing_34_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:27.9-27.17\" *)\n  input wire2_16;\n  wire wire2_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:31.8-31.17\" *)\n  wire wire32_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:33.8-33.20\" *)\n  wire wire37_38_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:34.8-34.23\" *)\n  wire wire37_38_39_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:35.10-35.18\" *)\n  output wire3_22;\n  wire wire3_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:38.10-38.18\" *)\n  output wire4_21;\n  wire wire4_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:40.10-40.18\" *)\n  output wire5_20;\n  wire wire5_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:42.8-42.32\" *)\n  wire \\wire6_18_23_:missing_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:49.8-49.24\" *)\n  wire \\wire:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:54.8-54.27\" *)\n  wire \\wire:missing_42_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:57.8-57.24\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1E621228.v:58.9-58.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire10_17_:missing_24  = 1'h0;\n  assign wire10_21 = 1'hx;\n  assign wire10_41 = 1'h0;\n  assign wire17 = 1'h0;\n  assign wire22_26 = 1'hx;\n  assign wire25 = 1'h1;\n  assign wire2_16 = 1'h0;\n  assign wire32_38 = 1'h0;\n  assign wire37_38_39 = 1'h0;\n  assign wire37_38_39_40 = 1'h0;\n  assign wire3_22 = 1'hx;\n  assign wire4_21 = 1'hx;\n  assign wire5_20 = 1'h0;\n  assign \\wire6_18_23_:missing_25  = 1'h1;\n  assign \\wire:missing_19  = 1'h0;\n  assign \\wire:missing_42_26  = 1'hx;\n  assign \\wire:missing_45  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:18:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa/src/top.v'.\nSBY  2:18:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] Copy '/tmp/fuzzmount2DDF5D8C/1E621228.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa/src/1E621228.v'.\nSBY  2:18:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] Copy '/tmp/fuzzmount2DDF5D8C/1E621228.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa/src/1E621228.post.v'.\nSBY  2:18:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] engine_0: abc pdr\nSBY  2:18:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:18:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1E621228.v:65$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1E621228.v:65$28.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:18:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] base: Warning: Wire presynth.\\wire4_21 is used but has no driver.\nSBY  2:18:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] base: Warning: Wire presynth.\\wire3_22 is used but has no driver.\nSBY  2:18:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] base: finished (returncode=0)\nSBY  2:18:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:18:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] aig: Warning: Wire presynth.\\wire4_21 is used but has no driver.\nSBY  2:18:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] aig: Warning: Wire presynth.\\wire3_22 is used but has no driver.\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] aig: finished (returncode=0)\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] engine_0: Warning: The network has no constraints.\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] engine_0: finished (returncode=0)\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] engine_0: Status returned by engine: FAIL\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa'.\nSBY  2:18:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2f7wx0fa] DONE (FAIL, rc=2)\n", :err ""}}}