Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 28 00:46:16 2025
| Host         : LAPTOP-SNCUKG72 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  6           
TIMING-16  Warning   Large setup violation                       6           
TIMING-18  Warning   Missing input or output delay               21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.052      -11.404                      9                  921        0.058        0.000                      0                  921        4.500        0.000                       0                   553  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         -2.052      -11.404                      9                  749        0.058        0.000                      0                  749        4.500        0.000                       0                   530  
  vga_clk_gen       14.007        0.000                      0                   63        0.264        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         0.015        0.000                      0                  160        0.597        0.000                      0                  160  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -2.052ns,  Total Violation      -11.404ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.052ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.072ns  (logic 7.820ns (64.777%)  route 4.252ns (35.223%))
  Logic Levels:           17  (CARRY4=13 LUT3=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][0]/Q
                         net (fo=23, routed)          0.645     6.247    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.299     6.546 r  price_calc0/total_due[3]_i_35/O
                         net (fo=1, routed)           0.000     6.546    price_calc0/total_due[3]_i_35_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.189 r  price_calc0/total_due_reg[3]_i_23/O[3]
                         net (fo=2, routed)           0.456     7.645    price_calc0/total_due_reg[3]_i_23_n_4
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.307     7.952 r  price_calc0/total_due[3]_i_24/O
                         net (fo=1, routed)           0.000     7.952    price_calc0/total_due[3]_i_24_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.353 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.353    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.575 r  price_calc0/total_due_reg[3]_i_19/O[0]
                         net (fo=2, routed)           0.667     9.242    price_calc0/total_due_reg[3]_i_19_n_7
    SLICE_X1Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.802 r  price_calc0/total_due_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.802    price_calc0/total_due_reg[3]_i_14_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.024 r  price_calc0/total_due_reg[14]_i_7/O[0]
                         net (fo=1, routed)           0.627    10.651    price_calc0/total_due_reg[14]_i_7_n_7
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.299    10.950 r  price_calc0/total_due[11]_i_10/O
                         net (fo=1, routed)           0.000    10.950    price_calc0/total_due[11]_i_10_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.528 r  price_calc0/total_due_reg[11]_i_6/O[2]
                         net (fo=1, routed)           0.501    12.030    price_calc0/total_due_reg[11]_i_6_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.301    12.331 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.331    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.881 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.881    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.103 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.452    13.555    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    14.255 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.255    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.589 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.445    15.034    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    15.738 r  price_calc0/total_due_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.738    price_calc0/total_due_reg[11]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.960 r  price_calc0/total_due_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.459    16.419    price_calc0/C__0[12]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.837    17.256 r  price_calc0/total_due_reg[14]_i_1/CO[2]
                         net (fo=1, routed)           0.000    17.256    price_calc0/total_due0[14]
    SLICE_X6Y36          FDCE                                         r  price_calc0/total_due_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.515    14.887    price_calc0/clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  price_calc0/total_due_reg[14]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y36          FDCE (Setup_fdce_C_D)        0.094    15.204    price_calc0/total_due_reg[14]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -17.256    
  -------------------------------------------------------------------
                         slack                                 -2.052    

Slack (VIOLATED) :        -1.926ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.961ns  (logic 7.709ns (64.450%)  route 4.252ns (35.550%))
  Logic Levels:           17  (CARRY4=13 LUT3=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][0]/Q
                         net (fo=23, routed)          0.645     6.247    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.299     6.546 r  price_calc0/total_due[3]_i_35/O
                         net (fo=1, routed)           0.000     6.546    price_calc0/total_due[3]_i_35_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.189 r  price_calc0/total_due_reg[3]_i_23/O[3]
                         net (fo=2, routed)           0.456     7.645    price_calc0/total_due_reg[3]_i_23_n_4
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.307     7.952 r  price_calc0/total_due[3]_i_24/O
                         net (fo=1, routed)           0.000     7.952    price_calc0/total_due[3]_i_24_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.353 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.353    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.575 r  price_calc0/total_due_reg[3]_i_19/O[0]
                         net (fo=2, routed)           0.667     9.242    price_calc0/total_due_reg[3]_i_19_n_7
    SLICE_X1Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.802 r  price_calc0/total_due_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.802    price_calc0/total_due_reg[3]_i_14_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.024 r  price_calc0/total_due_reg[14]_i_7/O[0]
                         net (fo=1, routed)           0.627    10.651    price_calc0/total_due_reg[14]_i_7_n_7
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.299    10.950 r  price_calc0/total_due[11]_i_10/O
                         net (fo=1, routed)           0.000    10.950    price_calc0/total_due[11]_i_10_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.528 r  price_calc0/total_due_reg[11]_i_6/O[2]
                         net (fo=1, routed)           0.501    12.030    price_calc0/total_due_reg[11]_i_6_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.301    12.331 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.331    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.881 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.881    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.103 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.452    13.555    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    14.255 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.255    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.589 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.445    15.034    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    15.738 r  price_calc0/total_due_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.738    price_calc0/total_due_reg[11]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.960 r  price_calc0/total_due_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.459    16.419    price_calc0/C__0[12]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    17.145 r  price_calc0/total_due_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.145    price_calc0/total_due0[13]
    SLICE_X6Y36          FDCE                                         r  price_calc0/total_due_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.515    14.887    price_calc0/clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  price_calc0/total_due_reg[13]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y36          FDCE (Setup_fdce_C_D)        0.109    15.219    price_calc0/total_due_reg[13]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -17.145    
  -------------------------------------------------------------------
                         slack                                 -1.926    

Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.786ns  (logic 7.534ns (63.922%)  route 4.252ns (36.078%))
  Logic Levels:           17  (CARRY4=13 LUT3=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][0]/Q
                         net (fo=23, routed)          0.645     6.247    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.299     6.546 r  price_calc0/total_due[3]_i_35/O
                         net (fo=1, routed)           0.000     6.546    price_calc0/total_due[3]_i_35_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.189 r  price_calc0/total_due_reg[3]_i_23/O[3]
                         net (fo=2, routed)           0.456     7.645    price_calc0/total_due_reg[3]_i_23_n_4
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.307     7.952 r  price_calc0/total_due[3]_i_24/O
                         net (fo=1, routed)           0.000     7.952    price_calc0/total_due[3]_i_24_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.353 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.353    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.575 r  price_calc0/total_due_reg[3]_i_19/O[0]
                         net (fo=2, routed)           0.667     9.242    price_calc0/total_due_reg[3]_i_19_n_7
    SLICE_X1Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.802 r  price_calc0/total_due_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.802    price_calc0/total_due_reg[3]_i_14_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.024 r  price_calc0/total_due_reg[14]_i_7/O[0]
                         net (fo=1, routed)           0.627    10.651    price_calc0/total_due_reg[14]_i_7_n_7
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.299    10.950 r  price_calc0/total_due[11]_i_10/O
                         net (fo=1, routed)           0.000    10.950    price_calc0/total_due[11]_i_10_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.528 r  price_calc0/total_due_reg[11]_i_6/O[2]
                         net (fo=1, routed)           0.501    12.030    price_calc0/total_due_reg[11]_i_6_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.301    12.331 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.331    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.881 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.881    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.103 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.452    13.555    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    14.255 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.255    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.589 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.445    15.034    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    15.738 r  price_calc0/total_due_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.738    price_calc0/total_due_reg[11]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.960 r  price_calc0/total_due_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.459    16.419    price_calc0/C__0[12]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    16.970 r  price_calc0/total_due_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.970    price_calc0/total_due0[12]
    SLICE_X6Y36          FDCE                                         r  price_calc0/total_due_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.515    14.887    price_calc0/clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  price_calc0/total_due_reg[12]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y36          FDCE (Setup_fdce_C_D)        0.109    15.219    price_calc0/total_due_reg[12]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                 -1.751    

Slack (VIOLATED) :        -1.397ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 7.280ns (63.677%)  route 4.153ns (36.323%))
  Logic Levels:           14  (CARRY4=10 LUT3=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][0]/Q
                         net (fo=23, routed)          0.645     6.247    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.299     6.546 r  price_calc0/total_due[3]_i_35/O
                         net (fo=1, routed)           0.000     6.546    price_calc0/total_due[3]_i_35_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.189 r  price_calc0/total_due_reg[3]_i_23/O[3]
                         net (fo=2, routed)           0.456     7.645    price_calc0/total_due_reg[3]_i_23_n_4
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.307     7.952 r  price_calc0/total_due[3]_i_24/O
                         net (fo=1, routed)           0.000     7.952    price_calc0/total_due[3]_i_24_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.353 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.353    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.575 r  price_calc0/total_due_reg[3]_i_19/O[0]
                         net (fo=2, routed)           0.667     9.242    price_calc0/total_due_reg[3]_i_19_n_7
    SLICE_X1Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.802 r  price_calc0/total_due_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.802    price_calc0/total_due_reg[3]_i_14_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.024 r  price_calc0/total_due_reg[14]_i_7/O[0]
                         net (fo=1, routed)           0.627    10.651    price_calc0/total_due_reg[14]_i_7_n_7
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.299    10.950 r  price_calc0/total_due[11]_i_10/O
                         net (fo=1, routed)           0.000    10.950    price_calc0/total_due[11]_i_10_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.528 r  price_calc0/total_due_reg[11]_i_6/O[2]
                         net (fo=1, routed)           0.501    12.030    price_calc0/total_due_reg[11]_i_6_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.301    12.331 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.331    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.911 r  price_calc0/total_due_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.311    13.221    price_calc0/total_due_reg[11]_i_4_n_5
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    14.163 r  price_calc0/total_due_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.486    14.650    price_calc0/total_due_reg[11]_i_3_n_4
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    15.596 r  price_calc0/total_due_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.460    16.056    price_calc0/C__0[11]
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.561    16.617 r  price_calc0/total_due_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.617    price_calc0/total_due0[11]
    SLICE_X6Y35          FDCE                                         r  price_calc0/total_due_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.515    14.887    price_calc0/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  price_calc0/total_due_reg[11]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.109    15.219    price_calc0/total_due_reg[11]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -16.617    
  -------------------------------------------------------------------
                         slack                                 -1.397    

Slack (VIOLATED) :        -1.203ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.239ns  (logic 7.129ns (63.432%)  route 4.110ns (36.568%))
  Logic Levels:           15  (CARRY4=11 LUT3=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][0]/Q
                         net (fo=23, routed)          0.645     6.247    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.299     6.546 r  price_calc0/total_due[3]_i_35/O
                         net (fo=1, routed)           0.000     6.546    price_calc0/total_due[3]_i_35_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.189 r  price_calc0/total_due_reg[3]_i_23/O[3]
                         net (fo=2, routed)           0.456     7.645    price_calc0/total_due_reg[3]_i_23_n_4
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.307     7.952 r  price_calc0/total_due[3]_i_24/O
                         net (fo=1, routed)           0.000     7.952    price_calc0/total_due[3]_i_24_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.353 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.353    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.575 r  price_calc0/total_due_reg[3]_i_19/O[0]
                         net (fo=2, routed)           0.667     9.242    price_calc0/total_due_reg[3]_i_19_n_7
    SLICE_X1Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.802 r  price_calc0/total_due_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.802    price_calc0/total_due_reg[3]_i_14_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.024 r  price_calc0/total_due_reg[14]_i_7/O[0]
                         net (fo=1, routed)           0.627    10.651    price_calc0/total_due_reg[14]_i_7_n_7
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.299    10.950 r  price_calc0/total_due[11]_i_10/O
                         net (fo=1, routed)           0.000    10.950    price_calc0/total_due[11]_i_10_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.528 r  price_calc0/total_due_reg[11]_i_6/O[2]
                         net (fo=1, routed)           0.501    12.030    price_calc0/total_due_reg[11]_i_6_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.301    12.331 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.331    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.911 r  price_calc0/total_due_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.311    13.221    price_calc0/total_due_reg[11]_i_4_n_5
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    13.750 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.445    14.196    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.900 r  price_calc0/total_due_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.900    price_calc0/total_due_reg[7]_i_2_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.122 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.458    15.580    price_calc0/C__0[8]
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    16.423 r  price_calc0/total_due_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.423    price_calc0/total_due0[10]
    SLICE_X6Y35          FDCE                                         r  price_calc0/total_due_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.515    14.887    price_calc0/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  price_calc0/total_due_reg[10]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.109    15.219    price_calc0/total_due_reg[10]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -16.423    
  -------------------------------------------------------------------
                         slack                                 -1.203    

Slack (VIOLATED) :        -1.086ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.122ns  (logic 7.012ns (63.047%)  route 4.110ns (36.953%))
  Logic Levels:           15  (CARRY4=11 LUT3=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][0]/Q
                         net (fo=23, routed)          0.645     6.247    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.299     6.546 r  price_calc0/total_due[3]_i_35/O
                         net (fo=1, routed)           0.000     6.546    price_calc0/total_due[3]_i_35_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.189 r  price_calc0/total_due_reg[3]_i_23/O[3]
                         net (fo=2, routed)           0.456     7.645    price_calc0/total_due_reg[3]_i_23_n_4
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.307     7.952 r  price_calc0/total_due[3]_i_24/O
                         net (fo=1, routed)           0.000     7.952    price_calc0/total_due[3]_i_24_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.353 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.353    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.575 r  price_calc0/total_due_reg[3]_i_19/O[0]
                         net (fo=2, routed)           0.667     9.242    price_calc0/total_due_reg[3]_i_19_n_7
    SLICE_X1Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.802 r  price_calc0/total_due_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.802    price_calc0/total_due_reg[3]_i_14_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.024 r  price_calc0/total_due_reg[14]_i_7/O[0]
                         net (fo=1, routed)           0.627    10.651    price_calc0/total_due_reg[14]_i_7_n_7
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.299    10.950 r  price_calc0/total_due[11]_i_10/O
                         net (fo=1, routed)           0.000    10.950    price_calc0/total_due[11]_i_10_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.528 r  price_calc0/total_due_reg[11]_i_6/O[2]
                         net (fo=1, routed)           0.501    12.030    price_calc0/total_due_reg[11]_i_6_n_5
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.301    12.331 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.331    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.911 r  price_calc0/total_due_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.311    13.221    price_calc0/total_due_reg[11]_i_4_n_5
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    13.750 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.445    14.196    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.900 r  price_calc0/total_due_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.900    price_calc0/total_due_reg[7]_i_2_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.122 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.458    15.580    price_calc0/C__0[8]
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    16.306 r  price_calc0/total_due_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.306    price_calc0/total_due0[9]
    SLICE_X6Y35          FDCE                                         r  price_calc0/total_due_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.515    14.887    price_calc0/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  price_calc0/total_due_reg[9]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.109    15.219    price_calc0/total_due_reg[9]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -16.306    
  -------------------------------------------------------------------
                         slack                                 -1.086    

Slack (VIOLATED) :        -0.981ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.016ns  (logic 7.202ns (65.376%)  route 3.814ns (34.624%))
  Logic Levels:           18  (CARRY4=12 LUT2=3 LUT4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][0]/Q
                         net (fo=23, routed)          0.563     6.165    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     6.891 r  price_calc0/total_due_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.289     7.181    price_calc0/total_due_reg[3]_i_23_n_6
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.306     7.487 r  price_calc0/total_due[3]_i_26/O
                         net (fo=1, routed)           0.000     7.487    price_calc0/total_due[3]_i_26_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.067 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=1, routed)           0.553     8.619    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.302     8.921 r  price_calc0/total_due[3]_i_22/O
                         net (fo=1, routed)           0.000     8.921    price_calc0/total_due[3]_i_22_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.501 r  price_calc0/total_due_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.465     9.966    price_calc0/total_due_reg[3]_i_14_n_5
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.302    10.268 r  price_calc0/total_due[3]_i_15/O
                         net (fo=1, routed)           0.000    10.268    price_calc0/total_due[3]_i_15_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.644 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.644    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.863 r  price_calc0/total_due_reg[11]_i_6/O[0]
                         net (fo=2, routed)           0.458    11.322    price_calc0/total_due_reg[11]_i_6_n_7
    SLICE_X3Y34          LUT4 (Prop_lut4_I3_O)        0.295    11.617 r  price_calc0/total_due[7]_i_14/O
                         net (fo=1, routed)           0.000    11.617    price_calc0/total_due[7]_i_14_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.018 r  price_calc0/total_due_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.018    price_calc0/total_due_reg[7]_i_13_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.240 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.452    12.692    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.299    12.991 r  price_calc0/total_due[7]_i_10/O
                         net (fo=1, routed)           0.000    12.991    price_calc0/total_due[7]_i_10_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.392 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.392    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.614 r  price_calc0/total_due_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.575    14.188    price_calc0/total_due_reg[11]_i_3_n_7
    SLICE_X5Y34          LUT4 (Prop_lut4_I3_O)        0.299    14.487 r  price_calc0/total_due[7]_i_7/O
                         net (fo=1, routed)           0.000    14.487    price_calc0/total_due[7]_i_7_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.839 r  price_calc0/total_due_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.460    15.299    price_calc0/C__0[7]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    15.981 r  price_calc0/total_due_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.981    price_calc0/total_due_reg[7]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.200 r  price_calc0/total_due_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.200    price_calc0/total_due0[8]
    SLICE_X6Y35          FDCE                                         r  price_calc0/total_due_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.515    14.887    price_calc0/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  price_calc0/total_due_reg[8]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.109    15.219    price_calc0/total_due_reg[8]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -16.200    
  -------------------------------------------------------------------
                         slack                                 -0.981    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.676ns  (logic 6.862ns (64.273%)  route 3.814ns (35.727%))
  Logic Levels:           17  (CARRY4=11 LUT2=3 LUT4=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][0]/Q
                         net (fo=23, routed)          0.563     6.165    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     6.891 r  price_calc0/total_due_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.289     7.181    price_calc0/total_due_reg[3]_i_23_n_6
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.306     7.487 r  price_calc0/total_due[3]_i_26/O
                         net (fo=1, routed)           0.000     7.487    price_calc0/total_due[3]_i_26_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.067 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=1, routed)           0.553     8.619    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.302     8.921 r  price_calc0/total_due[3]_i_22/O
                         net (fo=1, routed)           0.000     8.921    price_calc0/total_due[3]_i_22_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.501 r  price_calc0/total_due_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.465     9.966    price_calc0/total_due_reg[3]_i_14_n_5
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.302    10.268 r  price_calc0/total_due[3]_i_15/O
                         net (fo=1, routed)           0.000    10.268    price_calc0/total_due[3]_i_15_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.644 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.644    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.863 r  price_calc0/total_due_reg[11]_i_6/O[0]
                         net (fo=2, routed)           0.458    11.322    price_calc0/total_due_reg[11]_i_6_n_7
    SLICE_X3Y34          LUT4 (Prop_lut4_I3_O)        0.295    11.617 r  price_calc0/total_due[7]_i_14/O
                         net (fo=1, routed)           0.000    11.617    price_calc0/total_due[7]_i_14_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.018 r  price_calc0/total_due_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.018    price_calc0/total_due_reg[7]_i_13_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.240 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.452    12.692    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.299    12.991 r  price_calc0/total_due[7]_i_10/O
                         net (fo=1, routed)           0.000    12.991    price_calc0/total_due[7]_i_10_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.392 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.392    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.614 r  price_calc0/total_due_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.575    14.188    price_calc0/total_due_reg[11]_i_3_n_7
    SLICE_X5Y34          LUT4 (Prop_lut4_I3_O)        0.299    14.487 r  price_calc0/total_due[7]_i_7/O
                         net (fo=1, routed)           0.000    14.487    price_calc0/total_due[7]_i_7_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.839 r  price_calc0/total_due_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.460    15.299    price_calc0/C__0[7]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.561    15.860 r  price_calc0/total_due_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.860    price_calc0/total_due0[7]
    SLICE_X6Y34          FDCE                                         r  price_calc0/total_due_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.514    14.886    price_calc0/clk_IBUF_BUFG
    SLICE_X6Y34          FDCE                                         r  price_calc0/total_due_reg[7]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)        0.109    15.218    price_calc0/total_due_reg[7]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 6.749ns (64.881%)  route 3.653ns (35.119%))
  Logic Levels:           17  (CARRY4=11 LUT2=3 LUT4=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][0]/Q
                         net (fo=23, routed)          0.563     6.165    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     6.891 r  price_calc0/total_due_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.289     7.181    price_calc0/total_due_reg[3]_i_23_n_6
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.306     7.487 r  price_calc0/total_due[3]_i_26/O
                         net (fo=1, routed)           0.000     7.487    price_calc0/total_due[3]_i_26_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.067 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=1, routed)           0.553     8.619    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.302     8.921 r  price_calc0/total_due[3]_i_22/O
                         net (fo=1, routed)           0.000     8.921    price_calc0/total_due[3]_i_22_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.501 r  price_calc0/total_due_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.465     9.966    price_calc0/total_due_reg[3]_i_14_n_5
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.302    10.268 r  price_calc0/total_due[3]_i_15/O
                         net (fo=1, routed)           0.000    10.268    price_calc0/total_due[3]_i_15_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.644 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.644    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.863 r  price_calc0/total_due_reg[11]_i_6/O[0]
                         net (fo=2, routed)           0.458    11.322    price_calc0/total_due_reg[11]_i_6_n_7
    SLICE_X3Y34          LUT4 (Prop_lut4_I3_O)        0.295    11.617 r  price_calc0/total_due[7]_i_14/O
                         net (fo=1, routed)           0.000    11.617    price_calc0/total_due[7]_i_14_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.018 r  price_calc0/total_due_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.018    price_calc0/total_due_reg[7]_i_13_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.240 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.452    12.692    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.299    12.991 r  price_calc0/total_due[7]_i_10/O
                         net (fo=1, routed)           0.000    12.991    price_calc0/total_due[7]_i_10_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.392 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.392    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.614 r  price_calc0/total_due_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.575    14.188    price_calc0/total_due_reg[11]_i_3_n_7
    SLICE_X5Y34          LUT4 (Prop_lut4_I3_O)        0.299    14.487 r  price_calc0/total_due[7]_i_7/O
                         net (fo=1, routed)           0.000    14.487    price_calc0/total_due[7]_i_7_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.735 r  price_calc0/total_due_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.299    15.034    price_calc0/C__0[6]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.552    15.586 r  price_calc0/total_due_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.586    price_calc0/total_due0[6]
    SLICE_X6Y34          FDCE                                         r  price_calc0/total_due_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.514    14.886    price_calc0/clk_IBUF_BUFG
    SLICE_X6Y34          FDCE                                         r  price_calc0/total_due_reg[6]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)        0.109    15.218    price_calc0/total_due_reg[6]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 5.666ns (59.372%)  route 3.877ns (40.628%))
  Logic Levels:           15  (CARRY4=8 LUT2=3 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][0]/Q
                         net (fo=23, routed)          0.563     6.165    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     6.891 r  price_calc0/total_due_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.289     7.181    price_calc0/total_due_reg[3]_i_23_n_6
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.306     7.487 r  price_calc0/total_due[3]_i_26/O
                         net (fo=1, routed)           0.000     7.487    price_calc0/total_due[3]_i_26_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.067 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=1, routed)           0.553     8.619    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.302     8.921 r  price_calc0/total_due[3]_i_22/O
                         net (fo=1, routed)           0.000     8.921    price_calc0/total_due[3]_i_22_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.501 r  price_calc0/total_due_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.465     9.966    price_calc0/total_due_reg[3]_i_14_n_5
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.302    10.268 r  price_calc0/total_due[3]_i_15/O
                         net (fo=1, routed)           0.000    10.268    price_calc0/total_due[3]_i_15_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.523 r  price_calc0/total_due_reg[3]_i_13/O[3]
                         net (fo=2, routed)           0.612    11.135    price_calc0/total_due_reg[3]_i_13_n_4
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.307    11.442 r  price_calc0/total_due[7]_i_15/O
                         net (fo=1, routed)           0.000    11.442    price_calc0/total_due[7]_i_15_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.690 r  price_calc0/total_due_reg[7]_i_13/O[2]
                         net (fo=1, routed)           0.311    12.001    price_calc0/total_due_reg[7]_i_13_n_5
    SLICE_X4Y34          LUT2 (Prop_lut2_I1_O)        0.302    12.303 r  price_calc0/total_due[7]_i_12/O
                         net (fo=1, routed)           0.000    12.303    price_calc0/total_due[7]_i_12_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.530 r  price_calc0/total_due_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.411    12.941    price_calc0/total_due_reg[7]_i_6_n_6
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.303    13.244 r  price_calc0/total_due[3]_i_9/O
                         net (fo=1, routed)           0.000    13.244    price_calc0/total_due[3]_i_9_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.492 r  price_calc0/total_due_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.480    13.973    price_calc0/C__0[3]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.306    14.279 r  price_calc0/total_due[3]_i_3/O
                         net (fo=1, routed)           0.000    14.279    price_calc0/total_due[3]_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.534 r  price_calc0/total_due_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.193    14.727    price_calc0/total_due0[3]
    SLICE_X7Y33          FDCE                                         r  price_calc0/total_due_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.513    14.885    price_calc0/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  price_calc0/total_due_reg[3]_lopt_replica/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y33          FDCE (Setup_fdce_C_D)       -0.264    14.844    price_calc0/total_due_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 change_amount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_disp0/remaining_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.141%)  route 0.226ns (54.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  change_amount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  change_amount_reg[2]/Q
                         net (fo=7, routed)           0.226     1.878    change_disp0/remaining_reg[15]_0[2]
    SLICE_X7Y51          LUT6 (Prop_lut6_I4_O)        0.045     1.923 r  change_disp0/remaining[2]_i_1/O
                         net (fo=1, routed)           0.000     1.923    change_disp0/remaining[2]_i_1_n_0
    SLICE_X7Y51          FDCE                                         r  change_disp0/remaining_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.861     2.019    change_disp0/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  change_disp0/remaining_reg[2]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y51          FDCE (Hold_fdce_C_D)         0.091     1.865    change_disp0/remaining_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pixel_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  pixel_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_reg[4]/Q
                         net (fo=2, routed)           0.157     1.769    ram0/Q[4]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.868     2.026    ram0/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.711    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pixel_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.559     1.472    clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  pixel_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  pixel_addr_reg[9]/Q
                         net (fo=2, routed)           0.156     1.770    ram0/Q[9]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.868     2.026    ram0/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.711    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dispensed_coins_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_count_disp0/bcd_disp10/bcd_ones_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.240%)  route 0.224ns (57.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X14Y50         FDCE                                         r  dispensed_coins_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  dispensed_coins_reg[2][0]/Q
                         net (fo=1, routed)           0.224     1.865    disp_count_disp0/bcd_disp10/bcd_tens_reg[1]_0[0]
    SLICE_X12Y45         FDCE                                         r  disp_count_disp0/bcd_disp10/bcd_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.838     1.996    disp_count_disp0/bcd_disp10/clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  disp_count_disp0/bcd_disp10/bcd_ones_reg[0]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X12Y45         FDCE (Hold_fdce_C_D)         0.052     1.803    disp_count_disp0/bcd_disp10/bcd_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 coin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.007%)  route 0.179ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  coin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  coin_addr_reg[4]/Q
                         net (fo=3, routed)           0.179     1.790    ram_coin1/Q[4]
    RAMB18_X0Y8          RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.865     2.023    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.545    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.728    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pixel_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.181%)  route 0.171ns (54.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  pixel_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_reg[3]/Q
                         net (fo=2, routed)           0.171     1.783    ram0/Q[3]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.868     2.026    ram0/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.711    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dispensed_coins_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_count_disp0/bcd_disp5/bcd_ones_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.214%)  route 0.271ns (65.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  dispensed_coins_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  dispensed_coins_reg[1][0]/Q
                         net (fo=1, routed)           0.271     1.889    disp_count_disp0/bcd_disp5/bcd_tens_reg[1]_0[0]
    SLICE_X12Y45         FDCE                                         r  disp_count_disp0/bcd_disp5/bcd_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.838     1.996    disp_count_disp0/bcd_disp5/clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  disp_count_disp0/bcd_disp5/bcd_ones_reg[0]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X12Y45         FDCE (Hold_fdce_C_D)         0.063     1.814    disp_count_disp0/bcd_disp5/bcd_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dispensed_coins_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_count_disp0/bcd_disp1/bcd_tens_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.516%)  route 0.271ns (56.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X14Y50         FDCE                                         r  dispensed_coins_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  dispensed_coins_reg[0][4]/Q
                         net (fo=7, routed)           0.271     1.912    disp_count_disp0/bcd_disp1/bcd_tens_reg[1]_1[4]
    SLICE_X12Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.957 r  disp_count_disp0/bcd_disp1/bcd_tens[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.957    disp_count_disp0/bcd_disp1/bcd_tens[1]_i_1__7_n_0
    SLICE_X12Y48         FDCE                                         r  disp_count_disp0/bcd_disp1/bcd_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.839     1.997    disp_count_disp0/bcd_disp1/clk_IBUF_BUFG
    SLICE_X12Y48         FDCE                                         r  disp_count_disp0/bcd_disp1/bcd_tens_reg[1]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X12Y48         FDCE (Hold_fdce_C_D)         0.120     1.872    disp_count_disp0/bcd_disp1/bcd_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dispensed_coins_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_count_disp0/bcd_disp5/bcd_tens_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.229ns (48.042%)  route 0.248ns (51.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  dispensed_coins_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.128     1.604 r  dispensed_coins_reg[1][1]/Q
                         net (fo=4, routed)           0.248     1.852    disp_count_disp0/bcd_disp5/bcd_tens_reg[1]_0[1]
    SLICE_X13Y48         LUT5 (Prop_lut5_I3_O)        0.101     1.953 r  disp_count_disp0/bcd_disp5/bcd_tens[0]_i_1__7/O
                         net (fo=1, routed)           0.000     1.953    disp_count_disp0/bcd_disp5/bcd_tens[0]_i_1__7_n_0
    SLICE_X13Y48         FDCE                                         r  disp_count_disp0/bcd_disp5/bcd_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.839     1.997    disp_count_disp0/bcd_disp5/clk_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  disp_count_disp0/bcd_disp5/bcd_tens_reg[0]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X13Y48         FDCE (Hold_fdce_C_D)         0.107     1.859    disp_count_disp0/bcd_disp5/bcd_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 coin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.888%)  route 0.222ns (61.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  coin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  coin_addr_reg[5]/Q
                         net (fo=3, routed)           0.222     1.832    ram_coin1/Q[5]
    RAMB18_X0Y8          RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.865     2.023    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.545    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.728    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22  change_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  disp_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20  paid_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   ram0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  ram0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   ram_coin1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   ram_coin10/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   ram_coin5/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   ram_selectbox/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y51   avail_coins_reg[0][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y51   avail_coins_reg[0][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y50   avail_coins_reg[0][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y51   avail_coins_reg[0][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y51   avail_coins_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       14.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.007ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.116ns (20.943%)  route 4.213ns (79.057%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.053ns = ( 26.053 - 20.000 ) 
    Source Clock Delay      (SCD):    6.553ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.931     6.553    vs0/CLK
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     7.071 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.479     8.550    vs0/h_count_reg_reg[9]_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.146     8.696 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.879     9.576    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.328     9.904 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.766    10.669    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.793 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.089    11.882    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X14Y30         FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.418    25.228 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.826    26.053    vs0/CLK
    SLICE_X14Y30         FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism              0.395    26.448    
                         clock uncertainty           -0.035    26.413    
    SLICE_X14Y30         FDRE (Setup_fdre_C_R)       -0.524    25.889    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.889    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                 14.007    

Slack (MET) :             14.007ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.116ns (20.943%)  route 4.213ns (79.057%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.053ns = ( 26.053 - 20.000 ) 
    Source Clock Delay      (SCD):    6.553ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.931     6.553    vs0/CLK
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     7.071 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.479     8.550    vs0/h_count_reg_reg[9]_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.146     8.696 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.879     9.576    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.328     9.904 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.766    10.669    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.793 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.089    11.882    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X14Y30         FDRE                                         r  vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.418    25.228 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.826    26.053    vs0/CLK
    SLICE_X14Y30         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism              0.395    26.448    
                         clock uncertainty           -0.035    26.413    
    SLICE_X14Y30         FDRE (Setup_fdre_C_R)       -0.524    25.889    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.889    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                 14.007    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 0.992ns (16.993%)  route 4.846ns (83.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 26.229 - 20.000 ) 
    Source Clock Delay      (SCD):    6.553ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.931     6.553    vs0/CLK
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     7.071 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.479     8.550    vs0/h_count_reg_reg[9]_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.146     8.696 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.879     9.576    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.328     9.904 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          2.487    12.391    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X8Y33          FDRE                                         r  vs0/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.418    25.228 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.001    26.229    vs0/CLK
    SLICE_X8Y33          FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism              0.395    26.624    
                         clock uncertainty           -0.035    26.588    
    SLICE_X8Y33          FDRE (Setup_fdre_C_CE)      -0.169    26.419    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.419    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.029ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.116ns (21.498%)  route 4.075ns (78.502%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    6.553ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.931     6.553    vs0/CLK
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     7.071 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.479     8.550    vs0/h_count_reg_reg[9]_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.146     8.696 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.879     9.576    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.328     9.904 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.766    10.669    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.793 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.951    11.744    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vs0/h_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.418    25.228 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.710    25.937    vs0/CLK
    SLICE_X12Y31         FDRE                                         r  vs0/h_count_reg_reg[3]/C
                         clock pessimism              0.395    26.332    
                         clock uncertainty           -0.035    26.297    
    SLICE_X12Y31         FDRE (Setup_fdre_C_R)       -0.524    25.773    vs0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                 14.029    

Slack (MET) :             14.124ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.116ns (21.498%)  route 4.075ns (78.502%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    6.553ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.931     6.553    vs0/CLK
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     7.071 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.479     8.550    vs0/h_count_reg_reg[9]_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.146     8.696 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.879     9.576    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.328     9.904 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.766    10.669    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.793 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.951    11.744    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.418    25.228 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.710    25.937    vs0/CLK
    SLICE_X13Y31         FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism              0.395    26.332    
                         clock uncertainty           -0.035    26.297    
    SLICE_X13Y31         FDRE (Setup_fdre_C_R)       -0.429    25.868    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.868    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                 14.124    

Slack (MET) :             14.226ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.116ns (23.086%)  route 3.718ns (76.914%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 25.778 - 20.000 ) 
    Source Clock Delay      (SCD):    6.553ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.931     6.553    vs0/CLK
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     7.071 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.479     8.550    vs0/h_count_reg_reg[9]_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.146     8.696 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.879     9.576    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.328     9.904 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.766    10.669    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.793 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.594    11.387    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.418    25.228 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.550    25.778    vs0/CLK
    SLICE_X12Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism              0.395    26.173    
                         clock uncertainty           -0.035    26.137    
    SLICE_X12Y29         FDRE (Setup_fdre_C_R)       -0.524    25.613    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.613    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                 14.226    

Slack (MET) :             14.321ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.116ns (23.086%)  route 3.718ns (76.914%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 25.778 - 20.000 ) 
    Source Clock Delay      (SCD):    6.553ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.931     6.553    vs0/CLK
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     7.071 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.479     8.550    vs0/h_count_reg_reg[9]_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.146     8.696 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.879     9.576    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.328     9.904 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.766    10.669    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.793 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.594    11.387    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  vs0/h_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.418    25.228 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.550    25.778    vs0/CLK
    SLICE_X13Y29         FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism              0.395    26.173    
                         clock uncertainty           -0.035    26.137    
    SLICE_X13Y29         FDRE (Setup_fdre_C_R)       -0.429    25.708    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.708    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                 14.321    

Slack (MET) :             14.321ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.116ns (23.086%)  route 3.718ns (76.914%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 25.778 - 20.000 ) 
    Source Clock Delay      (SCD):    6.553ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.931     6.553    vs0/CLK
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     7.071 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.479     8.550    vs0/h_count_reg_reg[9]_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.146     8.696 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.879     9.576    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.328     9.904 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.766    10.669    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.793 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.594    11.387    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.418    25.228 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.550    25.778    vs0/CLK
    SLICE_X13Y29         FDRE                                         r  vs0/h_count_reg_reg[6]/C
                         clock pessimism              0.395    26.173    
                         clock uncertainty           -0.035    26.137    
    SLICE_X13Y29         FDRE (Setup_fdre_C_R)       -0.429    25.708    vs0/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.708    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                 14.321    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.992ns (17.895%)  route 4.552ns (82.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 26.230 - 20.000 ) 
    Source Clock Delay      (SCD):    6.553ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.931     6.553    vs0/CLK
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     7.071 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.479     8.550    vs0/h_count_reg_reg[9]_0[1]
    SLICE_X14Y31         LUT5 (Prop_lut5_I1_O)        0.146     8.696 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.879     9.576    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.328     9.904 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          2.193    12.097    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X8Y35          FDRE                                         r  vs0/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.418    25.228 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.002    26.230    vs0/CLK
    SLICE_X8Y35          FDRE                                         r  vs0/v_count_reg_reg[6]/C
                         clock pessimism              0.395    26.625    
                         clock uncertainty           -0.035    26.589    
    SLICE_X8Y35          FDRE (Setup_fdre_C_CE)      -0.169    26.420    vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.420    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.330ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.120ns (21.039%)  route 4.204ns (78.961%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.235ns = ( 26.235 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.794     6.417    vs0/CLK
    SLICE_X14Y25         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.518     6.935 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          1.369     8.304    vs0/pixel_tick
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.428 r  vs0/v_count_reg[9]_i_10/O
                         net (fo=1, routed)           0.665     9.093    vs0/v_count_reg[9]_i_10_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I4_O)        0.152     9.245 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.596     9.841    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.326    10.167 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.574    11.740    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  vs0/v_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.418    25.228 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.007    26.235    vs0/CLK
    SLICE_X10Y37         FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism              0.395    26.630    
                         clock uncertainty           -0.035    26.594    
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524    26.070    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.070    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                 14.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.379     2.012    vs0/CLK
    SLICE_X14Y25         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     2.176 f  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.175     2.352    vs0/pixel_tick
    SLICE_X14Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.397 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     2.397    vs0/mod2_reg_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.422     2.607    vs0/CLK
    SLICE_X14Y25         FDRE                                         r  vs0/mod2_reg_reg/C
                         clock pessimism             -0.595     2.012    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.120     2.132    vs0/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.103%)  route 0.185ns (49.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.379     2.013    vs0/CLK
    SLICE_X13Y27         FDRE                                         r  vs0/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     2.154 r  vs0/v_count_reg_reg[9]/Q
                         net (fo=57, routed)          0.185     2.339    vs0/pixel_y[6]
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.384 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     2.384    vs0/p_0_in__0[9]
    SLICE_X13Y27         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.420     2.605    vs0/CLK
    SLICE_X13Y27         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism             -0.593     2.013    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.092     2.105    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.615%)  route 0.442ns (70.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.305     1.938    vs0/CLK
    SLICE_X13Y29         FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=128, routed)         0.442     2.521    vs0/pixel_x[5]
    SLICE_X11Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.566 r  vs0/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.566    vs0/h_sync_next
    SLICE_X11Y35         FDRE                                         r  vs0/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.560     2.745    vs0/CLK
    SLICE_X11Y35         FDRE                                         r  vs0/h_sync_reg_reg/C
                         clock pessimism             -0.552     2.193    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.091     2.284    vs0/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.305     1.938    vs0/CLK
    SLICE_X12Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164     2.102 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=47, routed)          0.212     2.314    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.045     2.359 r  vs0/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.359    vs0/p_0_in[2]
    SLICE_X12Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.340     2.525    vs0/CLK
    SLICE_X12Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism             -0.587     1.938    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.120     2.058    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.410%)  route 0.223ns (51.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.431     2.064    vs0/CLK
    SLICE_X14Y29         FDRE                                         r  vs0/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     2.228 r  vs0/h_count_reg_reg[9]/Q
                         net (fo=31, routed)          0.223     2.451    vs0/h_count_reg_reg[9]_0[8]
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.496 r  vs0/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     2.496    vs0/p_0_in[9]
    SLICE_X14Y29         FDRE                                         r  vs0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.488     2.673    vs0/CLK
    SLICE_X14Y29         FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism             -0.609     2.064    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.120     2.184    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.207ns (45.698%)  route 0.246ns (54.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.424     2.057    vs0/CLK
    SLICE_X14Y30         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164     2.221 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=49, routed)          0.246     2.467    vs0/h_count_reg_reg[9]_0[6]
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.043     2.510 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.510    vs0/p_0_in[8]
    SLICE_X14Y30         FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.481     2.666    vs0/CLK
    SLICE_X14Y30         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism             -0.609     2.057    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.131     2.188    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.555%)  route 0.273ns (62.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.379     2.012    vs0/CLK
    SLICE_X14Y25         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     2.176 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.273     2.449    vs0/pixel_tick
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.499     2.683    vs0/CLK
    SLICE_X14Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism             -0.552     2.132    
    SLICE_X14Y28         FDRE (Hold_fdre_C_CE)       -0.016     2.116    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.937%)  route 0.246ns (54.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.424     2.057    vs0/CLK
    SLICE_X14Y30         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164     2.221 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=49, routed)          0.246     2.467    vs0/h_count_reg_reg[9]_0[6]
    SLICE_X14Y30         LUT4 (Prop_lut4_I3_O)        0.045     2.512 r  vs0/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.512    vs0/p_0_in[7]
    SLICE_X14Y30         FDRE                                         r  vs0/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.481     2.666    vs0/CLK
    SLICE_X14Y30         FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism             -0.609     2.057    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.120     2.177    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.208ns (39.758%)  route 0.315ns (60.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.450     2.084    vs0/CLK
    SLICE_X10Y30         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     2.248 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=98, routed)          0.315     2.563    vs0/ADDR[4]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.044     2.607 r  vs0/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.607    vs0/p_0_in__0[2]
    SLICE_X10Y30         FDRE                                         r  vs0/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.504     2.689    vs0/CLK
    SLICE_X10Y30         FDRE                                         r  vs0/v_count_reg_reg[2]/C
                         clock pessimism             -0.606     2.084    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.131     2.215    vs0/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.873%)  route 0.315ns (60.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.450     2.084    vs0/CLK
    SLICE_X10Y30         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     2.248 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=98, routed)          0.315     2.563    vs0/ADDR[4]
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.608 r  vs0/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.608    vs0/p_0_in__0[1]
    SLICE_X10Y30         FDRE                                         r  vs0/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.504     2.689    vs0/CLK
    SLICE_X10Y30         FDRE                                         r  vs0/v_count_reg_reg[1]/C
                         clock pessimism             -0.606     2.084    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.121     2.205    vs0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y31  vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y28  vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y29  vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y31  vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y33  vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y29  vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y29  vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y30  vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y30  vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y29  vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y31  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y31  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y28  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y28  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y29  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y29  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y31  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y31  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y33  vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y33  vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y31  vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y31  vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y28  vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y28  vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y29  vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y29  vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y31  vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y31  vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y33  vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y33  vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 2.522ns (32.773%)  route 5.173ns (67.227%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    6.560ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.937     6.560    vs0/CLK
    SLICE_X10Y30         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.478     7.038 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=92, routed)          1.273     8.311    vs0/ADDR[5]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.301     8.612 r  vs0/BRAM_PC_VGA_0_i_112/O
                         net (fo=1, routed)           0.000     8.612    vs0/BRAM_PC_VGA_0_i_112_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.145 r  vs0/BRAM_PC_VGA_0_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.145    vs0/BRAM_PC_VGA_0_i_66_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.399 f  vs0/BRAM_PC_VGA_0_i_31/CO[0]
                         net (fo=2, routed)           0.515     9.914    vs0/coin_count_disp0/in_text1_line221_in
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.367    10.281 r  vs0/BRAM_PC_VGA_0_i_61/O
                         net (fo=10, routed)          1.100    11.380    coin_count_disp0/bcd_avail10/BRAM_PC_VGA_0_i_44
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.124    11.504 r  coin_count_disp0/bcd_avail10/BRAM_PC_VGA_0_i_89/O
                         net (fo=1, routed)           1.012    12.516    vs0/BRAM_PC_VGA_0_i_16_3
    SLICE_X12Y46         LUT5 (Prop_lut5_I1_O)        0.124    12.640 r  vs0/BRAM_PC_VGA_0_i_44/O
                         net (fo=1, routed)           0.445    13.085    vs0/BRAM_PC_VGA_0_i_44_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.209 r  vs0/BRAM_PC_VGA_0_i_16/O
                         net (fo=1, routed)           0.000    13.209    vs0/BRAM_PC_VGA_0_i_16_n_0
    SLICE_X11Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.426 r  vs0/BRAM_PC_VGA_0_i_4__2/O
                         net (fo=1, routed)           0.830    14.256    coin_count_disp0/char_rom/ADDR[10]
    RAMB18_X0Y16         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.496    14.867    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.047    
                         clock uncertainty           -0.035    15.012    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741    14.271    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 1.616ns (19.892%)  route 6.508ns (80.108%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.158     6.781    vs0/CLK
    SLICE_X10Y37         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     7.299 f  vs0/v_count_reg_reg[5]/Q
                         net (fo=109, routed)         1.517     8.816    vs0/pixel_y[2]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.152     8.968 f  vs0/pixel_addr[11]_i_7/O
                         net (fo=2, routed)           0.636     9.604    vs0/pixel_addr[11]_i_7_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.326     9.930 f  vs0/rgb_reg[10]_i_9/O
                         net (fo=1, routed)           0.947    10.877    vs0/rgb_reg[10]_i_9_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.001 f  vs0/rgb_reg[10]_i_7/O
                         net (fo=8, routed)           0.842    11.843    vs0/rgb_reg[10]_i_7_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.124    11.967 f  vs0/rgb_reg[7]_i_30/O
                         net (fo=1, routed)           0.715    12.683    vs0/rgb_reg[7]_i_30_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  vs0/rgb_reg[7]_i_10/O
                         net (fo=1, routed)           0.672    13.479    vs0/rgb_reg[7]_i_10_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.603 f  vs0/rgb_reg[7]_i_5/O
                         net (fo=1, routed)           1.178    14.781    vs0/rgb_reg[7]_i_5_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.124    14.905 r  vs0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.905    rgb_next[7]
    SLICE_X4Y23          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.505    14.877    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)        0.032    15.053    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 1.582ns (19.950%)  route 6.348ns (80.050%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    6.777ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.154     6.777    vs0/CLK
    SLICE_X8Y35          FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     7.295 f  vs0/v_count_reg_reg[6]/Q
                         net (fo=85, routed)          1.410     8.705    vs0/pixel_y[3]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  vs0/coin_addr[8]_i_34/O
                         net (fo=12, routed)          0.726     9.555    vs0/coin_addr[8]_i_34_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.679 f  vs0/coin_addr[8]_i_14/O
                         net (fo=1, routed)           0.451    10.130    vs0/coin_addr[8]_i_14_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.118    10.248 f  vs0/coin_addr[8]_i_4/O
                         net (fo=21, routed)          0.945    11.193    vs0/coin_addr[8]_i_4_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.326    11.519 r  vs0/rgb_reg[1]_i_5/O
                         net (fo=3, routed)           0.993    12.512    vs0/rgb_reg[1]_i_5_n_0
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.124    12.636 r  vs0/rgb_reg[11]_i_8/O
                         net (fo=7, routed)           0.993    13.628    vs0/rgb_reg[11]_i_8_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I1_O)        0.124    13.752 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.831    14.583    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I1_O)        0.124    14.707 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    14.707    rgb_next[11]
    SLICE_X9Y26          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.438    14.810    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    14.990    
                         clock uncertainty           -0.035    14.954    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)        0.031    14.985    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -14.707    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 1.612ns (19.021%)  route 6.863ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.624     6.247    vs0/CLK
    SLICE_X12Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     6.765 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=47, routed)          1.324     8.089    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.235 r  vs0/rgb_reg[5]_i_41/O
                         net (fo=3, routed)           0.845     9.080    vs0/rgb_reg[5]_i_41_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.328     9.408 r  vs0/rgb_reg[5]_i_23/O
                         net (fo=12, routed)          1.311    10.719    vs0/rgb_reg[5]_i_23_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.843 r  vs0/rgb_reg[7]_i_18/O
                         net (fo=3, routed)           0.928    11.771    vs0/rgb_reg[7]_i_18_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  vs0/rgb_reg[7]_i_8/O
                         net (fo=2, routed)           0.415    12.310    vs0/rgb_reg[7]_i_8_n_0
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.434 f  vs0/rgb_reg[11]_i_19/O
                         net (fo=7, routed)           1.247    13.681    vs0/rgb_reg[11]_i_19_n_0
    SLICE_X7Y28          LUT3 (Prop_lut3_I1_O)        0.124    13.805 r  vs0/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.793    14.598    vs0/rgb_reg[1]_i_3_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124    14.722 r  vs0/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.722    rgb_next[1]
    SLICE_X7Y26          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.505    14.877    clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)        0.031    15.052    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 1.612ns (19.072%)  route 6.840ns (80.928%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.624     6.247    vs0/CLK
    SLICE_X12Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     6.765 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=47, routed)          1.324     8.089    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.235 r  vs0/rgb_reg[5]_i_41/O
                         net (fo=3, routed)           0.845     9.080    vs0/rgb_reg[5]_i_41_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.328     9.408 r  vs0/rgb_reg[5]_i_23/O
                         net (fo=12, routed)          1.311    10.719    vs0/rgb_reg[5]_i_23_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.843 r  vs0/rgb_reg[7]_i_18/O
                         net (fo=3, routed)           0.975    11.818    vs0/rgb_reg[7]_i_18_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  vs0/rgb_reg[5]_i_32/O
                         net (fo=1, routed)           1.074    13.017    vs0/rgb_reg[5]_i_32_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I3_O)        0.124    13.141 r  vs0/rgb_reg[5]_i_12/O
                         net (fo=2, routed)           0.355    13.496    vs0/rgb_reg[5]_i_12_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.124    13.620 f  vs0/rgb_reg[5]_i_4/O
                         net (fo=1, routed)           0.955    14.575    vs0/rgb_reg[5]_i_4_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.124    14.699 r  vs0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.699    rgb_next[5]
    SLICE_X8Y27          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.439    14.811    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.180    14.991    
                         clock uncertainty           -0.035    14.955    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.081    15.036    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 1.842ns (21.711%)  route 6.642ns (78.289%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.624     6.247    vs0/CLK
    SLICE_X12Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     6.765 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=47, routed)          1.324     8.089    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.235 r  vs0/rgb_reg[5]_i_41/O
                         net (fo=3, routed)           0.845     9.080    vs0/rgb_reg[5]_i_41_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.328     9.408 r  vs0/rgb_reg[5]_i_23/O
                         net (fo=12, routed)          1.311    10.719    vs0/rgb_reg[5]_i_23_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.843 r  vs0/rgb_reg[7]_i_18/O
                         net (fo=3, routed)           0.928    11.771    vs0/rgb_reg[7]_i_18_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  vs0/rgb_reg[7]_i_8/O
                         net (fo=2, routed)           0.415    12.310    vs0/rgb_reg[7]_i_8_n_0
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.434 f  vs0/rgb_reg[11]_i_19/O
                         net (fo=7, routed)           1.247    13.681    vs0/rgb_reg[11]_i_19_n_0
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.152    13.833 r  vs0/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.572    14.405    vs0/rgb_reg[2]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.326    14.731 r  vs0/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.731    rgb_next[2]
    SLICE_X2Y28          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.510    14.882    clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    15.062    
                         clock uncertainty           -0.035    15.026    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.079    15.105    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 1.612ns (19.224%)  route 6.773ns (80.776%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.624     6.247    vs0/CLK
    SLICE_X12Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     6.765 f  vs0/h_count_reg_reg[2]/Q
                         net (fo=47, routed)          1.324     8.089    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X14Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.235 f  vs0/rgb_reg[5]_i_41/O
                         net (fo=3, routed)           0.845     9.080    vs0/rgb_reg[5]_i_41_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.328     9.408 f  vs0/rgb_reg[5]_i_23/O
                         net (fo=12, routed)          1.311    10.719    vs0/rgb_reg[5]_i_23_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.843 f  vs0/rgb_reg[7]_i_18/O
                         net (fo=3, routed)           0.975    11.818    vs0/rgb_reg[7]_i_18_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.942 f  vs0/rgb_reg[5]_i_32/O
                         net (fo=1, routed)           1.074    13.017    vs0/rgb_reg[5]_i_32_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I3_O)        0.124    13.141 f  vs0/rgb_reg[5]_i_12/O
                         net (fo=2, routed)           0.793    13.933    vs0/rgb_reg[5]_i_12_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I0_O)        0.124    14.057 f  vs0/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.451    14.508    vs0/rgb_reg[3]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I4_O)        0.124    14.632 r  vs0/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.632    rgb_next[3]
    SLICE_X7Y25          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.503    14.875    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    15.055    
                         clock uncertainty           -0.035    15.019    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)        0.029    15.048    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.345ns (31.623%)  route 5.071ns (68.377%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    6.560ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.937     6.560    vs0/CLK
    SLICE_X10Y30         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.478     7.038 f  vs0/v_count_reg_reg[2]/Q
                         net (fo=92, routed)          1.330     8.369    vs0/ADDR[5]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.301     8.670 r  vs0/BRAM_PC_VGA_0_i_136/O
                         net (fo=1, routed)           0.000     8.670    vs0/BRAM_PC_VGA_0_i_136_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.220 r  vs0/BRAM_PC_VGA_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.220    vs0/BRAM_PC_VGA_0_i_79_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  vs0/BRAM_PC_VGA_0_i_39__0/CO[0]
                         net (fo=2, routed)           0.806    10.297    vs0/coin_count_disp0/in_text0_line125_in
    SLICE_X4Y41          LUT3 (Prop_lut3_I1_O)        0.373    10.670 r  vs0/BRAM_PC_VGA_0_i_26/O
                         net (fo=11, routed)          1.203    11.873    vs0/h_count_reg_reg[8]_0
    SLICE_X10Y45         LUT4 (Prop_lut4_I2_O)        0.124    11.997 r  vs0/BRAM_PC_VGA_0_i_57/O
                         net (fo=1, routed)           0.496    12.494    vs0/BRAM_PC_VGA_0_i_57_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I5_O)        0.124    12.618 r  vs0/BRAM_PC_VGA_0_i_24/O
                         net (fo=1, routed)           0.453    13.071    vs0/BRAM_PC_VGA_0_i_24_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.195 r  vs0/BRAM_PC_VGA_0_i_7__2/O
                         net (fo=1, routed)           0.781    13.976    coin_count_disp0/char_rom/ADDR[7]
    RAMB18_X0Y16         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.496    14.867    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.047    
                         clock uncertainty           -0.035    15.012    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.446    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 2.345ns (31.871%)  route 5.013ns (68.129%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    6.560ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.937     6.560    vs0/CLK
    SLICE_X10Y30         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.478     7.038 f  vs0/v_count_reg_reg[2]/Q
                         net (fo=92, routed)          1.330     8.369    vs0/ADDR[5]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.301     8.670 r  vs0/BRAM_PC_VGA_0_i_136/O
                         net (fo=1, routed)           0.000     8.670    vs0/BRAM_PC_VGA_0_i_136_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.220 r  vs0/BRAM_PC_VGA_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.220    vs0/BRAM_PC_VGA_0_i_79_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  vs0/BRAM_PC_VGA_0_i_39__0/CO[0]
                         net (fo=2, routed)           0.806    10.297    vs0/coin_count_disp0/in_text0_line125_in
    SLICE_X4Y41          LUT3 (Prop_lut3_I1_O)        0.373    10.670 r  vs0/BRAM_PC_VGA_0_i_26/O
                         net (fo=11, routed)          0.649    11.319    vs0/h_count_reg_reg[8]_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124    11.443 r  vs0/BRAM_PC_VGA_0_i_28/O
                         net (fo=2, routed)           0.864    12.307    vs0/BRAM_PC_VGA_0_i_28_n_0
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.124    12.431 r  vs0/BRAM_PC_VGA_0_i_27/O
                         net (fo=2, routed)           0.631    13.062    vs0/BRAM_PC_VGA_0_i_27_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.186 r  vs0/BRAM_PC_VGA_0_i_8__3/O
                         net (fo=1, routed)           0.732    13.918    coin_count_disp0/char_rom/ADDR[6]
    RAMB18_X0Y16         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.496    14.867    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.047    
                         clock uncertainty           -0.035    15.012    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.446    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -13.918    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.830ns (39.517%)  route 4.331ns (60.483%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    6.560ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.553     5.105    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.937     6.560    vs0/CLK
    SLICE_X10Y30         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.478     7.038 f  vs0/v_count_reg_reg[2]/Q
                         net (fo=92, routed)          1.369     8.407    vs0/ADDR[5]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.301     8.708 r  vs0/BRAM_PC_VGA_0_i_150/O
                         net (fo=1, routed)           0.000     8.708    vs0/BRAM_PC_VGA_0_i_150_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.258 r  vs0/BRAM_PC_VGA_0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.258    vs0/BRAM_PC_VGA_0_i_94_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.529 f  vs0/BRAM_PC_VGA_0_i_58/CO[0]
                         net (fo=3, routed)           0.443     9.972    vs0/coin_count_disp0/in_text0_line222_in
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.373    10.345 r  vs0/BRAM_PC_VGA_0_i_25/O
                         net (fo=11, routed)          1.161    11.506    vs0/h_count_reg_reg[9]_1
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124    11.630 f  vs0/BRAM_PC_VGA_0_i_93/O
                         net (fo=1, routed)           0.000    11.630    vs0/BRAM_PC_VGA_0_i_93_n_0
    SLICE_X13Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    11.847 f  vs0/BRAM_PC_VGA_0_i_53/O
                         net (fo=1, routed)           0.518    12.365    vs0/BRAM_PC_VGA_0_i_53_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.299    12.664 r  vs0/BRAM_PC_VGA_0_i_20/O
                         net (fo=1, routed)           0.000    12.664    vs0/BRAM_PC_VGA_0_i_20_n_0
    SLICE_X11Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    12.881 r  vs0/BRAM_PC_VGA_0_i_6__2/O
                         net (fo=1, routed)           0.841    13.722    coin_count_disp0/char_rom/ADDR[8]
    RAMB18_X0Y16         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.496    14.867    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.047    
                         clock uncertainty           -0.035    15.012    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    14.271    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  0.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.235%)  route 0.310ns (59.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.305     1.938    vs0/CLK
    SLICE_X12Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164     2.102 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=47, routed)          0.310     2.413    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X10Y29         LUT6 (Prop_lut6_I3_O)        0.045     2.458 r  vs0/pixel_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.458    vs0_n_80
    SLICE_X10Y29         FDRE                                         r  pixel_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.827     1.985    clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  pixel_addr_reg[0]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.120     1.860    pixel_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.472%)  route 0.341ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.379     2.012    vs0/CLK
    SLICE_X14Y25         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     2.176 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.341     2.517    pixel_tick
    SLICE_X8Y26          FDRE                                         r  rgb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X8Y26          FDRE (Hold_fdre_C_CE)       -0.016     1.720    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.472%)  route 0.341ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.379     2.012    vs0/CLK
    SLICE_X14Y25         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     2.176 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.341     2.517    pixel_tick
    SLICE_X8Y26          FDRE                                         r  rgb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X8Y26          FDRE (Hold_fdre_C_CE)       -0.016     1.720    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.278%)  route 0.417ns (74.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.406     2.039    vs0/CLK
    SLICE_X13Y31         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     2.180 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=24, routed)          0.417     2.597    pixel_x[0]
    SLICE_X10Y23         FDRE                                         r  coin_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  coin_addr_reg[0]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.059     1.795    coin_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/is_text_area_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.427%)  route 0.492ns (72.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.305     1.938    vs0/CLK
    SLICE_X13Y29         FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=100, routed)         0.256     2.336    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.045     2.381 r  vs0/is_text_area_i_1/O
                         net (fo=2, routed)           0.236     2.616    text_render0/is_text_area0
    SLICE_X12Y37         FDRE                                         r  text_render0/is_text_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.834     1.992    text_render0/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  text_render0/is_text_area_reg/C
                         clock pessimism             -0.245     1.747    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.060     1.807    text_render0/is_text_area_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.472%)  route 0.341ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.379     2.012    vs0/CLK
    SLICE_X14Y25         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     2.176 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.341     2.517    pixel_tick
    SLICE_X9Y26          FDRE                                         r  rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X9Y26          FDRE (Hold_fdre_C_CE)       -0.039     1.697    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.472%)  route 0.341ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.379     2.012    vs0/CLK
    SLICE_X14Y25         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     2.176 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.341     2.517    pixel_tick
    SLICE_X9Y26          FDRE                                         r  rgb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X9Y26          FDRE (Hold_fdre_C_CE)       -0.039     1.697    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.472%)  route 0.341ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.379     2.012    vs0/CLK
    SLICE_X14Y25         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     2.176 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.341     2.517    pixel_tick
    SLICE_X9Y26          FDRE                                         r  rgb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X9Y26          FDRE (Hold_fdre_C_CE)       -0.039     1.697    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.252ns (42.610%)  route 0.339ns (57.390%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.460     2.093    vs0/CLK
    SLICE_X13Y33         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     2.234 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=134, routed)         0.339     2.574    vs0/h_count_reg_reg[9]_0[4]
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.045     2.619 r  vs0/pixel_addr[6]_i_3/O
                         net (fo=1, routed)           0.000     2.619    vs0/pixel_addr[6]_i_3_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.685 r  vs0/pixel_addr_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.685    pixel_addr0[5]
    SLICE_X9Y28          FDRE                                         r  pixel_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.826     1.984    clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  pixel_addr_reg[5]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.105     1.844    pixel_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.231ns (33.697%)  route 0.455ns (66.303%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.379     2.013    vs0/CLK
    SLICE_X13Y27         FDRE                                         r  vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     2.154 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=77, routed)          0.161     2.315    vs0/pixel_y[4]
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.360 r  vs0/coin_addr[8]_i_7/O
                         net (fo=6, routed)           0.293     2.653    vs0/coin_addr[8]_i_7_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I1_O)        0.045     2.698 r  vs0/coin_addr[8]_i_2/O
                         net (fo=1, routed)           0.000     2.698    p_1_in[8]
    SLICE_X10Y26         FDRE                                         r  coin_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.823     1.981    clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  coin_addr_reg[8]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.121     1.857    coin_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.841    





