-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fir_to_fft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_0_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_0_TVALID : IN STD_LOGIC;
    input_0_TREADY : OUT STD_LOGIC;
    input_1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_TVALID : IN STD_LOGIC;
    input_1_TREADY : OUT STD_LOGIC;
    input_2_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_TVALID : IN STD_LOGIC;
    input_2_TREADY : OUT STD_LOGIC;
    input_3_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3_TVALID : IN STD_LOGIC;
    input_3_TREADY : OUT STD_LOGIC;
    input_4_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_4_TVALID : IN STD_LOGIC;
    input_4_TREADY : OUT STD_LOGIC;
    input_5_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_5_TVALID : IN STD_LOGIC;
    input_5_TREADY : OUT STD_LOGIC;
    input_6_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_6_TVALID : IN STD_LOGIC;
    input_6_TREADY : OUT STD_LOGIC;
    input_7_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_7_TVALID : IN STD_LOGIC;
    input_7_TREADY : OUT STD_LOGIC;
    input_8_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_8_TVALID : IN STD_LOGIC;
    input_8_TREADY : OUT STD_LOGIC;
    input_9_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_9_TVALID : IN STD_LOGIC;
    input_9_TREADY : OUT STD_LOGIC;
    input_10_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_10_TVALID : IN STD_LOGIC;
    input_10_TREADY : OUT STD_LOGIC;
    input_11_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_11_TVALID : IN STD_LOGIC;
    input_11_TREADY : OUT STD_LOGIC;
    input_12_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_12_TVALID : IN STD_LOGIC;
    input_12_TREADY : OUT STD_LOGIC;
    input_13_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_13_TVALID : IN STD_LOGIC;
    input_13_TREADY : OUT STD_LOGIC;
    input_14_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_14_TVALID : IN STD_LOGIC;
    input_14_TREADY : OUT STD_LOGIC;
    input_15_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_15_TVALID : IN STD_LOGIC;
    input_15_TREADY : OUT STD_LOGIC;
    input_0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_2_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_3_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_4_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_5_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_6_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_7_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_8_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_9_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_10_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_11_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_12_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_13_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_14_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_15_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    output_0_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_0_TVALID : OUT STD_LOGIC;
    output_0_TREADY : IN STD_LOGIC;
    output_1_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_1_TVALID : OUT STD_LOGIC;
    output_1_TREADY : IN STD_LOGIC;
    output_2_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_2_TVALID : OUT STD_LOGIC;
    output_2_TREADY : IN STD_LOGIC;
    output_3_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_3_TVALID : OUT STD_LOGIC;
    output_3_TREADY : IN STD_LOGIC;
    output_4_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_4_TVALID : OUT STD_LOGIC;
    output_4_TREADY : IN STD_LOGIC;
    output_5_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_5_TVALID : OUT STD_LOGIC;
    output_5_TREADY : IN STD_LOGIC;
    output_6_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_6_TVALID : OUT STD_LOGIC;
    output_6_TREADY : IN STD_LOGIC;
    output_7_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_7_TVALID : OUT STD_LOGIC;
    output_7_TREADY : IN STD_LOGIC;
    output_8_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_8_TVALID : OUT STD_LOGIC;
    output_8_TREADY : IN STD_LOGIC;
    output_9_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_9_TVALID : OUT STD_LOGIC;
    output_9_TREADY : IN STD_LOGIC;
    output_10_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_10_TVALID : OUT STD_LOGIC;
    output_10_TREADY : IN STD_LOGIC;
    output_11_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_11_TVALID : OUT STD_LOGIC;
    output_11_TREADY : IN STD_LOGIC;
    output_12_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_12_TVALID : OUT STD_LOGIC;
    output_12_TREADY : IN STD_LOGIC;
    output_13_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_13_TVALID : OUT STD_LOGIC;
    output_13_TREADY : IN STD_LOGIC;
    output_14_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_14_TVALID : OUT STD_LOGIC;
    output_14_TREADY : IN STD_LOGIC;
    output_15_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_15_TVALID : OUT STD_LOGIC;
    output_15_TREADY : IN STD_LOGIC;
    output_0_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_1_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_2_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_3_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_4_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_5_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_6_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_7_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_8_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_9_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_10_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_11_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_12_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_13_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_14_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_15_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of fir_to_fft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fir_to_fft,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.563000,HLS_SYN_LAT=6,HLS_SYN_TPT=1,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=2858,HLS_SYN_LUT=1062,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_180 : STD_LOGIC_VECTOR (8 downto 0) := "110000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_FF : STD_LOGIC_VECTOR (8 downto 0) := "011111111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv11_20 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_const_lv11_3F : STD_LOGIC_VECTOR (10 downto 0) := "00000111111";
    constant ap_const_lv11_40 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_const_lv11_5F : STD_LOGIC_VECTOR (10 downto 0) := "00001011111";
    constant ap_const_lv11_60 : STD_LOGIC_VECTOR (10 downto 0) := "00001100000";
    constant ap_const_lv11_7F : STD_LOGIC_VECTOR (10 downto 0) := "00001111111";
    constant ap_const_lv11_80 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_const_lv11_9F : STD_LOGIC_VECTOR (10 downto 0) := "00010011111";
    constant ap_const_lv11_A0 : STD_LOGIC_VECTOR (10 downto 0) := "00010100000";
    constant ap_const_lv11_BF : STD_LOGIC_VECTOR (10 downto 0) := "00010111111";
    constant ap_const_lv11_C0 : STD_LOGIC_VECTOR (10 downto 0) := "00011000000";
    constant ap_const_lv11_DF : STD_LOGIC_VECTOR (10 downto 0) := "00011011111";
    constant ap_const_lv11_E0 : STD_LOGIC_VECTOR (10 downto 0) := "00011100000";
    constant ap_const_lv11_FF : STD_LOGIC_VECTOR (10 downto 0) := "00011111111";
    constant ap_const_lv11_100 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_const_lv11_11F : STD_LOGIC_VECTOR (10 downto 0) := "00100011111";
    constant ap_const_lv11_120 : STD_LOGIC_VECTOR (10 downto 0) := "00100100000";
    constant ap_const_lv11_13F : STD_LOGIC_VECTOR (10 downto 0) := "00100111111";
    constant ap_const_lv11_140 : STD_LOGIC_VECTOR (10 downto 0) := "00101000000";
    constant ap_const_lv11_15F : STD_LOGIC_VECTOR (10 downto 0) := "00101011111";
    constant ap_const_lv11_160 : STD_LOGIC_VECTOR (10 downto 0) := "00101100000";
    constant ap_const_lv11_17F : STD_LOGIC_VECTOR (10 downto 0) := "00101111111";
    constant ap_const_lv11_180 : STD_LOGIC_VECTOR (10 downto 0) := "00110000000";
    constant ap_const_lv11_19F : STD_LOGIC_VECTOR (10 downto 0) := "00110011111";
    constant ap_const_lv11_1A0 : STD_LOGIC_VECTOR (10 downto 0) := "00110100000";
    constant ap_const_lv11_1BF : STD_LOGIC_VECTOR (10 downto 0) := "00110111111";
    constant ap_const_lv11_1C0 : STD_LOGIC_VECTOR (10 downto 0) := "00111000000";
    constant ap_const_lv11_1DF : STD_LOGIC_VECTOR (10 downto 0) := "00111011111";
    constant ap_const_lv11_1E0 : STD_LOGIC_VECTOR (10 downto 0) := "00111100000";
    constant ap_const_lv11_1FF : STD_LOGIC_VECTOR (10 downto 0) := "00111111111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal cycle_V : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal bwrite : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cycleout_V : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal buffer_data_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer_data_V_0_ce0 : STD_LOGIC;
    signal buffer_data_V_0_we0 : STD_LOGIC;
    signal buffer_data_V_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer_data_V_0_ce1 : STD_LOGIC;
    signal buffer_data_V_0_q1 : STD_LOGIC_VECTOR (511 downto 0);
    signal buffer_data_V_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer_data_V_1_ce0 : STD_LOGIC;
    signal buffer_data_V_1_we0 : STD_LOGIC;
    signal buffer_data_V_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer_data_V_1_ce1 : STD_LOGIC;
    signal buffer_data_V_1_q1 : STD_LOGIC_VECTOR (511 downto 0);
    signal primed : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal input_0_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal input_1_TDATA_blk_n : STD_LOGIC;
    signal input_2_TDATA_blk_n : STD_LOGIC;
    signal input_3_TDATA_blk_n : STD_LOGIC;
    signal input_4_TDATA_blk_n : STD_LOGIC;
    signal input_5_TDATA_blk_n : STD_LOGIC;
    signal input_6_TDATA_blk_n : STD_LOGIC;
    signal input_7_TDATA_blk_n : STD_LOGIC;
    signal input_8_TDATA_blk_n : STD_LOGIC;
    signal input_9_TDATA_blk_n : STD_LOGIC;
    signal input_10_TDATA_blk_n : STD_LOGIC;
    signal input_11_TDATA_blk_n : STD_LOGIC;
    signal input_12_TDATA_blk_n : STD_LOGIC;
    signal input_13_TDATA_blk_n : STD_LOGIC;
    signal input_14_TDATA_blk_n : STD_LOGIC;
    signal input_15_TDATA_blk_n : STD_LOGIC;
    signal output_0_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal output_1_TDATA_blk_n : STD_LOGIC;
    signal output_2_TDATA_blk_n : STD_LOGIC;
    signal output_3_TDATA_blk_n : STD_LOGIC;
    signal output_4_TDATA_blk_n : STD_LOGIC;
    signal output_5_TDATA_blk_n : STD_LOGIC;
    signal output_6_TDATA_blk_n : STD_LOGIC;
    signal output_7_TDATA_blk_n : STD_LOGIC;
    signal output_8_TDATA_blk_n : STD_LOGIC;
    signal output_9_TDATA_blk_n : STD_LOGIC;
    signal output_10_TDATA_blk_n : STD_LOGIC;
    signal output_11_TDATA_blk_n : STD_LOGIC;
    signal output_12_TDATA_blk_n : STD_LOGIC;
    signal output_13_TDATA_blk_n : STD_LOGIC;
    signal output_14_TDATA_blk_n : STD_LOGIC;
    signal output_15_TDATA_blk_n : STD_LOGIC;
    signal input_0_data_V_tmp_reg_1029 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal regslice_both_output_0_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_1_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_2_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_3_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_4_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_5_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_6_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_7_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_8_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_9_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_10_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_11_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_12_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_13_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_14_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_15_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal input_1_data_V_tmp_reg_1034 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_2_data_V_tmp_reg_1039 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_3_data_V_tmp_reg_1044 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_4_data_V_tmp_reg_1049 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_5_data_V_tmp_reg_1054 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_6_data_V_tmp_reg_1059 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_7_data_V_tmp_reg_1064 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_8_data_V_tmp_reg_1069 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_9_data_V_tmp_reg_1074 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_10_data_V_tmp_reg_1079 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_11_data_V_tmp_reg_1084 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_12_data_V_tmp_reg_1089 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_13_data_V_tmp_reg_1094 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_14_data_V_tmp_reg_1099 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_15_data_V_tmp_reg_1104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ndx_fu_738_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ndx_reg_1109 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln879_1_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_reg_1114 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_reg_1114_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_reg_1118 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_reg_1118_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_reg_1118_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_reg_1118_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln68_reg_1118_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal primed_load_reg_1138 : STD_LOGIC_VECTOR (0 downto 0);
    signal primed_load_reg_1138_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bwrite_load_load_fu_795_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal bwrite_load_reg_1142 : STD_LOGIC_VECTOR (0 downto 0);
    signal bwrite_load_reg_1142_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bwrite_load_reg_1142_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bwrite_load_reg_1142_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_data_V_0_load_reg_1158 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal buffer_data_V_1_load_reg_1163 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal sext_ln63_fu_790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_fu_825_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln700_1_fu_778_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln64_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_bwrite_load : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_842_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln73_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_fu_799_p17 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_1_fu_666_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_674_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln62_fu_682_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln62_fu_690_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln62_2_fu_696_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln62_1_fu_686_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1371_fu_662_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln62_fu_700_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln62_fu_706_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln62_fu_714_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_724_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1467_fu_720_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln62_3_fu_734_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln879_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln63_fu_854_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_input_0_data_V_U_apdone_blk : STD_LOGIC;
    signal input_0_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_0_TVALID_int : STD_LOGIC;
    signal input_0_TREADY_int : STD_LOGIC;
    signal regslice_both_input_0_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_1_data_V_U_apdone_blk : STD_LOGIC;
    signal input_1_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_1_TVALID_int : STD_LOGIC;
    signal input_1_TREADY_int : STD_LOGIC;
    signal regslice_both_input_1_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_2_data_V_U_apdone_blk : STD_LOGIC;
    signal input_2_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_2_TVALID_int : STD_LOGIC;
    signal input_2_TREADY_int : STD_LOGIC;
    signal regslice_both_input_2_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_3_data_V_U_apdone_blk : STD_LOGIC;
    signal input_3_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_3_TVALID_int : STD_LOGIC;
    signal input_3_TREADY_int : STD_LOGIC;
    signal regslice_both_input_3_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_4_data_V_U_apdone_blk : STD_LOGIC;
    signal input_4_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_4_TVALID_int : STD_LOGIC;
    signal input_4_TREADY_int : STD_LOGIC;
    signal regslice_both_input_4_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_5_data_V_U_apdone_blk : STD_LOGIC;
    signal input_5_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_5_TVALID_int : STD_LOGIC;
    signal input_5_TREADY_int : STD_LOGIC;
    signal regslice_both_input_5_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_6_data_V_U_apdone_blk : STD_LOGIC;
    signal input_6_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_6_TVALID_int : STD_LOGIC;
    signal input_6_TREADY_int : STD_LOGIC;
    signal regslice_both_input_6_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_7_data_V_U_apdone_blk : STD_LOGIC;
    signal input_7_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_7_TVALID_int : STD_LOGIC;
    signal input_7_TREADY_int : STD_LOGIC;
    signal regslice_both_input_7_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_8_data_V_U_apdone_blk : STD_LOGIC;
    signal input_8_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_8_TVALID_int : STD_LOGIC;
    signal input_8_TREADY_int : STD_LOGIC;
    signal regslice_both_input_8_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_9_data_V_U_apdone_blk : STD_LOGIC;
    signal input_9_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_9_TVALID_int : STD_LOGIC;
    signal input_9_TREADY_int : STD_LOGIC;
    signal regslice_both_input_9_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_10_data_V_U_apdone_blk : STD_LOGIC;
    signal input_10_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_10_TVALID_int : STD_LOGIC;
    signal input_10_TREADY_int : STD_LOGIC;
    signal regslice_both_input_10_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_11_data_V_U_apdone_blk : STD_LOGIC;
    signal input_11_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_11_TVALID_int : STD_LOGIC;
    signal input_11_TREADY_int : STD_LOGIC;
    signal regslice_both_input_11_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_12_data_V_U_apdone_blk : STD_LOGIC;
    signal input_12_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_12_TVALID_int : STD_LOGIC;
    signal input_12_TREADY_int : STD_LOGIC;
    signal regslice_both_input_12_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_13_data_V_U_apdone_blk : STD_LOGIC;
    signal input_13_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_13_TVALID_int : STD_LOGIC;
    signal input_13_TREADY_int : STD_LOGIC;
    signal regslice_both_input_13_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_14_data_V_U_apdone_blk : STD_LOGIC;
    signal input_14_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_14_TVALID_int : STD_LOGIC;
    signal input_14_TREADY_int : STD_LOGIC;
    signal regslice_both_input_14_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_15_data_V_U_apdone_blk : STD_LOGIC;
    signal input_15_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal input_15_TVALID_int : STD_LOGIC;
    signal input_15_TREADY_int : STD_LOGIC;
    signal regslice_both_input_15_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_0_last_V_U_apdone_blk : STD_LOGIC;
    signal input_0_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_0_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_0_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_1_last_V_U_apdone_blk : STD_LOGIC;
    signal input_1_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_1_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_1_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_2_last_V_U_apdone_blk : STD_LOGIC;
    signal input_2_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_2_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_2_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_3_last_V_U_apdone_blk : STD_LOGIC;
    signal input_3_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_3_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_3_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_4_last_V_U_apdone_blk : STD_LOGIC;
    signal input_4_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_4_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_4_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_5_last_V_U_apdone_blk : STD_LOGIC;
    signal input_5_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_5_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_5_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_6_last_V_U_apdone_blk : STD_LOGIC;
    signal input_6_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_6_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_6_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_7_last_V_U_apdone_blk : STD_LOGIC;
    signal input_7_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_7_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_7_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_8_last_V_U_apdone_blk : STD_LOGIC;
    signal input_8_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_8_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_8_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_9_last_V_U_apdone_blk : STD_LOGIC;
    signal input_9_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_9_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_9_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_10_last_V_U_apdone_blk : STD_LOGIC;
    signal input_10_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_10_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_10_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_11_last_V_U_apdone_blk : STD_LOGIC;
    signal input_11_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_11_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_11_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_12_last_V_U_apdone_blk : STD_LOGIC;
    signal input_12_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_12_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_12_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_13_last_V_U_apdone_blk : STD_LOGIC;
    signal input_13_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_13_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_13_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_14_last_V_U_apdone_blk : STD_LOGIC;
    signal input_14_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_14_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_14_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_15_last_V_U_apdone_blk : STD_LOGIC;
    signal input_15_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_15_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_15_last_V_U_ack_in : STD_LOGIC;
    signal output_0_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_0_TVALID_int : STD_LOGIC;
    signal output_0_TREADY_int : STD_LOGIC;
    signal regslice_both_output_0_data_V_U_vld_out : STD_LOGIC;
    signal output_1_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_1_TVALID_int : STD_LOGIC;
    signal output_1_TREADY_int : STD_LOGIC;
    signal regslice_both_output_1_data_V_U_vld_out : STD_LOGIC;
    signal output_2_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_2_TVALID_int : STD_LOGIC;
    signal output_2_TREADY_int : STD_LOGIC;
    signal regslice_both_output_2_data_V_U_vld_out : STD_LOGIC;
    signal output_3_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_3_TVALID_int : STD_LOGIC;
    signal output_3_TREADY_int : STD_LOGIC;
    signal regslice_both_output_3_data_V_U_vld_out : STD_LOGIC;
    signal output_4_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_4_TVALID_int : STD_LOGIC;
    signal output_4_TREADY_int : STD_LOGIC;
    signal regslice_both_output_4_data_V_U_vld_out : STD_LOGIC;
    signal output_5_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_5_TVALID_int : STD_LOGIC;
    signal output_5_TREADY_int : STD_LOGIC;
    signal regslice_both_output_5_data_V_U_vld_out : STD_LOGIC;
    signal output_6_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_6_TVALID_int : STD_LOGIC;
    signal output_6_TREADY_int : STD_LOGIC;
    signal regslice_both_output_6_data_V_U_vld_out : STD_LOGIC;
    signal output_7_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_7_TVALID_int : STD_LOGIC;
    signal output_7_TREADY_int : STD_LOGIC;
    signal regslice_both_output_7_data_V_U_vld_out : STD_LOGIC;
    signal output_8_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_8_TVALID_int : STD_LOGIC;
    signal output_8_TREADY_int : STD_LOGIC;
    signal regslice_both_output_8_data_V_U_vld_out : STD_LOGIC;
    signal output_9_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_9_TVALID_int : STD_LOGIC;
    signal output_9_TREADY_int : STD_LOGIC;
    signal regslice_both_output_9_data_V_U_vld_out : STD_LOGIC;
    signal output_10_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_10_TVALID_int : STD_LOGIC;
    signal output_10_TREADY_int : STD_LOGIC;
    signal regslice_both_output_10_data_V_U_vld_out : STD_LOGIC;
    signal output_11_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_11_TVALID_int : STD_LOGIC;
    signal output_11_TREADY_int : STD_LOGIC;
    signal regslice_both_output_11_data_V_U_vld_out : STD_LOGIC;
    signal output_12_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_12_TVALID_int : STD_LOGIC;
    signal output_12_TREADY_int : STD_LOGIC;
    signal regslice_both_output_12_data_V_U_vld_out : STD_LOGIC;
    signal output_13_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_13_TVALID_int : STD_LOGIC;
    signal output_13_TREADY_int : STD_LOGIC;
    signal regslice_both_output_13_data_V_U_vld_out : STD_LOGIC;
    signal output_14_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_14_TVALID_int : STD_LOGIC;
    signal output_14_TREADY_int : STD_LOGIC;
    signal regslice_both_output_14_data_V_U_vld_out : STD_LOGIC;
    signal output_15_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_15_TVALID_int : STD_LOGIC;
    signal output_15_TREADY_int : STD_LOGIC;
    signal regslice_both_output_15_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_0_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_0_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_0_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_1_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_1_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_1_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_2_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_2_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_2_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_3_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_3_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_3_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_4_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_4_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_4_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_5_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_5_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_5_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_6_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_6_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_6_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_7_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_7_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_7_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_8_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_8_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_8_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_9_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_9_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_9_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_10_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_10_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_10_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_11_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_11_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_11_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_12_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_12_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_12_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_13_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_13_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_13_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_14_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_14_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_14_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_15_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_15_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_15_last_V_U_vld_out : STD_LOGIC;

    component fir_to_fft_bufferbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (511 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (511 downto 0) );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    buffer_data_V_0_U : component fir_to_fft_bufferbkb
    generic map (
        DataWidth => 512,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buffer_data_V_0_address0,
        ce0 => buffer_data_V_0_ce0,
        we0 => buffer_data_V_0_we0,
        d0 => tmp_fu_799_p17,
        address1 => buffer_data_V_0_address1,
        ce1 => buffer_data_V_0_ce1,
        q1 => buffer_data_V_0_q1);

    buffer_data_V_1_U : component fir_to_fft_bufferbkb
    generic map (
        DataWidth => 512,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buffer_data_V_1_address0,
        ce0 => buffer_data_V_1_ce0,
        we0 => buffer_data_V_1_we0,
        d0 => tmp_fu_799_p17,
        address1 => buffer_data_V_1_address1,
        ce1 => buffer_data_V_1_ce1,
        q1 => buffer_data_V_1_q1);

    regslice_both_input_0_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_0_TDATA,
        vld_in => input_0_TVALID,
        ack_in => regslice_both_input_0_data_V_U_ack_in,
        data_out => input_0_TDATA_int,
        vld_out => input_0_TVALID_int,
        ack_out => input_0_TREADY_int,
        apdone_blk => regslice_both_input_0_data_V_U_apdone_blk);

    regslice_both_input_1_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_1_TDATA,
        vld_in => input_1_TVALID,
        ack_in => regslice_both_input_1_data_V_U_ack_in,
        data_out => input_1_TDATA_int,
        vld_out => input_1_TVALID_int,
        ack_out => input_1_TREADY_int,
        apdone_blk => regslice_both_input_1_data_V_U_apdone_blk);

    regslice_both_input_2_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_2_TDATA,
        vld_in => input_2_TVALID,
        ack_in => regslice_both_input_2_data_V_U_ack_in,
        data_out => input_2_TDATA_int,
        vld_out => input_2_TVALID_int,
        ack_out => input_2_TREADY_int,
        apdone_blk => regslice_both_input_2_data_V_U_apdone_blk);

    regslice_both_input_3_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_3_TDATA,
        vld_in => input_3_TVALID,
        ack_in => regslice_both_input_3_data_V_U_ack_in,
        data_out => input_3_TDATA_int,
        vld_out => input_3_TVALID_int,
        ack_out => input_3_TREADY_int,
        apdone_blk => regslice_both_input_3_data_V_U_apdone_blk);

    regslice_both_input_4_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_4_TDATA,
        vld_in => input_4_TVALID,
        ack_in => regslice_both_input_4_data_V_U_ack_in,
        data_out => input_4_TDATA_int,
        vld_out => input_4_TVALID_int,
        ack_out => input_4_TREADY_int,
        apdone_blk => regslice_both_input_4_data_V_U_apdone_blk);

    regslice_both_input_5_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_5_TDATA,
        vld_in => input_5_TVALID,
        ack_in => regslice_both_input_5_data_V_U_ack_in,
        data_out => input_5_TDATA_int,
        vld_out => input_5_TVALID_int,
        ack_out => input_5_TREADY_int,
        apdone_blk => regslice_both_input_5_data_V_U_apdone_blk);

    regslice_both_input_6_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_6_TDATA,
        vld_in => input_6_TVALID,
        ack_in => regslice_both_input_6_data_V_U_ack_in,
        data_out => input_6_TDATA_int,
        vld_out => input_6_TVALID_int,
        ack_out => input_6_TREADY_int,
        apdone_blk => regslice_both_input_6_data_V_U_apdone_blk);

    regslice_both_input_7_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_7_TDATA,
        vld_in => input_7_TVALID,
        ack_in => regslice_both_input_7_data_V_U_ack_in,
        data_out => input_7_TDATA_int,
        vld_out => input_7_TVALID_int,
        ack_out => input_7_TREADY_int,
        apdone_blk => regslice_both_input_7_data_V_U_apdone_blk);

    regslice_both_input_8_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_8_TDATA,
        vld_in => input_8_TVALID,
        ack_in => regslice_both_input_8_data_V_U_ack_in,
        data_out => input_8_TDATA_int,
        vld_out => input_8_TVALID_int,
        ack_out => input_8_TREADY_int,
        apdone_blk => regslice_both_input_8_data_V_U_apdone_blk);

    regslice_both_input_9_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_9_TDATA,
        vld_in => input_9_TVALID,
        ack_in => regslice_both_input_9_data_V_U_ack_in,
        data_out => input_9_TDATA_int,
        vld_out => input_9_TVALID_int,
        ack_out => input_9_TREADY_int,
        apdone_blk => regslice_both_input_9_data_V_U_apdone_blk);

    regslice_both_input_10_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_10_TDATA,
        vld_in => input_10_TVALID,
        ack_in => regslice_both_input_10_data_V_U_ack_in,
        data_out => input_10_TDATA_int,
        vld_out => input_10_TVALID_int,
        ack_out => input_10_TREADY_int,
        apdone_blk => regslice_both_input_10_data_V_U_apdone_blk);

    regslice_both_input_11_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_11_TDATA,
        vld_in => input_11_TVALID,
        ack_in => regslice_both_input_11_data_V_U_ack_in,
        data_out => input_11_TDATA_int,
        vld_out => input_11_TVALID_int,
        ack_out => input_11_TREADY_int,
        apdone_blk => regslice_both_input_11_data_V_U_apdone_blk);

    regslice_both_input_12_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_12_TDATA,
        vld_in => input_12_TVALID,
        ack_in => regslice_both_input_12_data_V_U_ack_in,
        data_out => input_12_TDATA_int,
        vld_out => input_12_TVALID_int,
        ack_out => input_12_TREADY_int,
        apdone_blk => regslice_both_input_12_data_V_U_apdone_blk);

    regslice_both_input_13_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_13_TDATA,
        vld_in => input_13_TVALID,
        ack_in => regslice_both_input_13_data_V_U_ack_in,
        data_out => input_13_TDATA_int,
        vld_out => input_13_TVALID_int,
        ack_out => input_13_TREADY_int,
        apdone_blk => regslice_both_input_13_data_V_U_apdone_blk);

    regslice_both_input_14_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_14_TDATA,
        vld_in => input_14_TVALID,
        ack_in => regslice_both_input_14_data_V_U_ack_in,
        data_out => input_14_TDATA_int,
        vld_out => input_14_TVALID_int,
        ack_out => input_14_TREADY_int,
        apdone_blk => regslice_both_input_14_data_V_U_apdone_blk);

    regslice_both_input_15_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_15_TDATA,
        vld_in => input_15_TVALID,
        ack_in => regslice_both_input_15_data_V_U_ack_in,
        data_out => input_15_TDATA_int,
        vld_out => input_15_TVALID_int,
        ack_out => input_15_TREADY_int,
        apdone_blk => regslice_both_input_15_data_V_U_apdone_blk);

    regslice_both_input_0_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_0_TLAST,
        vld_in => input_0_TVALID,
        ack_in => regslice_both_input_0_last_V_U_ack_in,
        data_out => input_0_TLAST_int,
        vld_out => regslice_both_input_0_last_V_U_vld_out,
        ack_out => input_0_TREADY_int,
        apdone_blk => regslice_both_input_0_last_V_U_apdone_blk);

    regslice_both_input_1_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_1_TLAST,
        vld_in => input_1_TVALID,
        ack_in => regslice_both_input_1_last_V_U_ack_in,
        data_out => input_1_TLAST_int,
        vld_out => regslice_both_input_1_last_V_U_vld_out,
        ack_out => input_1_TREADY_int,
        apdone_blk => regslice_both_input_1_last_V_U_apdone_blk);

    regslice_both_input_2_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_2_TLAST,
        vld_in => input_2_TVALID,
        ack_in => regslice_both_input_2_last_V_U_ack_in,
        data_out => input_2_TLAST_int,
        vld_out => regslice_both_input_2_last_V_U_vld_out,
        ack_out => input_2_TREADY_int,
        apdone_blk => regslice_both_input_2_last_V_U_apdone_blk);

    regslice_both_input_3_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_3_TLAST,
        vld_in => input_3_TVALID,
        ack_in => regslice_both_input_3_last_V_U_ack_in,
        data_out => input_3_TLAST_int,
        vld_out => regslice_both_input_3_last_V_U_vld_out,
        ack_out => input_3_TREADY_int,
        apdone_blk => regslice_both_input_3_last_V_U_apdone_blk);

    regslice_both_input_4_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_4_TLAST,
        vld_in => input_4_TVALID,
        ack_in => regslice_both_input_4_last_V_U_ack_in,
        data_out => input_4_TLAST_int,
        vld_out => regslice_both_input_4_last_V_U_vld_out,
        ack_out => input_4_TREADY_int,
        apdone_blk => regslice_both_input_4_last_V_U_apdone_blk);

    regslice_both_input_5_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_5_TLAST,
        vld_in => input_5_TVALID,
        ack_in => regslice_both_input_5_last_V_U_ack_in,
        data_out => input_5_TLAST_int,
        vld_out => regslice_both_input_5_last_V_U_vld_out,
        ack_out => input_5_TREADY_int,
        apdone_blk => regslice_both_input_5_last_V_U_apdone_blk);

    regslice_both_input_6_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_6_TLAST,
        vld_in => input_6_TVALID,
        ack_in => regslice_both_input_6_last_V_U_ack_in,
        data_out => input_6_TLAST_int,
        vld_out => regslice_both_input_6_last_V_U_vld_out,
        ack_out => input_6_TREADY_int,
        apdone_blk => regslice_both_input_6_last_V_U_apdone_blk);

    regslice_both_input_7_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_7_TLAST,
        vld_in => input_7_TVALID,
        ack_in => regslice_both_input_7_last_V_U_ack_in,
        data_out => input_7_TLAST_int,
        vld_out => regslice_both_input_7_last_V_U_vld_out,
        ack_out => input_7_TREADY_int,
        apdone_blk => regslice_both_input_7_last_V_U_apdone_blk);

    regslice_both_input_8_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_8_TLAST,
        vld_in => input_8_TVALID,
        ack_in => regslice_both_input_8_last_V_U_ack_in,
        data_out => input_8_TLAST_int,
        vld_out => regslice_both_input_8_last_V_U_vld_out,
        ack_out => input_8_TREADY_int,
        apdone_blk => regslice_both_input_8_last_V_U_apdone_blk);

    regslice_both_input_9_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_9_TLAST,
        vld_in => input_9_TVALID,
        ack_in => regslice_both_input_9_last_V_U_ack_in,
        data_out => input_9_TLAST_int,
        vld_out => regslice_both_input_9_last_V_U_vld_out,
        ack_out => input_9_TREADY_int,
        apdone_blk => regslice_both_input_9_last_V_U_apdone_blk);

    regslice_both_input_10_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_10_TLAST,
        vld_in => input_10_TVALID,
        ack_in => regslice_both_input_10_last_V_U_ack_in,
        data_out => input_10_TLAST_int,
        vld_out => regslice_both_input_10_last_V_U_vld_out,
        ack_out => input_10_TREADY_int,
        apdone_blk => regslice_both_input_10_last_V_U_apdone_blk);

    regslice_both_input_11_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_11_TLAST,
        vld_in => input_11_TVALID,
        ack_in => regslice_both_input_11_last_V_U_ack_in,
        data_out => input_11_TLAST_int,
        vld_out => regslice_both_input_11_last_V_U_vld_out,
        ack_out => input_11_TREADY_int,
        apdone_blk => regslice_both_input_11_last_V_U_apdone_blk);

    regslice_both_input_12_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_12_TLAST,
        vld_in => input_12_TVALID,
        ack_in => regslice_both_input_12_last_V_U_ack_in,
        data_out => input_12_TLAST_int,
        vld_out => regslice_both_input_12_last_V_U_vld_out,
        ack_out => input_12_TREADY_int,
        apdone_blk => regslice_both_input_12_last_V_U_apdone_blk);

    regslice_both_input_13_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_13_TLAST,
        vld_in => input_13_TVALID,
        ack_in => regslice_both_input_13_last_V_U_ack_in,
        data_out => input_13_TLAST_int,
        vld_out => regslice_both_input_13_last_V_U_vld_out,
        ack_out => input_13_TREADY_int,
        apdone_blk => regslice_both_input_13_last_V_U_apdone_blk);

    regslice_both_input_14_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_14_TLAST,
        vld_in => input_14_TVALID,
        ack_in => regslice_both_input_14_last_V_U_ack_in,
        data_out => input_14_TLAST_int,
        vld_out => regslice_both_input_14_last_V_U_vld_out,
        ack_out => input_14_TREADY_int,
        apdone_blk => regslice_both_input_14_last_V_U_apdone_blk);

    regslice_both_input_15_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_15_TLAST,
        vld_in => input_15_TVALID,
        ack_in => regslice_both_input_15_last_V_U_ack_in,
        data_out => input_15_TLAST_int,
        vld_out => regslice_both_input_15_last_V_U_vld_out,
        ack_out => input_15_TREADY_int,
        apdone_blk => regslice_both_input_15_last_V_U_apdone_blk);

    regslice_both_output_0_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_0_TDATA_int,
        vld_in => output_0_TVALID_int,
        ack_in => output_0_TREADY_int,
        data_out => output_0_TDATA,
        vld_out => regslice_both_output_0_data_V_U_vld_out,
        ack_out => output_0_TREADY,
        apdone_blk => regslice_both_output_0_data_V_U_apdone_blk);

    regslice_both_output_1_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_1_TDATA_int,
        vld_in => output_1_TVALID_int,
        ack_in => output_1_TREADY_int,
        data_out => output_1_TDATA,
        vld_out => regslice_both_output_1_data_V_U_vld_out,
        ack_out => output_1_TREADY,
        apdone_blk => regslice_both_output_1_data_V_U_apdone_blk);

    regslice_both_output_2_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_2_TDATA_int,
        vld_in => output_2_TVALID_int,
        ack_in => output_2_TREADY_int,
        data_out => output_2_TDATA,
        vld_out => regslice_both_output_2_data_V_U_vld_out,
        ack_out => output_2_TREADY,
        apdone_blk => regslice_both_output_2_data_V_U_apdone_blk);

    regslice_both_output_3_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_3_TDATA_int,
        vld_in => output_3_TVALID_int,
        ack_in => output_3_TREADY_int,
        data_out => output_3_TDATA,
        vld_out => regslice_both_output_3_data_V_U_vld_out,
        ack_out => output_3_TREADY,
        apdone_blk => regslice_both_output_3_data_V_U_apdone_blk);

    regslice_both_output_4_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_4_TDATA_int,
        vld_in => output_4_TVALID_int,
        ack_in => output_4_TREADY_int,
        data_out => output_4_TDATA,
        vld_out => regslice_both_output_4_data_V_U_vld_out,
        ack_out => output_4_TREADY,
        apdone_blk => regslice_both_output_4_data_V_U_apdone_blk);

    regslice_both_output_5_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_5_TDATA_int,
        vld_in => output_5_TVALID_int,
        ack_in => output_5_TREADY_int,
        data_out => output_5_TDATA,
        vld_out => regslice_both_output_5_data_V_U_vld_out,
        ack_out => output_5_TREADY,
        apdone_blk => regslice_both_output_5_data_V_U_apdone_blk);

    regslice_both_output_6_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_6_TDATA_int,
        vld_in => output_6_TVALID_int,
        ack_in => output_6_TREADY_int,
        data_out => output_6_TDATA,
        vld_out => regslice_both_output_6_data_V_U_vld_out,
        ack_out => output_6_TREADY,
        apdone_blk => regslice_both_output_6_data_V_U_apdone_blk);

    regslice_both_output_7_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_7_TDATA_int,
        vld_in => output_7_TVALID_int,
        ack_in => output_7_TREADY_int,
        data_out => output_7_TDATA,
        vld_out => regslice_both_output_7_data_V_U_vld_out,
        ack_out => output_7_TREADY,
        apdone_blk => regslice_both_output_7_data_V_U_apdone_blk);

    regslice_both_output_8_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_8_TDATA_int,
        vld_in => output_8_TVALID_int,
        ack_in => output_8_TREADY_int,
        data_out => output_8_TDATA,
        vld_out => regslice_both_output_8_data_V_U_vld_out,
        ack_out => output_8_TREADY,
        apdone_blk => regslice_both_output_8_data_V_U_apdone_blk);

    regslice_both_output_9_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_9_TDATA_int,
        vld_in => output_9_TVALID_int,
        ack_in => output_9_TREADY_int,
        data_out => output_9_TDATA,
        vld_out => regslice_both_output_9_data_V_U_vld_out,
        ack_out => output_9_TREADY,
        apdone_blk => regslice_both_output_9_data_V_U_apdone_blk);

    regslice_both_output_10_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_10_TDATA_int,
        vld_in => output_10_TVALID_int,
        ack_in => output_10_TREADY_int,
        data_out => output_10_TDATA,
        vld_out => regslice_both_output_10_data_V_U_vld_out,
        ack_out => output_10_TREADY,
        apdone_blk => regslice_both_output_10_data_V_U_apdone_blk);

    regslice_both_output_11_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_11_TDATA_int,
        vld_in => output_11_TVALID_int,
        ack_in => output_11_TREADY_int,
        data_out => output_11_TDATA,
        vld_out => regslice_both_output_11_data_V_U_vld_out,
        ack_out => output_11_TREADY,
        apdone_blk => regslice_both_output_11_data_V_U_apdone_blk);

    regslice_both_output_12_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_12_TDATA_int,
        vld_in => output_12_TVALID_int,
        ack_in => output_12_TREADY_int,
        data_out => output_12_TDATA,
        vld_out => regslice_both_output_12_data_V_U_vld_out,
        ack_out => output_12_TREADY,
        apdone_blk => regslice_both_output_12_data_V_U_apdone_blk);

    regslice_both_output_13_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_13_TDATA_int,
        vld_in => output_13_TVALID_int,
        ack_in => output_13_TREADY_int,
        data_out => output_13_TDATA,
        vld_out => regslice_both_output_13_data_V_U_vld_out,
        ack_out => output_13_TREADY,
        apdone_blk => regslice_both_output_13_data_V_U_apdone_blk);

    regslice_both_output_14_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_14_TDATA_int,
        vld_in => output_14_TVALID_int,
        ack_in => output_14_TREADY_int,
        data_out => output_14_TDATA,
        vld_out => regslice_both_output_14_data_V_U_vld_out,
        ack_out => output_14_TREADY,
        apdone_blk => regslice_both_output_14_data_V_U_apdone_blk);

    regslice_both_output_15_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_15_TDATA_int,
        vld_in => output_15_TVALID_int,
        ack_in => output_15_TREADY_int,
        data_out => output_15_TDATA,
        vld_out => regslice_both_output_15_data_V_U_vld_out,
        ack_out => output_15_TREADY,
        apdone_blk => regslice_both_output_15_data_V_U_apdone_blk);

    regslice_both_output_0_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_0_TVALID_int,
        ack_in => regslice_both_output_0_last_V_U_ack_in_dummy,
        data_out => output_0_TLAST,
        vld_out => regslice_both_output_0_last_V_U_vld_out,
        ack_out => output_0_TREADY,
        apdone_blk => regslice_both_output_0_last_V_U_apdone_blk);

    regslice_both_output_1_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_1_TVALID_int,
        ack_in => regslice_both_output_1_last_V_U_ack_in_dummy,
        data_out => output_1_TLAST,
        vld_out => regslice_both_output_1_last_V_U_vld_out,
        ack_out => output_1_TREADY,
        apdone_blk => regslice_both_output_1_last_V_U_apdone_blk);

    regslice_both_output_2_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_2_TVALID_int,
        ack_in => regslice_both_output_2_last_V_U_ack_in_dummy,
        data_out => output_2_TLAST,
        vld_out => regslice_both_output_2_last_V_U_vld_out,
        ack_out => output_2_TREADY,
        apdone_blk => regslice_both_output_2_last_V_U_apdone_blk);

    regslice_both_output_3_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_3_TVALID_int,
        ack_in => regslice_both_output_3_last_V_U_ack_in_dummy,
        data_out => output_3_TLAST,
        vld_out => regslice_both_output_3_last_V_U_vld_out,
        ack_out => output_3_TREADY,
        apdone_blk => regslice_both_output_3_last_V_U_apdone_blk);

    regslice_both_output_4_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_4_TVALID_int,
        ack_in => regslice_both_output_4_last_V_U_ack_in_dummy,
        data_out => output_4_TLAST,
        vld_out => regslice_both_output_4_last_V_U_vld_out,
        ack_out => output_4_TREADY,
        apdone_blk => regslice_both_output_4_last_V_U_apdone_blk);

    regslice_both_output_5_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_5_TVALID_int,
        ack_in => regslice_both_output_5_last_V_U_ack_in_dummy,
        data_out => output_5_TLAST,
        vld_out => regslice_both_output_5_last_V_U_vld_out,
        ack_out => output_5_TREADY,
        apdone_blk => regslice_both_output_5_last_V_U_apdone_blk);

    regslice_both_output_6_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_6_TVALID_int,
        ack_in => regslice_both_output_6_last_V_U_ack_in_dummy,
        data_out => output_6_TLAST,
        vld_out => regslice_both_output_6_last_V_U_vld_out,
        ack_out => output_6_TREADY,
        apdone_blk => regslice_both_output_6_last_V_U_apdone_blk);

    regslice_both_output_7_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_7_TVALID_int,
        ack_in => regslice_both_output_7_last_V_U_ack_in_dummy,
        data_out => output_7_TLAST,
        vld_out => regslice_both_output_7_last_V_U_vld_out,
        ack_out => output_7_TREADY,
        apdone_blk => regslice_both_output_7_last_V_U_apdone_blk);

    regslice_both_output_8_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_8_TVALID_int,
        ack_in => regslice_both_output_8_last_V_U_ack_in_dummy,
        data_out => output_8_TLAST,
        vld_out => regslice_both_output_8_last_V_U_vld_out,
        ack_out => output_8_TREADY,
        apdone_blk => regslice_both_output_8_last_V_U_apdone_blk);

    regslice_both_output_9_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_9_TVALID_int,
        ack_in => regslice_both_output_9_last_V_U_ack_in_dummy,
        data_out => output_9_TLAST,
        vld_out => regslice_both_output_9_last_V_U_vld_out,
        ack_out => output_9_TREADY,
        apdone_blk => regslice_both_output_9_last_V_U_apdone_blk);

    regslice_both_output_10_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_10_TVALID_int,
        ack_in => regslice_both_output_10_last_V_U_ack_in_dummy,
        data_out => output_10_TLAST,
        vld_out => regslice_both_output_10_last_V_U_vld_out,
        ack_out => output_10_TREADY,
        apdone_blk => regslice_both_output_10_last_V_U_apdone_blk);

    regslice_both_output_11_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_11_TVALID_int,
        ack_in => regslice_both_output_11_last_V_U_ack_in_dummy,
        data_out => output_11_TLAST,
        vld_out => regslice_both_output_11_last_V_U_vld_out,
        ack_out => output_11_TREADY,
        apdone_blk => regslice_both_output_11_last_V_U_apdone_blk);

    regslice_both_output_12_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_12_TVALID_int,
        ack_in => regslice_both_output_12_last_V_U_ack_in_dummy,
        data_out => output_12_TLAST,
        vld_out => regslice_both_output_12_last_V_U_vld_out,
        ack_out => output_12_TREADY,
        apdone_blk => regslice_both_output_12_last_V_U_apdone_blk);

    regslice_both_output_13_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_13_TVALID_int,
        ack_in => regslice_both_output_13_last_V_U_ack_in_dummy,
        data_out => output_13_TLAST,
        vld_out => regslice_both_output_13_last_V_U_vld_out,
        ack_out => output_13_TREADY,
        apdone_blk => regslice_both_output_13_last_V_U_apdone_blk);

    regslice_both_output_14_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_14_TVALID_int,
        ack_in => regslice_both_output_14_last_V_U_ack_in_dummy,
        data_out => output_14_TLAST,
        vld_out => regslice_both_output_14_last_V_U_vld_out,
        ack_out => output_14_TREADY,
        apdone_blk => regslice_both_output_14_last_V_U_apdone_blk);

    regslice_both_output_15_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => or_ln68_reg_1118_pp0_iter4_reg,
        vld_in => output_15_TVALID_int,
        ack_in => regslice_both_output_15_last_V_U_ack_in_dummy,
        data_out => output_15_TLAST,
        vld_out => regslice_both_output_15_last_V_U_vld_out,
        ack_out => output_15_TREADY,
        apdone_blk => regslice_both_output_15_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bwrite_load_reg_1142_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                buffer_data_V_0_load_reg_1158 <= buffer_data_V_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (bwrite_load_reg_1142_pp0_iter3_reg = ap_const_lv1_0))) then
                buffer_data_V_1_load_reg_1163 <= buffer_data_V_1_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_1_reg_1114_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                bwrite <= xor_ln64_fu_831_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bwrite_load_reg_1142 <= ap_sig_allocacmp_bwrite_load;
                icmp_ln879_1_reg_1114 <= icmp_ln879_1_fu_750_p2;
                icmp_ln879_1_reg_1114_pp0_iter1_reg <= icmp_ln879_1_reg_1114;
                input_0_data_V_tmp_reg_1029 <= input_0_TDATA_int;
                input_10_data_V_tmp_reg_1079 <= input_10_TDATA_int;
                input_11_data_V_tmp_reg_1084 <= input_11_TDATA_int;
                input_12_data_V_tmp_reg_1089 <= input_12_TDATA_int;
                input_13_data_V_tmp_reg_1094 <= input_13_TDATA_int;
                input_14_data_V_tmp_reg_1099 <= input_14_TDATA_int;
                input_15_data_V_tmp_reg_1104 <= input_15_TDATA_int;
                input_1_data_V_tmp_reg_1034 <= input_1_TDATA_int;
                input_2_data_V_tmp_reg_1039 <= input_2_TDATA_int;
                input_3_data_V_tmp_reg_1044 <= input_3_TDATA_int;
                input_4_data_V_tmp_reg_1049 <= input_4_TDATA_int;
                input_5_data_V_tmp_reg_1054 <= input_5_TDATA_int;
                input_6_data_V_tmp_reg_1059 <= input_6_TDATA_int;
                input_7_data_V_tmp_reg_1064 <= input_7_TDATA_int;
                input_8_data_V_tmp_reg_1069 <= input_8_TDATA_int;
                input_9_data_V_tmp_reg_1074 <= input_9_TDATA_int;
                ndx_reg_1109 <= ndx_fu_738_p2;
                or_ln68_reg_1118 <= or_ln68_fu_756_p2;
                or_ln68_reg_1118_pp0_iter1_reg <= or_ln68_reg_1118;
                primed_load_reg_1138 <= primed;
                primed_load_reg_1138_pp0_iter1_reg <= primed_load_reg_1138;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                bwrite_load_reg_1142_pp0_iter2_reg <= bwrite_load_reg_1142;
                bwrite_load_reg_1142_pp0_iter3_reg <= bwrite_load_reg_1142_pp0_iter2_reg;
                bwrite_load_reg_1142_pp0_iter4_reg <= bwrite_load_reg_1142_pp0_iter3_reg;
                or_ln68_reg_1118_pp0_iter2_reg <= or_ln68_reg_1118_pp0_iter1_reg;
                or_ln68_reg_1118_pp0_iter3_reg <= or_ln68_reg_1118_pp0_iter2_reg;
                or_ln68_reg_1118_pp0_iter4_reg <= or_ln68_reg_1118_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cycle_V <= add_ln700_1_fu_778_p2;
                primed <= or_ln73_fu_766_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((primed_load_reg_1138_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                cycleout_V <= add_ln700_fu_842_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln700_1_fu_778_p2 <= std_logic_vector(unsigned(cycle_V) + unsigned(ap_const_lv9_1));
    add_ln700_fu_842_p2 <= std_logic_vector(unsigned(cycleout_V) + unsigned(ap_const_lv9_1));
    and_ln62_fu_714_p2 <= (sub_ln62_fu_700_p2 and select_ln62_fu_706_p3);
    and_ln_fu_674_p3 <= (tmp_1_fu_666_p3 & ap_const_lv7_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter6, regslice_both_output_0_data_V_U_apdone_blk, regslice_both_output_1_data_V_U_apdone_blk, regslice_both_output_2_data_V_U_apdone_blk, regslice_both_output_3_data_V_U_apdone_blk, regslice_both_output_4_data_V_U_apdone_blk, regslice_both_output_5_data_V_U_apdone_blk, regslice_both_output_6_data_V_U_apdone_blk, regslice_both_output_7_data_V_U_apdone_blk, regslice_both_output_8_data_V_U_apdone_blk, regslice_both_output_9_data_V_U_apdone_blk, regslice_both_output_10_data_V_U_apdone_blk, regslice_both_output_11_data_V_U_apdone_blk, regslice_both_output_12_data_V_U_apdone_blk, regslice_both_output_13_data_V_U_apdone_blk, regslice_both_output_14_data_V_U_apdone_blk, regslice_both_output_15_data_V_U_apdone_blk, input_0_TVALID_int, input_1_TVALID_int, input_2_TVALID_int, input_3_TVALID_int, input_4_TVALID_int, input_5_TVALID_int, input_6_TVALID_int, input_7_TVALID_int, input_8_TVALID_int, input_9_TVALID_int, input_10_TVALID_int, input_11_TVALID_int, input_12_TVALID_int, input_13_TVALID_int, input_14_TVALID_int, input_15_TVALID_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((regslice_both_output_15_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_14_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_13_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_12_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_11_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_10_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_9_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_8_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_7_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_6_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_5_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_4_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_3_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_2_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_1_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_0_data_V_U_apdone_blk = ap_const_logic_1))) or ((ap_const_logic_1 = ap_const_logic_1) and ((input_5_TVALID_int = ap_const_logic_0) or (input_4_TVALID_int = ap_const_logic_0) or (input_3_TVALID_int = ap_const_logic_0) or (input_2_TVALID_int = ap_const_logic_0) or (input_1_TVALID_int = ap_const_logic_0) or (input_0_TVALID_int = ap_const_logic_0) or (input_15_TVALID_int = ap_const_logic_0) or (input_14_TVALID_int = ap_const_logic_0) or (input_13_TVALID_int = ap_const_logic_0) or (input_12_TVALID_int = ap_const_logic_0) or (input_11_TVALID_int = ap_const_logic_0) or (input_10_TVALID_int = ap_const_logic_0) or (input_9_TVALID_int = ap_const_logic_0) or (input_8_TVALID_int = ap_const_logic_0) or (input_7_TVALID_int = ap_const_logic_0) or (input_6_TVALID_int = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_block_state6_io, regslice_both_output_0_data_V_U_apdone_blk, regslice_both_output_1_data_V_U_apdone_blk, regslice_both_output_2_data_V_U_apdone_blk, regslice_both_output_3_data_V_U_apdone_blk, regslice_both_output_4_data_V_U_apdone_blk, regslice_both_output_5_data_V_U_apdone_blk, regslice_both_output_6_data_V_U_apdone_blk, regslice_both_output_7_data_V_U_apdone_blk, regslice_both_output_8_data_V_U_apdone_blk, regslice_both_output_9_data_V_U_apdone_blk, regslice_both_output_10_data_V_U_apdone_blk, regslice_both_output_11_data_V_U_apdone_blk, regslice_both_output_12_data_V_U_apdone_blk, regslice_both_output_13_data_V_U_apdone_blk, regslice_both_output_14_data_V_U_apdone_blk, regslice_both_output_15_data_V_U_apdone_blk, ap_block_state7_io, input_0_TVALID_int, input_1_TVALID_int, input_2_TVALID_int, input_3_TVALID_int, input_4_TVALID_int, input_5_TVALID_int, input_6_TVALID_int, input_7_TVALID_int, input_8_TVALID_int, input_9_TVALID_int, input_10_TVALID_int, input_11_TVALID_int, input_12_TVALID_int, input_13_TVALID_int, input_14_TVALID_int, input_15_TVALID_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((regslice_both_output_15_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_14_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_13_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_12_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_11_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_10_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_9_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_8_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_7_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_6_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_5_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_4_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_3_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_2_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_1_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_0_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state7_io))) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)) or ((ap_const_logic_1 = ap_const_logic_1) and ((input_5_TVALID_int = ap_const_logic_0) or (input_4_TVALID_int = ap_const_logic_0) or (input_3_TVALID_int = ap_const_logic_0) or (input_2_TVALID_int = ap_const_logic_0) or (input_1_TVALID_int = ap_const_logic_0) or (input_0_TVALID_int = ap_const_logic_0) or (input_15_TVALID_int = ap_const_logic_0) or (input_14_TVALID_int = ap_const_logic_0) or (input_13_TVALID_int = ap_const_logic_0) or (input_12_TVALID_int = ap_const_logic_0) or (input_11_TVALID_int = ap_const_logic_0) or (input_10_TVALID_int = ap_const_logic_0) or (input_9_TVALID_int = ap_const_logic_0) or (input_8_TVALID_int = ap_const_logic_0) or (input_7_TVALID_int = ap_const_logic_0) or (input_6_TVALID_int = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_block_state6_io, regslice_both_output_0_data_V_U_apdone_blk, regslice_both_output_1_data_V_U_apdone_blk, regslice_both_output_2_data_V_U_apdone_blk, regslice_both_output_3_data_V_U_apdone_blk, regslice_both_output_4_data_V_U_apdone_blk, regslice_both_output_5_data_V_U_apdone_blk, regslice_both_output_6_data_V_U_apdone_blk, regslice_both_output_7_data_V_U_apdone_blk, regslice_both_output_8_data_V_U_apdone_blk, regslice_both_output_9_data_V_U_apdone_blk, regslice_both_output_10_data_V_U_apdone_blk, regslice_both_output_11_data_V_U_apdone_blk, regslice_both_output_12_data_V_U_apdone_blk, regslice_both_output_13_data_V_U_apdone_blk, regslice_both_output_14_data_V_U_apdone_blk, regslice_both_output_15_data_V_U_apdone_blk, ap_block_state7_io, input_0_TVALID_int, input_1_TVALID_int, input_2_TVALID_int, input_3_TVALID_int, input_4_TVALID_int, input_5_TVALID_int, input_6_TVALID_int, input_7_TVALID_int, input_8_TVALID_int, input_9_TVALID_int, input_10_TVALID_int, input_11_TVALID_int, input_12_TVALID_int, input_13_TVALID_int, input_14_TVALID_int, input_15_TVALID_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((regslice_both_output_15_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_14_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_13_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_12_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_11_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_10_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_9_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_8_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_7_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_6_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_5_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_4_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_3_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_2_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_1_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_0_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state7_io))) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)) or ((ap_const_logic_1 = ap_const_logic_1) and ((input_5_TVALID_int = ap_const_logic_0) or (input_4_TVALID_int = ap_const_logic_0) or (input_3_TVALID_int = ap_const_logic_0) or (input_2_TVALID_int = ap_const_logic_0) or (input_1_TVALID_int = ap_const_logic_0) or (input_0_TVALID_int = ap_const_logic_0) or (input_15_TVALID_int = ap_const_logic_0) or (input_14_TVALID_int = ap_const_logic_0) or (input_13_TVALID_int = ap_const_logic_0) or (input_12_TVALID_int = ap_const_logic_0) or (input_11_TVALID_int = ap_const_logic_0) or (input_10_TVALID_int = ap_const_logic_0) or (input_9_TVALID_int = ap_const_logic_0) or (input_8_TVALID_int = ap_const_logic_0) or (input_7_TVALID_int = ap_const_logic_0) or (input_6_TVALID_int = ap_const_logic_0))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(input_0_TVALID_int, input_1_TVALID_int, input_2_TVALID_int, input_3_TVALID_int, input_4_TVALID_int, input_5_TVALID_int, input_6_TVALID_int, input_7_TVALID_int, input_8_TVALID_int, input_9_TVALID_int, input_10_TVALID_int, input_11_TVALID_int, input_12_TVALID_int, input_13_TVALID_int, input_14_TVALID_int, input_15_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((input_5_TVALID_int = ap_const_logic_0) or (input_4_TVALID_int = ap_const_logic_0) or (input_3_TVALID_int = ap_const_logic_0) or (input_2_TVALID_int = ap_const_logic_0) or (input_1_TVALID_int = ap_const_logic_0) or (input_0_TVALID_int = ap_const_logic_0) or (input_15_TVALID_int = ap_const_logic_0) or (input_14_TVALID_int = ap_const_logic_0) or (input_13_TVALID_int = ap_const_logic_0) or (input_12_TVALID_int = ap_const_logic_0) or (input_11_TVALID_int = ap_const_logic_0) or (input_10_TVALID_int = ap_const_logic_0) or (input_9_TVALID_int = ap_const_logic_0) or (input_8_TVALID_int = ap_const_logic_0) or (input_7_TVALID_int = ap_const_logic_0) or (input_6_TVALID_int = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(output_0_TREADY_int, output_1_TREADY_int, output_2_TREADY_int, output_3_TREADY_int, output_4_TREADY_int, output_5_TREADY_int, output_6_TREADY_int, output_7_TREADY_int, output_8_TREADY_int, output_9_TREADY_int, output_10_TREADY_int, output_11_TREADY_int, output_12_TREADY_int, output_13_TREADY_int, output_14_TREADY_int, output_15_TREADY_int)
    begin
                ap_block_state6_io <= ((output_15_TREADY_int = ap_const_logic_0) or (output_14_TREADY_int = ap_const_logic_0) or (output_13_TREADY_int = ap_const_logic_0) or (output_12_TREADY_int = ap_const_logic_0) or (output_11_TREADY_int = ap_const_logic_0) or (output_10_TREADY_int = ap_const_logic_0) or (output_9_TREADY_int = ap_const_logic_0) or (output_8_TREADY_int = ap_const_logic_0) or (output_7_TREADY_int = ap_const_logic_0) or (output_6_TREADY_int = ap_const_logic_0) or (output_5_TREADY_int = ap_const_logic_0) or (output_4_TREADY_int = ap_const_logic_0) or (output_3_TREADY_int = ap_const_logic_0) or (output_2_TREADY_int = ap_const_logic_0) or (output_1_TREADY_int = ap_const_logic_0) or (output_0_TREADY_int = ap_const_logic_0));
    end process;

        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_assign_proc : process(output_0_TREADY_int, output_1_TREADY_int, output_2_TREADY_int, output_3_TREADY_int, output_4_TREADY_int, output_5_TREADY_int, output_6_TREADY_int, output_7_TREADY_int, output_8_TREADY_int, output_9_TREADY_int, output_10_TREADY_int, output_11_TREADY_int, output_12_TREADY_int, output_13_TREADY_int, output_14_TREADY_int, output_15_TREADY_int)
    begin
                ap_block_state7_io <= ((output_15_TREADY_int = ap_const_logic_0) or (output_14_TREADY_int = ap_const_logic_0) or (output_13_TREADY_int = ap_const_logic_0) or (output_12_TREADY_int = ap_const_logic_0) or (output_11_TREADY_int = ap_const_logic_0) or (output_10_TREADY_int = ap_const_logic_0) or (output_9_TREADY_int = ap_const_logic_0) or (output_8_TREADY_int = ap_const_logic_0) or (output_7_TREADY_int = ap_const_logic_0) or (output_6_TREADY_int = ap_const_logic_0) or (output_5_TREADY_int = ap_const_logic_0) or (output_4_TREADY_int = ap_const_logic_0) or (output_3_TREADY_int = ap_const_logic_0) or (output_2_TREADY_int = ap_const_logic_0) or (output_1_TREADY_int = ap_const_logic_0) or (output_0_TREADY_int = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage0_iter6_assign_proc : process(regslice_both_output_0_data_V_U_apdone_blk, regslice_both_output_1_data_V_U_apdone_blk, regslice_both_output_2_data_V_U_apdone_blk, regslice_both_output_3_data_V_U_apdone_blk, regslice_both_output_4_data_V_U_apdone_blk, regslice_both_output_5_data_V_U_apdone_blk, regslice_both_output_6_data_V_U_apdone_blk, regslice_both_output_7_data_V_U_apdone_blk, regslice_both_output_8_data_V_U_apdone_blk, regslice_both_output_9_data_V_U_apdone_blk, regslice_both_output_10_data_V_U_apdone_blk, regslice_both_output_11_data_V_U_apdone_blk, regslice_both_output_12_data_V_U_apdone_blk, regslice_both_output_13_data_V_U_apdone_blk, regslice_both_output_14_data_V_U_apdone_blk, regslice_both_output_15_data_V_U_apdone_blk)
    begin
                ap_block_state7_pp0_stage0_iter6 <= ((regslice_both_output_15_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_14_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_13_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_12_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_11_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_10_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_9_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_8_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_7_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_6_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_5_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_4_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_3_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_2_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_1_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_output_0_data_V_U_apdone_blk = ap_const_logic_1));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_allocacmp_bwrite_load_assign_proc : process(bwrite, ap_block_pp0_stage0, icmp_ln879_1_reg_1114_pp0_iter1_reg, ap_enable_reg_pp0_iter2, xor_ln64_fu_831_p2)
    begin
        if (((icmp_ln879_1_reg_1114_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_bwrite_load <= xor_ln64_fu_831_p2;
        else 
            ap_sig_allocacmp_bwrite_load <= bwrite;
        end if; 
    end process;

    buffer_data_V_0_address0 <= sext_ln63_fu_790_p1(9 - 1 downto 0);
    buffer_data_V_0_address1 <= zext_ln544_fu_825_p1(9 - 1 downto 0);

    buffer_data_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buffer_data_V_0_ce0 <= ap_const_logic_1;
        else 
            buffer_data_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_data_V_0_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            buffer_data_V_0_ce1 <= ap_const_logic_1;
        else 
            buffer_data_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_data_V_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, bwrite_load_load_fu_795_p1, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (bwrite_load_load_fu_795_p1 = ap_const_lv1_0))) then 
            buffer_data_V_0_we0 <= ap_const_logic_1;
        else 
            buffer_data_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer_data_V_1_address0 <= sext_ln63_fu_790_p1(9 - 1 downto 0);
    buffer_data_V_1_address1 <= zext_ln544_fu_825_p1(9 - 1 downto 0);

    buffer_data_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buffer_data_V_1_ce0 <= ap_const_logic_1;
        else 
            buffer_data_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_data_V_1_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            buffer_data_V_1_ce1 <= ap_const_logic_1;
        else 
            buffer_data_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_data_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, bwrite_load_load_fu_795_p1, ap_enable_reg_pp0_iter1)
    begin
        if (((bwrite_load_load_fu_795_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buffer_data_V_1_we0 <= ap_const_logic_1;
        else 
            buffer_data_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    bwrite_load_load_fu_795_p1 <= ap_sig_allocacmp_bwrite_load;
    icmp_ln879_1_fu_750_p2 <= "1" when (cycle_V = ap_const_lv9_1FF) else "0";
    icmp_ln879_fu_744_p2 <= "1" when (cycle_V = ap_const_lv9_FF) else "0";

    input_0_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_0_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_0_TDATA_blk_n <= input_0_TVALID_int;
        else 
            input_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_0_TREADY_assign_proc : process(input_0_TVALID, regslice_both_input_0_data_V_U_ack_in)
    begin
        if (((regslice_both_input_0_data_V_U_ack_in = ap_const_logic_1) and (input_0_TVALID = ap_const_logic_1))) then 
            input_0_TREADY <= ap_const_logic_1;
        else 
            input_0_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_0_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_0_TREADY_int <= ap_const_logic_1;
        else 
            input_0_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_10_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_10_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_10_TDATA_blk_n <= input_10_TVALID_int;
        else 
            input_10_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_10_TREADY_assign_proc : process(input_10_TVALID, regslice_both_input_10_data_V_U_ack_in)
    begin
        if (((input_10_TVALID = ap_const_logic_1) and (regslice_both_input_10_data_V_U_ack_in = ap_const_logic_1))) then 
            input_10_TREADY <= ap_const_logic_1;
        else 
            input_10_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_10_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_10_TREADY_int <= ap_const_logic_1;
        else 
            input_10_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_11_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_11_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_11_TDATA_blk_n <= input_11_TVALID_int;
        else 
            input_11_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_11_TREADY_assign_proc : process(input_11_TVALID, regslice_both_input_11_data_V_U_ack_in)
    begin
        if (((input_11_TVALID = ap_const_logic_1) and (regslice_both_input_11_data_V_U_ack_in = ap_const_logic_1))) then 
            input_11_TREADY <= ap_const_logic_1;
        else 
            input_11_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_11_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_11_TREADY_int <= ap_const_logic_1;
        else 
            input_11_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_12_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_12_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_12_TDATA_blk_n <= input_12_TVALID_int;
        else 
            input_12_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_12_TREADY_assign_proc : process(input_12_TVALID, regslice_both_input_12_data_V_U_ack_in)
    begin
        if (((input_12_TVALID = ap_const_logic_1) and (regslice_both_input_12_data_V_U_ack_in = ap_const_logic_1))) then 
            input_12_TREADY <= ap_const_logic_1;
        else 
            input_12_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_12_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_12_TREADY_int <= ap_const_logic_1;
        else 
            input_12_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_13_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_13_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_13_TDATA_blk_n <= input_13_TVALID_int;
        else 
            input_13_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_13_TREADY_assign_proc : process(input_13_TVALID, regslice_both_input_13_data_V_U_ack_in)
    begin
        if (((input_13_TVALID = ap_const_logic_1) and (regslice_both_input_13_data_V_U_ack_in = ap_const_logic_1))) then 
            input_13_TREADY <= ap_const_logic_1;
        else 
            input_13_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_13_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_13_TREADY_int <= ap_const_logic_1;
        else 
            input_13_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_14_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_14_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_14_TDATA_blk_n <= input_14_TVALID_int;
        else 
            input_14_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_14_TREADY_assign_proc : process(input_14_TVALID, regslice_both_input_14_data_V_U_ack_in)
    begin
        if (((input_14_TVALID = ap_const_logic_1) and (regslice_both_input_14_data_V_U_ack_in = ap_const_logic_1))) then 
            input_14_TREADY <= ap_const_logic_1;
        else 
            input_14_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_14_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_14_TREADY_int <= ap_const_logic_1;
        else 
            input_14_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_15_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_15_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_15_TDATA_blk_n <= input_15_TVALID_int;
        else 
            input_15_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_15_TREADY_assign_proc : process(input_15_TVALID, regslice_both_input_15_data_V_U_ack_in)
    begin
        if (((input_15_TVALID = ap_const_logic_1) and (regslice_both_input_15_data_V_U_ack_in = ap_const_logic_1))) then 
            input_15_TREADY <= ap_const_logic_1;
        else 
            input_15_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_15_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_15_TREADY_int <= ap_const_logic_1;
        else 
            input_15_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_1_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_1_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_1_TDATA_blk_n <= input_1_TVALID_int;
        else 
            input_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_1_TREADY_assign_proc : process(input_1_TVALID, regslice_both_input_1_data_V_U_ack_in)
    begin
        if (((regslice_both_input_1_data_V_U_ack_in = ap_const_logic_1) and (input_1_TVALID = ap_const_logic_1))) then 
            input_1_TREADY <= ap_const_logic_1;
        else 
            input_1_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_1_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_1_TREADY_int <= ap_const_logic_1;
        else 
            input_1_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_2_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_2_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_2_TDATA_blk_n <= input_2_TVALID_int;
        else 
            input_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_2_TREADY_assign_proc : process(input_2_TVALID, regslice_both_input_2_data_V_U_ack_in)
    begin
        if (((regslice_both_input_2_data_V_U_ack_in = ap_const_logic_1) and (input_2_TVALID = ap_const_logic_1))) then 
            input_2_TREADY <= ap_const_logic_1;
        else 
            input_2_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_2_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_2_TREADY_int <= ap_const_logic_1;
        else 
            input_2_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_3_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_3_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_3_TDATA_blk_n <= input_3_TVALID_int;
        else 
            input_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_3_TREADY_assign_proc : process(input_3_TVALID, regslice_both_input_3_data_V_U_ack_in)
    begin
        if (((regslice_both_input_3_data_V_U_ack_in = ap_const_logic_1) and (input_3_TVALID = ap_const_logic_1))) then 
            input_3_TREADY <= ap_const_logic_1;
        else 
            input_3_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_3_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_3_TREADY_int <= ap_const_logic_1;
        else 
            input_3_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_4_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_4_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_4_TDATA_blk_n <= input_4_TVALID_int;
        else 
            input_4_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_4_TREADY_assign_proc : process(input_4_TVALID, regslice_both_input_4_data_V_U_ack_in)
    begin
        if (((regslice_both_input_4_data_V_U_ack_in = ap_const_logic_1) and (input_4_TVALID = ap_const_logic_1))) then 
            input_4_TREADY <= ap_const_logic_1;
        else 
            input_4_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_4_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_4_TREADY_int <= ap_const_logic_1;
        else 
            input_4_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_5_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_5_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_5_TDATA_blk_n <= input_5_TVALID_int;
        else 
            input_5_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_5_TREADY_assign_proc : process(input_5_TVALID, regslice_both_input_5_data_V_U_ack_in)
    begin
        if (((input_5_TVALID = ap_const_logic_1) and (regslice_both_input_5_data_V_U_ack_in = ap_const_logic_1))) then 
            input_5_TREADY <= ap_const_logic_1;
        else 
            input_5_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_5_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_5_TREADY_int <= ap_const_logic_1;
        else 
            input_5_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_6_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_6_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_6_TDATA_blk_n <= input_6_TVALID_int;
        else 
            input_6_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_6_TREADY_assign_proc : process(input_6_TVALID, regslice_both_input_6_data_V_U_ack_in)
    begin
        if (((input_6_TVALID = ap_const_logic_1) and (regslice_both_input_6_data_V_U_ack_in = ap_const_logic_1))) then 
            input_6_TREADY <= ap_const_logic_1;
        else 
            input_6_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_6_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_6_TREADY_int <= ap_const_logic_1;
        else 
            input_6_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_7_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_7_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_7_TDATA_blk_n <= input_7_TVALID_int;
        else 
            input_7_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_7_TREADY_assign_proc : process(input_7_TVALID, regslice_both_input_7_data_V_U_ack_in)
    begin
        if (((input_7_TVALID = ap_const_logic_1) and (regslice_both_input_7_data_V_U_ack_in = ap_const_logic_1))) then 
            input_7_TREADY <= ap_const_logic_1;
        else 
            input_7_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_7_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_7_TREADY_int <= ap_const_logic_1;
        else 
            input_7_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_8_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_8_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_8_TDATA_blk_n <= input_8_TVALID_int;
        else 
            input_8_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_8_TREADY_assign_proc : process(input_8_TVALID, regslice_both_input_8_data_V_U_ack_in)
    begin
        if (((input_8_TVALID = ap_const_logic_1) and (regslice_both_input_8_data_V_U_ack_in = ap_const_logic_1))) then 
            input_8_TREADY <= ap_const_logic_1;
        else 
            input_8_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_8_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_8_TREADY_int <= ap_const_logic_1;
        else 
            input_8_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    input_9_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, input_9_TVALID_int)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            input_9_TDATA_blk_n <= input_9_TVALID_int;
        else 
            input_9_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_9_TREADY_assign_proc : process(input_9_TVALID, regslice_both_input_9_data_V_U_ack_in)
    begin
        if (((input_9_TVALID = ap_const_logic_1) and (regslice_both_input_9_data_V_U_ack_in = ap_const_logic_1))) then 
            input_9_TREADY <= ap_const_logic_1;
        else 
            input_9_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_9_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_9_TREADY_int <= ap_const_logic_1;
        else 
            input_9_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;

    ndx_fu_738_p2 <= std_logic_vector(signed(sext_ln1467_fu_720_p1) + signed(zext_ln62_3_fu_734_p1));
    or_ln68_fu_756_p2 <= (icmp_ln879_fu_744_p2 or icmp_ln879_1_fu_750_p2);
    or_ln73_fu_766_p2 <= (primed or icmp_ln879_1_fu_750_p2);

    output_0_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_0_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_0_TDATA_blk_n <= output_0_TREADY_int;
        else 
            output_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_0_TDATA_int <= select_ln63_fu_854_p3(32 - 1 downto 0);
    output_0_TVALID <= regslice_both_output_0_data_V_U_vld_out;

    output_0_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_0_TVALID_int <= ap_const_logic_1;
        else 
            output_0_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_10_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_10_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_10_TDATA_blk_n <= output_10_TREADY_int;
        else 
            output_10_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_10_TDATA_int <= select_ln63_fu_854_p3(351 downto 320);
    output_10_TVALID <= regslice_both_output_10_data_V_U_vld_out;

    output_10_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_10_TVALID_int <= ap_const_logic_1;
        else 
            output_10_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_11_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_11_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_11_TDATA_blk_n <= output_11_TREADY_int;
        else 
            output_11_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_11_TDATA_int <= select_ln63_fu_854_p3(383 downto 352);
    output_11_TVALID <= regslice_both_output_11_data_V_U_vld_out;

    output_11_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_11_TVALID_int <= ap_const_logic_1;
        else 
            output_11_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_12_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_12_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_12_TDATA_blk_n <= output_12_TREADY_int;
        else 
            output_12_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_12_TDATA_int <= select_ln63_fu_854_p3(415 downto 384);
    output_12_TVALID <= regslice_both_output_12_data_V_U_vld_out;

    output_12_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_12_TVALID_int <= ap_const_logic_1;
        else 
            output_12_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_13_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_13_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_13_TDATA_blk_n <= output_13_TREADY_int;
        else 
            output_13_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_13_TDATA_int <= select_ln63_fu_854_p3(447 downto 416);
    output_13_TVALID <= regslice_both_output_13_data_V_U_vld_out;

    output_13_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_13_TVALID_int <= ap_const_logic_1;
        else 
            output_13_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_14_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_14_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_14_TDATA_blk_n <= output_14_TREADY_int;
        else 
            output_14_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_14_TDATA_int <= select_ln63_fu_854_p3(479 downto 448);
    output_14_TVALID <= regslice_both_output_14_data_V_U_vld_out;

    output_14_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_14_TVALID_int <= ap_const_logic_1;
        else 
            output_14_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_15_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_15_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_15_TDATA_blk_n <= output_15_TREADY_int;
        else 
            output_15_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_15_TDATA_int <= select_ln63_fu_854_p3(511 downto 480);
    output_15_TVALID <= regslice_both_output_15_data_V_U_vld_out;

    output_15_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_15_TVALID_int <= ap_const_logic_1;
        else 
            output_15_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_1_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_1_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_1_TDATA_blk_n <= output_1_TREADY_int;
        else 
            output_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_1_TDATA_int <= select_ln63_fu_854_p3(63 downto 32);
    output_1_TVALID <= regslice_both_output_1_data_V_U_vld_out;

    output_1_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_1_TVALID_int <= ap_const_logic_1;
        else 
            output_1_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_2_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_2_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_2_TDATA_blk_n <= output_2_TREADY_int;
        else 
            output_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_2_TDATA_int <= select_ln63_fu_854_p3(95 downto 64);
    output_2_TVALID <= regslice_both_output_2_data_V_U_vld_out;

    output_2_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_2_TVALID_int <= ap_const_logic_1;
        else 
            output_2_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_3_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_3_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_3_TDATA_blk_n <= output_3_TREADY_int;
        else 
            output_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_3_TDATA_int <= select_ln63_fu_854_p3(127 downto 96);
    output_3_TVALID <= regslice_both_output_3_data_V_U_vld_out;

    output_3_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_3_TVALID_int <= ap_const_logic_1;
        else 
            output_3_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_4_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_4_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_4_TDATA_blk_n <= output_4_TREADY_int;
        else 
            output_4_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_4_TDATA_int <= select_ln63_fu_854_p3(159 downto 128);
    output_4_TVALID <= regslice_both_output_4_data_V_U_vld_out;

    output_4_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_4_TVALID_int <= ap_const_logic_1;
        else 
            output_4_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_5_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_5_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_5_TDATA_blk_n <= output_5_TREADY_int;
        else 
            output_5_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_5_TDATA_int <= select_ln63_fu_854_p3(191 downto 160);
    output_5_TVALID <= regslice_both_output_5_data_V_U_vld_out;

    output_5_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_5_TVALID_int <= ap_const_logic_1;
        else 
            output_5_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_6_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_6_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_6_TDATA_blk_n <= output_6_TREADY_int;
        else 
            output_6_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_6_TDATA_int <= select_ln63_fu_854_p3(223 downto 192);
    output_6_TVALID <= regslice_both_output_6_data_V_U_vld_out;

    output_6_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_6_TVALID_int <= ap_const_logic_1;
        else 
            output_6_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_7_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_7_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_7_TDATA_blk_n <= output_7_TREADY_int;
        else 
            output_7_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_7_TDATA_int <= select_ln63_fu_854_p3(255 downto 224);
    output_7_TVALID <= regslice_both_output_7_data_V_U_vld_out;

    output_7_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_7_TVALID_int <= ap_const_logic_1;
        else 
            output_7_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_8_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_8_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_8_TDATA_blk_n <= output_8_TREADY_int;
        else 
            output_8_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_8_TDATA_int <= select_ln63_fu_854_p3(287 downto 256);
    output_8_TVALID <= regslice_both_output_8_data_V_U_vld_out;

    output_8_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_8_TVALID_int <= ap_const_logic_1;
        else 
            output_8_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    output_9_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, output_9_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_9_TDATA_blk_n <= output_9_TREADY_int;
        else 
            output_9_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_9_TDATA_int <= select_ln63_fu_854_p3(319 downto 288);
    output_9_TVALID <= regslice_both_output_9_data_V_U_vld_out;

    output_9_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            output_9_TVALID_int <= ap_const_logic_1;
        else 
            output_9_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    select_ln62_fu_706_p3 <= 
        ap_const_lv10_3FF when (trunc_ln1371_fu_662_p1(0) = '1') else 
        ap_const_lv10_0;
    select_ln63_fu_854_p3 <= 
        buffer_data_V_0_load_reg_1158 when (bwrite_load_reg_1142_pp0_iter4_reg(0) = '1') else 
        buffer_data_V_1_load_reg_1163;
        sext_ln1467_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln62_fu_714_p2),11));

        sext_ln63_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ndx_reg_1109),64));

    sub_ln62_fu_700_p2 <= std_logic_vector(unsigned(zext_ln62_2_fu_696_p1) - unsigned(zext_ln62_1_fu_686_p1));
    tmp_1_fu_666_p3 <= cycle_V(8 downto 8);
    tmp_2_fu_724_p4 <= cycle_V(8 downto 1);
    tmp_fu_799_p17 <= (((((((((((((((input_15_data_V_tmp_reg_1104 & input_14_data_V_tmp_reg_1099) & input_13_data_V_tmp_reg_1094) & input_12_data_V_tmp_reg_1089) & input_11_data_V_tmp_reg_1084) & input_10_data_V_tmp_reg_1079) & input_9_data_V_tmp_reg_1074) & input_8_data_V_tmp_reg_1069) & input_7_data_V_tmp_reg_1064) & input_6_data_V_tmp_reg_1059) & input_5_data_V_tmp_reg_1054) & input_4_data_V_tmp_reg_1049) & input_3_data_V_tmp_reg_1044) & input_2_data_V_tmp_reg_1039) & input_1_data_V_tmp_reg_1034) & input_0_data_V_tmp_reg_1029);
    trunc_ln1371_fu_662_p1 <= cycle_V(1 - 1 downto 0);
    xor_ln62_fu_690_p2 <= (zext_ln62_fu_682_p1 xor ap_const_lv9_180);
    xor_ln64_fu_831_p2 <= (bwrite_load_reg_1142 xor ap_const_lv1_1);
    zext_ln544_fu_825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cycleout_V),64));
    zext_ln62_1_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_674_p3),10));
    zext_ln62_2_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln62_fu_690_p2),10));
    zext_ln62_3_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_724_p4),11));
    zext_ln62_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_674_p3),9));
end behav;
