# VHDL Combinational and Sequential Circuits (TMU â€“ COE328 Lab 4)

This project contains my implementation of several combinational and sequential digital circuits using **VHDL** and **Intel Quartus II**.  
It was completed as part of the **COE328 â€“ Digital Systems** course at **Toronto Metropolitan University (TMU)**.

---

## ğŸ”§ Overview

The project includes four VHDL-based modules:

### âœ”ï¸ 1. Multiplexer (MUX)
- Implements a **2:1 multiplexer** (mux.vhd)
- Implements a **4:1 multiplexer using two 2:1 muxes** (muxModified.bdf)

### âœ”ï¸ 2. Decoder
- Implements a **2:4 decoder** (decode.vhd)
- Implements a **3:8 decoder using two 2:4 decoders** (decodModified.bdf)

### âœ”ï¸ 3. Encoder
- Implements a **4-to-2 encoder** (encod.vhd)

### âœ”ï¸ 4. Johnson Counter
- Implements a **3-bit Johnson counter with feedback**
- Cycles through the last 6 digits of the student ID using a 4-bit display output
- Includes waveform/state transition simulations

---

## ğŸ“ Project Structure

# VHDL-Combinational-and-Sequential-Circuits
VHDL implementation of multiplexer, decoder, encoder, and Johnson counter using Quartus II for TMU COE328 Digital Systems Lab 4.
Project 1/
â”‚
â”œâ”€â”€ mux/
â”‚ â”œâ”€â”€ mux.vhd
â”‚ â”œâ”€â”€ muxModified.bdf
â”‚ â””â”€â”€ simulation/
â”‚
â”œâ”€â”€ decode/
â”‚ â”œâ”€â”€ decode.vhd
â”‚ â”œâ”€â”€ decodModified.bdf
â”‚ â””â”€â”€ simulation/
â”‚
â”œâ”€â”€ encod/
â”‚ â”œâ”€â”€ encod.vhd
â”‚ â””â”€â”€ simulation/
â”‚
â”œâ”€â”€ johns/
â”‚ â”œâ”€â”€ johns.vhd
â”‚ â”œâ”€â”€ johns_tb.vhd
â”‚ â””â”€â”€ simulation/
â”‚
â”œâ”€â”€ project_files/
â”‚ â”œâ”€â”€ *.qpf
â”‚ â”œâ”€â”€ *.qsf
â”‚
â””â”€â”€ README.md


---

## ğŸ› ï¸ Tools & Technologies

- **VHDL**
- **Intel Quartus II**
- **ModelSim / Waveform simulation**
- **FPGA logic design**
- **Combinational & sequential digital circuits**

---

## ğŸ‘¤ Author

**Wahid_y06 (Yahya)**  
Toronto Metropolitan University (TMU)  
Course: COE328 â€“ Digital Systems  
Semester: Fall 2025

---

## ğŸ“œ License

This project is for academic and portfolio purposes only.
