<profile>

<section name = "Vitis HLS Report for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9'" level="0">
<item name = "Date">Fri May  9 17:46:15 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">SneakySnake_bit</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">11.00 ns, 2.118 ns, 1.32 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">129, 129, 1.419 us, 1.419 us, 128, 128, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_556_9">127, 127, 1, 1, 1, 127, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 56, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 280, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 145, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="partselect_2ns_256ns_32ns_2_1_1_U43">partselect_2ns_256ns_32ns_2_1_1, 0, 0, 0, 68, 0</column>
<column name="partselect_2ns_256ns_32ns_2_1_1_U44">partselect_2ns_256ns_32ns_2_1_1, 0, 0, 0, 68, 0</column>
<column name="partset_128ns_128ns_2ns_32ns_128_1_1_U45">partset_128ns_128ns_2ns_32ns_128_1_1, 0, 0, 0, 144, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_3_fu_184_p2">+, 0, 0, 15, 8, 2</column>
<column name="index_6_fu_96_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln556_fu_90_p2">icmp, 0, 0, 14, 7, 2</column>
<column name="icmp_ln559_fu_156_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="or_ln559_fu_150_p2">or, 0, 0, 2, 2, 2</column>
<column name="storemerge2_i_fu_174_p2">select, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_index_5">9, 2, 7, 14</column>
<column name="i_fu_56">9, 2, 8, 16</column>
<column name="index_fu_52">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_56">8, 0, 8, 0</column>
<column name="index_fu_52">7, 0, 7, 0</column>
<column name="storemerge246_i_fu_60">128, 0, 128, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9, return value</column>
<column name="DNA_9">in, 256, ap_none, DNA_9, scalar</column>
<column name="storemerge246_i_out">out, 128, ap_vld, storemerge246_i_out, pointer</column>
<column name="storemerge246_i_out_ap_vld">out, 1, ap_vld, storemerge246_i_out, pointer</column>
</table>
</item>
</section>
</profile>
