{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742249154899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742249154900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 17 16:05:54 2025 " "Processing started: Mon Mar 17 16:05:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742249154900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249154900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249154900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742249155288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742249155288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Sources/Register.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742249162115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249162115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY FSM.v(8) " "Verilog HDL Declaration information at FSM.v(8): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742249162117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "error ERROR FSM.v(8) " "Verilog HDL Declaration information at FSM.v(8): object \"error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742249162118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742249162118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249162118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPU_TB.v(57) " "Verilog HDL warning at FPU_TB.v(57): extended using \"x\" or \"z\"" {  } { { "../Sources/FPU_TB.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FPU_TB.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742249162120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPU_TB.v(66) " "Verilog HDL warning at FPU_TB.v(66): extended using \"x\" or \"z\"" {  } { { "../Sources/FPU_TB.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FPU_TB.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742249162120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/fpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_TB " "Found entity 1: FPU_TB" {  } { { "../Sources/FPU_TB.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FPU_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742249162120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249162120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpu/sources/fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "../Sources/FPU.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742249162122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249162122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU " "Elaborating entity \"FPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742249162158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:I0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:I0\"" {  } { { "../Sources/FPU.v" "I0" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742249162160 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(201) " "Verilog HDL Always Construct warning at FSM.v(201): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162161 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(202) " "Verilog HDL Always Construct warning at FSM.v(202): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162161 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(203) " "Verilog HDL Always Construct warning at FSM.v(203): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162161 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(205) " "Verilog HDL Always Construct warning at FSM.v(205): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162161 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(206) " "Verilog HDL Always Construct warning at FSM.v(206): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162162 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(207) " "Verilog HDL Always Construct warning at FSM.v(207): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162162 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(267) " "Verilog HDL Always Construct warning at FSM.v(267): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162163 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(268) " "Verilog HDL Always Construct warning at FSM.v(268): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162163 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(269) " "Verilog HDL Always Construct warning at FSM.v(269): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162164 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(271) " "Verilog HDL Always Construct warning at FSM.v(271): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162164 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(272) " "Verilog HDL Always Construct warning at FSM.v(272): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162164 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(273) " "Verilog HDL Always Construct warning at FSM.v(273): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162164 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(333) " "Verilog HDL Always Construct warning at FSM.v(333): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162165 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(334) " "Verilog HDL Always Construct warning at FSM.v(334): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162165 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(335) " "Verilog HDL Always Construct warning at FSM.v(335): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162165 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(337) " "Verilog HDL Always Construct warning at FSM.v(337): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162165 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(338) " "Verilog HDL Always Construct warning at FSM.v(338): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162165 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(339) " "Verilog HDL Always Construct warning at FSM.v(339): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162165 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(379) " "Verilog HDL Always Construct warning at FSM.v(379): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162167 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(380) " "Verilog HDL Always Construct warning at FSM.v(380): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 380 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162167 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A FSM.v(381) " "Verilog HDL Always Construct warning at FSM.v(381): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162167 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(383) " "Verilog HDL Always Construct warning at FSM.v(383): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162167 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(384) " "Verilog HDL Always Construct warning at FSM.v(384): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 384 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162167 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B FSM.v(385) " "Verilog HDL Always Construct warning at FSM.v(385): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742249162167 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 12 FSM.v(391) " "Verilog HDL assignment warning at FSM.v(391): truncated value with size 22 to match size of target (12)" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742249162167 "|FPU|FSM:I0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enaRFSM FSM.v(123) " "Verilog HDL Always Construct warning at FSM.v(123): inferring latch(es) for variable \"enaRFSM\", which holds its previous value in one or more paths through the always construct" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742249162171 "|FPU|FSM:I0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enaRFSM FSM.v(123) " "Inferred latch for \"enaRFSM\" at FSM.v(123)" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249162174 "|FPU|FSM:I0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:RA " "Elaborating entity \"Register\" for hierarchy \"Register:RA\"" {  } { { "../Sources/FPU.v" "RA" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742249162209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Register.v(26) " "Verilog HDL assignment warning at Register.v(26): truncated value with size 32 to match size of target (18)" {  } { { "../Sources/Register.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Register.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742249162210 "|FPU|Register:RA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:RR " "Elaborating entity \"Register\" for hierarchy \"Register:RR\"" {  } { { "../Sources/FPU.v" "RR" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742249162211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Register.v(26) " "Verilog HDL assignment warning at Register.v(26): truncated value with size 32 to match size of target (16)" {  } { { "../Sources/Register.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Register.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742249162212 "|FPU|Register:RR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:RO " "Elaborating entity \"Register\" for hierarchy \"Register:RO\"" {  } { { "../Sources/FPU.v" "RO" { Text "C:/Quartus_Projects/FPU/Sources/FPU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742249162213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Register.v(26) " "Verilog HDL assignment warning at Register.v(26): truncated value with size 32 to match size of target (2)" {  } { { "../Sources/Register.v" "" { Text "C:/Quartus_Projects/FPU/Sources/Register.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742249162214 "|FPU|Register:RO"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FSM:I0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FSM:I0\|Div0\"" {  } { { "../Sources/FSM.v" "Div0" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 391 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742249163295 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742249163295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:I0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FSM:I0\|lpm_divide:Div0\"" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 391 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742249163340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:I0\|lpm_divide:Div0 " "Instantiated megafunction \"FSM:I0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742249163340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742249163340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742249163340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742249163340 ""}  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 391 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742249163340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Quartus_Projects/FPU/Quartus_Project/db/lpm_divide_0dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742249163372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249163372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Quartus_Projects/FPU/Quartus_Project/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742249163384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249163384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Quartus_Projects/FPU/Quartus_Project/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742249163411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249163411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:I0\|enaRFSM " "Latch FSM:I0\|enaRFSM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:I0\|state~4 " "Ports D and ENA on the latch are fed by the same signal FSM:I0\|state~4" {  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742249163547 ""}  } { { "../Sources/FSM.v" "" { Text "C:/Quartus_Projects/FPU/Sources/FSM.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742249163547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742249166776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/FPU/Quartus_Project/output_files/FPU.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/FPU/Quartus_Project/output_files/FPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249167756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742249167863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742249167863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "958 " "Implemented 958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742249167991 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742249167991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "936 " "Implemented 936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742249167991 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1742249167991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742249167991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742249168013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 17 16:06:08 2025 " "Processing ended: Mon Mar 17 16:06:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742249168013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742249168013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742249168013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742249168013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742249211733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742249211733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 17 16:06:51 2025 " "Processing started: Mon Mar 17 16:06:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742249211733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1742249211733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp FPU -c FPU --netlist_type=sgate " "Command: quartus_npp FPU -c FPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1742249211734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1742249211923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742249211972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 17 16:06:51 2025 " "Processing ended: Mon Mar 17 16:06:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742249211972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742249211972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742249211972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1742249211972 ""}
