// Seed: 1215015120
module module_0;
  uwire id_1;
  assign id_1 = 1;
  supply0 id_2;
  always @(negedge id_2) begin
    id_1 = id_2;
  end
endmodule
module module_1 (
    input wor id_0
    , id_8,
    input supply0 id_1,
    input wire id_2,
    output supply0 id_3,
    input wor id_4
    , id_9,
    output tri0 id_5
    , id_10,
    output tri1 id_6
);
  supply1 id_11 = id_0 == 1;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    output tri  id_1,
    output tri1 id_2
);
  assign id_0 = 1'b0;
  module_0();
  wire id_4;
endmodule
