This folder contains the Verilog project files of my B.Tech final year project on "Regulation and Control of City Traffic System using FPGA".

Folder "level1" represents ModelSim simulation of single-node model.

For details, contact
Mayank Prasad
max@maxEmbedded.com