{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79985,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79993,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000151533,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.67428e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.82477e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.67428e-05,
	"finish__design__instance__count__class:buffer": 35,
	"finish__design__instance__area__class:buffer": 196.438,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 41.2896,
	"finish__design__instance__count__class:timing_repair_buffer": 51,
	"finish__design__instance__area__class:timing_repair_buffer": 218.96,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 37.536,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 5.0048,
	"finish__design__instance__count__class:sequential_cell": 23,
	"finish__design__instance__area__class:sequential_cell": 575.552,
	"finish__design__instance__count__class:multi_input_combinational_cell": 197,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1297.49,
	"finish__design__instance__count": 319,
	"finish__design__instance__area": 2372.28,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.96599,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.597658,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.630519,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000330774,
	"finish__power__switching__total": 0.000162893,
	"finish__power__leakage__total": 9.80994e-10,
	"finish__power__total": 0.000493667,
	"finish__design__io": 52,
	"finish__design__die__area": 5388.29,
	"finish__design__core__area": 4817.12,
	"finish__design__instance__count": 386,
	"finish__design__instance__area": 2456.11,
	"finish__design__instance__count__stdcell": 386,
	"finish__design__instance__area__stdcell": 2456.11,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.50987,
	"finish__design__instance__utilization__stdcell": 0.50987,
	"finish__design__rows": 25,
	"finish__design__rows:unithd": 25,
	"finish__design__sites": 3850,
	"finish__design__sites:unithd": 3850,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}