/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.15
Hash     : e073f04
Date     : Mar 17 2024
Type     : Engineering
Log Time   : Mon Mar 18 07:57:03 2024 GMT

INFO: Created design: design412_1_30_top_neg. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./clk_constraint.sdc
INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: design412_1_30_top_neg
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: ##################################################
INFO: SYN: Analysis for design: design412_1_30_top_neg
INFO: SYN: ##################################################
INFO: SYN: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/analysis/design412_1_30_top_neg_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/analysis/design412_1_30_top_neg_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/analysis/design412_1_30_top_neg_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../.././rtl/large_adder.v
Parsing Verilog input from `../../../.././rtl/large_adder.v' to AST representation.
Generating RTLIL representation for module `\large_adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../.././rtl/memory_cntrl.v
Parsing Verilog input from `../../../.././rtl/memory_cntrl.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\memory_cntrl'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../.././rtl/register.v
Parsing Verilog input from `../../../.././rtl/register.v' to AST representation.
Generating RTLIL representation for module `\register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../.././rtl/d_latch_top.v
Parsing Verilog input from `../../../.././rtl/d_latch_top.v' to AST representation.
Generating RTLIL representation for module `\d_latch_top'.
Generating RTLIL representation for module `\d_latch'.
Note: Assuming pure combinatorial block at ../../../.././rtl/d_latch_top.v:29.5-35.33 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../.././rtl/shift_reg_top.v
Parsing Verilog input from `../../../.././rtl/shift_reg_top.v' to AST representation.
Generating RTLIL representation for module `\shift_reg_top'.
Generating RTLIL representation for module `\shift_reg'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../.././rtl/single_port_ram_top.v
Parsing Verilog input from `../../../.././rtl/single_port_ram_top.v' to AST representation.
Generating RTLIL representation for module `\single_port_ram_top'.
Generating RTLIL representation for module `\single_port_ram'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v' to AST representation.
Generating RTLIL representation for module `\design412_1_30_top_neg'.
Generating RTLIL representation for module `\design412_1_30'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top design412_1_30_top_neg' --

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     \design412_1_30
Used module:         \shift_reg_top
Used module:             \shift_reg
Used module:         \register
Used module:         \d_latch_top
Used module:             \d_latch
Used module:         \large_adder
Used module:         \single_port_ram_top
Used module:             \single_port_ram
Parameter \WIDTH = 32

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\d_latch'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../.././rtl/d_latch_top.v:29.5-35.33 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32

9.3. Executing AST frontend in derive mode using pre-parsed AST for module `\shift_reg'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\design412_1_30'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.5. Executing AST frontend in derive mode using pre-parsed AST for module `\shift_reg_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.7. Executing AST frontend in derive mode using pre-parsed AST for module `\d_latch_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.8. Executing AST frontend in derive mode using pre-parsed AST for module `\large_adder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.9. Executing AST frontend in derive mode using pre-parsed AST for module `\single_port_ram_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.

9.10. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000
Used module:         \shift_reg_top
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \register
Used module:         \d_latch_top
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         \large_adder
Used module:         \single_port_ram_top
Used module:             \single_port_ram
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.

9.11. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \shift_reg
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \d_latch
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \single_port_ram
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000'.

9.12. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \single_port_ram

9.13. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \single_port_ram
Removing unused module `\design412_1_30'.
Removing unused module `\single_port_ram_top'.
Removing unused module `\shift_reg'.
Removing unused module `\shift_reg_top'.
Removing unused module `\d_latch'.
Removing unused module `\d_latch_top'.
Removing unused module `\register'.
Removing unused module `\memory'.
Removing unused module `\memory_cntrl'.
Removing unused module `\large_adder'.
Removed 10 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod\\d_latch\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\d_latch_top\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\design412_1_30\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\large_adder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\register\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\shift_reg\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\shift_reg_top\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\single_port_ram_top\\WIDTH=s32'00000000000000000000000000100000"
 Process module "single_port_ram"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: f87a340e82, CPU: user 0.05s system 0.01s, MEM: 15.53 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 85% 16x read_verilog (0 sec), 10% 1x hierarchy (0 sec), ...
INFO: SYN: Design design412_1_30_top_neg is analyzed
INFO: SYN: Top Modules: design412_1_30_top_neg

INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/yosys -s design412_1_30_top_neg.ys -l design412_1_30_top_neg_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/yosys -s design412_1_30_top_neg.ys -l design412_1_30_top_neg_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `design412_1_30_top_neg.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../.././rtl/large_adder.v
Parsing Verilog input from `../../../.././rtl/large_adder.v' to AST representation.
Generating RTLIL representation for module `\large_adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../.././rtl/memory_cntrl.v
Parsing Verilog input from `../../../.././rtl/memory_cntrl.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\memory_cntrl'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../.././rtl/register.v
Parsing Verilog input from `../../../.././rtl/register.v' to AST representation.
Generating RTLIL representation for module `\register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../.././rtl/d_latch_top.v
Parsing Verilog input from `../../../.././rtl/d_latch_top.v' to AST representation.
Generating RTLIL representation for module `\d_latch_top'.
Generating RTLIL representation for module `\d_latch'.
Note: Assuming pure combinatorial block at ../../../.././rtl/d_latch_top.v:29.5-35.33 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../.././rtl/shift_reg_top.v
Parsing Verilog input from `../../../.././rtl/shift_reg_top.v' to AST representation.
Generating RTLIL representation for module `\shift_reg_top'.
Generating RTLIL representation for module `\shift_reg'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../.././rtl/single_port_ram_top.v
Parsing Verilog input from `../../../.././rtl/single_port_ram_top.v' to AST representation.
Generating RTLIL representation for module `\single_port_ram_top'.
Generating RTLIL representation for module `\single_port_ram'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v' to AST representation.
Generating RTLIL representation for module `\design412_1_30_top_neg'.
Generating RTLIL representation for module `\design412_1_30'.
Successfully finished Verilog frontend.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     \design412_1_30
Used module:         \shift_reg_top
Used module:             \shift_reg
Used module:         \register
Used module:         \d_latch_top
Used module:             \d_latch
Used module:         \large_adder
Used module:         \single_port_ram_top
Used module:             \single_port_ram
Parameter \WIDTH = 32

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\d_latch'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../.././rtl/d_latch_top.v:29.5-35.33 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32

9.3. Executing AST frontend in derive mode using pre-parsed AST for module `\shift_reg'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\design412_1_30'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.5. Executing AST frontend in derive mode using pre-parsed AST for module `\shift_reg_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.7. Executing AST frontend in derive mode using pre-parsed AST for module `\d_latch_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.8. Executing AST frontend in derive mode using pre-parsed AST for module `\large_adder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

9.9. Executing AST frontend in derive mode using pre-parsed AST for module `\single_port_ram_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.

9.10. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000
Used module:         \shift_reg_top
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         \register
Used module:         \d_latch_top
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         \large_adder
Used module:         \single_port_ram_top
Used module:             \single_port_ram
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000'.

9.11. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \shift_reg
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \d_latch
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \single_port_ram
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000'.

9.12. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \single_port_ram

9.13. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \single_port_ram
Removing unused module `\design412_1_30'.
Removing unused module `\single_port_ram_top'.
Removing unused module `\shift_reg'.
Removing unused module `\shift_reg_top'.
Removing unused module `\d_latch'.
Removing unused module `\d_latch_top'.
Removing unused module `\register'.
Removing unused module `\memory'.
Removing unused module `\memory_cntrl'.
Removing unused module `\large_adder'.
Removed 10 unused modules.

10. Executing synth_rs pass: v0.4.218

10.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

10.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

10.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

10.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

10.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

10.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-21.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

10.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

10.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-21.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

10.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-22.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

10.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-21.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

10.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-21.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

10.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

10.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

10.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

10.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

10.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

10.17. Executing HIERARCHY pass (managing design hierarchy).

10.17.1. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \single_port_ram

10.17.2. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Used module:     $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \single_port_ram
Removed 0 unused modules.

10.18. Executing PROC pass (convert processes to netlists).

10.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `single_port_ram.$proc$../../../.././rtl/single_port_ram_top.v:0$40'.
Cleaned up 0 empty switches.

10.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../../.././rtl/single_port_ram_top.v:38$31 in module single_port_ram.
Marked 1 switch rules as full_case in process $proc$../../../.././rtl/large_adder.v:13$49 in module $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../.././rtl/d_latch_top.v:10$48 in module $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../.././rtl/register.v:10$47 in module $paramod\register\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../.././rtl/shift_reg_top.v:10$46 in module $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$../../../.././rtl/shift_reg_top.v:32$45 in module $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$../../../.././rtl/d_latch_top.v:29$43 in module $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../.././rtl/single_port_ram_top.v:11$57 in module $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v:22$41 in module design412_1_30_top_neg.
Removed a total of 0 dead cases.

10.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 5 assignments to connections.

10.18.4. Executing PROC_INIT pass (extract init attributes).

10.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\design412_1_30_top_neg.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v:22$41'.

10.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~10 debug messages>

10.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\single_port_ram.$proc$../../../.././rtl/single_port_ram_top.v:38$31'.
     1/3: $1$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$37
     2/3: $1$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_DATA[31:0]$36
     3/3: $1$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_ADDR[5:0]$35
Creating decoders for process `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/large_adder.v:13$49'.
     1/3: $0\add_out_reg_2[31:0]
     2/3: $0\add_out_reg_1[31:0]
     3/3: $0\add_out_reg_0[31:0]
Creating decoders for process `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/d_latch_top.v:10$48'.
     1/1: $0\enable[0:0]
Creating decoders for process `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/register.v:10$47'.
     1/2: $0\data_out[31:0] [31:24]
     2/2: $0\data_out[31:0] [23:0]
Creating decoders for process `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/shift_reg_top.v:10$46'.
     1/1: $0\enable[0:0]
Creating decoders for process `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/shift_reg_top.v:32$45'.
     1/1: $0\data_out[31:0]
Creating decoders for process `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/d_latch_top.v:29$43'.
     1/1: $0\data_out[31:0]
Creating decoders for process `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/single_port_ram_top.v:11$57'.
     1/1: $0\data_out[31:0]
Creating decoders for process `\design412_1_30_top_neg.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v:29$42'.
Creating decoders for process `\design412_1_30_top_neg.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v:22$41'.
     1/1: $0\tmp[31:0]

10.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000.\data_out' from process `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/d_latch_top.v:29$43'.

10.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\single_port_ram.\addr_reg' using process `\single_port_ram.$proc$../../../.././rtl/single_port_ram_top.v:38$31'.
  created $dff cell `$procdff$103' with negative edge clock.
Creating register for signal `\single_port_ram.$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_ADDR' using process `\single_port_ram.$proc$../../../.././rtl/single_port_ram_top.v:38$31'.
  created $dff cell `$procdff$104' with negative edge clock.
Creating register for signal `\single_port_ram.$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_DATA' using process `\single_port_ram.$proc$../../../.././rtl/single_port_ram_top.v:38$31'.
  created $dff cell `$procdff$105' with negative edge clock.
Creating register for signal `\single_port_ram.$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN' using process `\single_port_ram.$proc$../../../.././rtl/single_port_ram_top.v:38$31'.
  created $dff cell `$procdff$106' with negative edge clock.
Creating register for signal `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.\add_out_reg_0' using process `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/large_adder.v:13$49'.
  created $dff cell `$procdff$107' with negative edge clock.
Creating register for signal `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.\add_out_reg_1' using process `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/large_adder.v:13$49'.
  created $dff cell `$procdff$108' with negative edge clock.
Creating register for signal `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.\add_out_reg_2' using process `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/large_adder.v:13$49'.
  created $dff cell `$procdff$109' with negative edge clock.
Creating register for signal `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000.\enable' using process `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/d_latch_top.v:10$48'.
  created $dff cell `$procdff$110' with negative edge clock.
Creating register for signal `$paramod\register\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/register.v:10$47'.
  created $dff cell `$procdff$111' with negative edge clock.
Creating register for signal `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000.\enable' using process `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/shift_reg_top.v:10$46'.
  created $dff cell `$procdff$112' with negative edge clock.
Creating register for signal `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/shift_reg_top.v:32$45'.
  created $dff cell `$procdff$113' with negative edge clock.
Creating register for signal `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/single_port_ram_top.v:11$57'.
  created $dff cell `$procdff$114' with negative edge clock.
Creating register for signal `\design412_1_30_top_neg.\d_in0' using process `\design412_1_30_top_neg.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v:29$42'.
  created $dff cell `$procdff$115' with negative edge clock.
Creating register for signal `\design412_1_30_top_neg.\tmp' using process `\design412_1_30_top_neg.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v:22$41'.
  created $adff cell `$procdff$116' with negative edge clock and positive level reset.

10.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\single_port_ram.$proc$../../../.././rtl/single_port_ram_top.v:38$31'.
Removing empty process `single_port_ram.$proc$../../../.././rtl/single_port_ram_top.v:38$31'.
Found and cleaned up 1 empty switch in `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/large_adder.v:13$49'.
Removing empty process `$paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/large_adder.v:13$49'.
Found and cleaned up 1 empty switch in `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/d_latch_top.v:10$48'.
Removing empty process `$paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/d_latch_top.v:10$48'.
Found and cleaned up 1 empty switch in `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/register.v:10$47'.
Removing empty process `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/register.v:10$47'.
Found and cleaned up 1 empty switch in `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/shift_reg_top.v:10$46'.
Removing empty process `$paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/shift_reg_top.v:10$46'.
Found and cleaned up 2 empty switches in `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/shift_reg_top.v:32$45'.
Removing empty process `$paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/shift_reg_top.v:32$45'.
Found and cleaned up 2 empty switches in `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/d_latch_top.v:29$43'.
Removing empty process `$paramod\d_latch\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/d_latch_top.v:29$43'.
Found and cleaned up 1 empty switch in `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/single_port_ram_top.v:11$57'.
Removing empty process `$paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../.././rtl/single_port_ram_top.v:11$57'.
Removing empty process `design412_1_30_top_neg.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v:29$42'.
Removing empty process `design412_1_30_top_neg.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/./rtl/design412_1_30_top_neg.v:22$41'.
Cleaned up 10 empty switches.

10.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module single_port_ram.
Optimizing module $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\register\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000.
Optimizing module design412_1_30_top_neg.

10.19. Executing DEMUXMAP pass.

10.20. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\d_latch\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\d_latch_top\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\design412_1_30\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\large_adder\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\register\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\shift_reg\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\shift_reg_top\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\single_port_ram_top\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module single_port_ram.
<suppressed ~19 debug messages>

10.21. Executing DEMUXMAP pass.

10.22. Executing TRIBUF pass.

10.23. Executing TRIBUF pass.

10.24. Executing DEMINOUT pass (demote inout ports to input or output).

10.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 9 unused cells and 117 unused wires.
<suppressed ~25 debug messages>

10.27. Executing CHECK pass (checking for obvious problems).
Checking module design412_1_30_top_neg...
Found and reported 0 problems.

10.28. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                195
   Number of wire bits:           3707
   Number of public wires:         155
   Number of public wire bits:    2696
   Number of memories:               2
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 80
     $add                            4
     $adff                           1
     $dff                           24
     $meminit                        2
     $memrd_v2                       2
     $memwr_v2                       2
     $mul                            1
     $mux                           42
     $sub                            2

10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$procmux$62: \design412_1_30_inst.single_port_ram_top_instance102.single_dut.data -> { \design412_1_30_inst.single_port_ram_top_instance102.single_dut.data [31:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$procmux$62: \design412_1_30_inst.shift_reg_top_instance103.shift_reg_inst.data_out -> { \design412_1_30_inst.shift_reg_top_instance103.shift_reg_inst.data_out [31:1] 1'1 }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\design412_1_30_inst.\d_latch_top_instance1017.\d_latch_inst.$procmux$98.
Removed 1 multiplexer ports.
<suppressed ~34 debug messages>

10.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
    Consolidated identical input bits for $mux cell $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$procmux$59:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34
      New ports: A=1'0, B=1'1, Y=$flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0]
      New connections: $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [31:1] = { $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] }
    Consolidated identical input bits for $mux cell $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$procmux$59:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34
      New ports: A=1'0, B=1'1, Y=$flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0]
      New connections: $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [31:1] = { $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$0$memwr$\ram$../../../.././rtl/single_port_ram_top.v:42$30_EN[31:0]$34 [0] }
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 2 changes.

10.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

10.34. Executing OPT_SHARE pass.

10.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=19, #solve=0, #remove=0, time=0.00 sec.]

10.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

10.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

10.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.41. Executing OPT_SHARE pass.

10.42. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=19, #solve=0, #remove=0, time=0.00 sec.]

10.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 2

10.45. Executing FSM pass (extract and optimize FSM).

10.45.1. Executing FSM_DETECT pass (finding FSMs in design).

10.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.46. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port design412_1_30_top_neg.$flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$meminit$\ram$../../../.././rtl/single_port_ram_top.v:0$39 (design412_1_30_inst.single_port_ram_top_instance102.single_dut.ram).
Removed top 26 address bits (of 32) from memory init port design412_1_30_top_neg.$flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$meminit$\ram$../../../.././rtl/single_port_ram_top.v:0$39 (design412_1_30_inst.single_port_ram_top_instance104.single_dut.ram).
Removed top 8 bits (of 32) from mux cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\d_latch_top_instance1017.\d_latch_inst.$procmux$95 ($mux).
Removed top 8 bits (of 32) from port Y of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:28$56 ($add).
Removed top 8 bits (of 32) from port A of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:28$56 ($add).
Removed top 8 bits (of 32) from port B of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:28$56 ($add).
Removed top 15 bits (of 32) from port Y of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:25$54 ($add).
Removed top 23 bits (of 32) from port Y of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:23$51 ($add).
Removed top 23 bits (of 32) from port Y of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:23$50 ($add).
Removed top 8 bits (of 32) from FF cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\register_instance1016.$procdff$111 ($dff).
Removed top 8 bits (of 32) from FF cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\register_instance108.$procdff$111 ($dff).
Removed top 8 bits (of 32) from FF cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\shift_reg_top_instance1023.\shift_reg_inst.$procdff$113 ($dff).
Removed top 8 bits (of 32) from FF cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\single_port_ram_top_instance104.$procdff$114 ($dff).
Removed top 15 bits (of 32) from port Y of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53 ($sub).
Removed top 8 bits (of 32) from mux cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\shift_reg_top_instance1023.\shift_reg_inst.$procmux$92 ($mux).
Removed top 8 bits (of 32) from FF cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$procdff$109 ($dff).
Removed top 8 bits (of 32) from port Y of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55 ($mul).
Removed top 8 bits (of 32) from mux cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\shift_reg_top_instance1023.\shift_reg_inst.$procmux$89 ($mux).
Removed top 8 bits (of 32) from mux cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\single_port_ram_top_instance104.$procmux$101 ($mux).
Removed top 15 bits (of 32) from mux cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$procmux$68 ($mux).
Removed top 7 bits (of 24) from FF cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$procdff$109 ($dff).
Removed top 7 bits (of 24) from port B of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:28$56 ($add).
Removed top 8 bits (of 32) from FF cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\shift_reg_top_instance1020.\shift_reg_inst.$procdff$113 ($dff).
Removed top 8 bits (of 32) from mux cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\shift_reg_top_instance1020.\shift_reg_inst.$procmux$92 ($mux).
Removed top 8 bits (of 32) from mux cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\shift_reg_top_instance1020.\shift_reg_inst.$procmux$89 ($mux).
Removed top 8 bits (of 32) from FF cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\register_instance1019.$procdff$111 ($dff).
Removed top 15 bits (of 32) from wire design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$0\add_out_reg_2[31:0].
Removed top 25 bits (of 32) from wire design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:23$50_Y.
Removed top 25 bits (of 32) from wire design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:23$51_Y.
Removed top 17 bits (of 32) from wire design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:25$54_Y.
Removed top 8 bits (of 32) from wire design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55_Y.
Removed top 8 bits (of 32) from wire design412_1_30_top_neg.$flatten\design412_1_30_inst.\shift_reg_top_instance1020.\shift_reg_inst.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design412_1_30_top_neg.$flatten\design412_1_30_inst.\shift_reg_top_instance1020.\shift_reg_inst.$procmux$89_Y.
Removed top 8 bits (of 32) from wire design412_1_30_top_neg.$flatten\design412_1_30_inst.\shift_reg_top_instance1023.\shift_reg_inst.$0\data_out[31:0].

10.47. Executing PEEPOPT pass (run peephole optimizers).

10.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

10.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

10.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.54. Executing OPT_SHARE pass.

10.55. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\design412_1_30_inst.\single_port_ram_top_instance104.$procdff$114 ($dff) from module design412_1_30_top_neg (D = \design412_1_30_inst.single_port_ram_top_instance104.data_out_wire [23:0], Q = \design412_1_30_inst.single_port_ram_top_instance104.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design412_1_30_inst.\single_port_ram_top_instance102.$procdff$114 ($dff) from module design412_1_30_top_neg (D = \design412_1_30_inst.single_port_ram_top_instance102.data_out_wire, Q = \design412_1_30_inst.single_port_ram_top_instance102.data_out, rval = 0).
Adding SRST signal on $flatten\design412_1_30_inst.\shift_reg_top_instance103.\shift_reg_inst.$procdff$113 ($dff) from module design412_1_30_top_neg (D = $flatten\design412_1_30_inst.\shift_reg_top_instance103.\shift_reg_inst.$procmux$89_Y, Q = \design412_1_30_inst.shift_reg_top_instance103.shift_reg_inst.data_out, rval = 0).
Adding SRST signal on $flatten\design412_1_30_inst.\shift_reg_top_instance1029.\shift_reg_inst.$procdff$113 ($dff) from module design412_1_30_top_neg (D = $flatten\design412_1_30_inst.\shift_reg_top_instance1029.\shift_reg_inst.$procmux$89_Y, Q = \design412_1_30_inst.shift_reg_top_instance1029.shift_reg_inst.data_out, rval = 0).
Adding SRST signal on $flatten\design412_1_30_inst.\shift_reg_top_instance1023.\shift_reg_inst.$procdff$113 ($dff) from module design412_1_30_top_neg (D = $flatten\design412_1_30_inst.\shift_reg_top_instance1023.\shift_reg_inst.$procmux$89_Y [23:0], Q = \design412_1_30_inst.shift_reg_top_instance1023.shift_reg_inst.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design412_1_30_inst.\shift_reg_top_instance1020.\shift_reg_inst.$procdff$113 ($dff) from module design412_1_30_top_neg (D = $auto$wreduce.cc:455:run$124 [23:0], Q = \design412_1_30_inst.shift_reg_top_instance1020.shift_reg_inst.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design412_1_30_inst.\register_instance108.$procdff$111 ($dff) from module design412_1_30_top_neg (D = \design412_1_30_inst.single_port_ram_top_instance104.data_out [23:0], Q = \design412_1_30_inst.register_instance108.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design412_1_30_inst.\register_instance1025.$procdff$111 ($dff) from module design412_1_30_top_neg (D = \design412_1_30_inst.shift_reg_top_instance1023.shift_reg_inst.data_out [23:0], Q = \design412_1_30_inst.register_instance1025.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design412_1_30_inst.\register_instance1019.$procdff$111 ($dff) from module design412_1_30_top_neg (D = \design412_1_30_inst.register_instance1016.data_out [23:0], Q = \design412_1_30_inst.register_instance1019.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design412_1_30_inst.\register_instance1016.$procdff$111 ($dff) from module design412_1_30_top_neg (D = \design412_1_30_inst.register_instance1016.data_in [23:0], Q = \design412_1_30_inst.register_instance1016.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design412_1_30_inst.\register_instance1010.$procdff$111 ($dff) from module design412_1_30_top_neg (D = \design412_1_30_inst.register_instance108.data_out [23:0], Q = \design412_1_30_inst.register_instance1010.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design412_1_30_inst.\large_adder_instance1015.$procdff$109 ($dff) from module design412_1_30_top_neg (D = $auto$wreduce.cc:455:run$121 [16:0], Q = \design412_1_30_inst.large_adder_instance1015.add_out_reg_2 [16:0], rval = 17'00000000000000000).
Adding SRST signal on $flatten\design412_1_30_inst.\large_adder_instance1015.$procdff$108 ($dff) from module design412_1_30_top_neg (D = { $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [31] $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53_Y [15:0] }, Q = \design412_1_30_inst.large_adder_instance1015.add_out_reg_1, rval = 0).
Adding SRST signal on $flatten\design412_1_30_inst.\large_adder_instance1015.$procdff$107 ($dff) from module design412_1_30_top_neg (D = $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:23$52_Y, Q = \design412_1_30_inst.large_adder_instance1015.add_out_reg_0, rval = 0).
[#visit=21, #solve=0, #remove=0, time=0.00 sec.]

10.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 15 unused cells and 13 unused wires.
<suppressed ~16 debug messages>

10.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

10.59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.61. Executing OPT_SHARE pass.

10.62. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

10.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.65. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

10.66. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.67. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.68. Executing OPT_SHARE pass.

10.69. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

10.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 3

10.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

10.75. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.77. Executing OPT_SHARE pass.

10.78. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

10.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

10.84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.86. Executing OPT_SHARE pass.

10.87. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=0, #remove=0, time=0.00 sec.]

10.88. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=20, #solve=369, #remove=0, time=0.35 sec.]

10.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.91. Executing WREDUCE pass (reducing word size of cells).
Removed top 23 bits (of 32) from port A of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:23$52 ($sub).
Removed top 23 bits (of 32) from port B of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:23$52 ($sub).
Removed top 22 bits (of 32) from port Y of cell design412_1_30_top_neg.$flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:23$52 ($sub).
Removed top 15 bits (of 32) from FF cell design412_1_30_top_neg.$auto$ff.cc:294:slice$144 ($sdff).
Removed top 22 bits (of 32) from FF cell design412_1_30_top_neg.$auto$ff.cc:294:slice$145 ($sdff).
Removed top 23 bits (of 32) from wire design412_1_30_top_neg.$auto$wreduce.cc:455:run$119.
Removed top 23 bits (of 32) from wire design412_1_30_top_neg.$auto$wreduce.cc:455:run$120.
Removed top 15 bits (of 32) from wire design412_1_30_top_neg.$auto$wreduce.cc:455:run$121.
Removed top 8 bits (of 32) from wire design412_1_30_top_neg.$auto$wreduce.cc:455:run$122.
Removed top 8 bits (of 32) from wire design412_1_30_top_neg.$auto$wreduce.cc:455:run$124.
Removed top 1 bits (of 32) from wire design412_1_30_top_neg.$flatten\design412_1_30_inst.\d_latch_top_instance1014.\d_latch_inst.$procmux$95_Y.
Removed top 8 bits (of 32) from wire design412_1_30_top_neg.$flatten\design412_1_30_inst.\shift_reg_top_instance1023.\shift_reg_inst.$procmux$89_Y.
Removed top 1 bits (of 32) from wire design412_1_30_top_neg.d_out0.

10.92. Executing PEEPOPT pass (run peephole optimizers).

10.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

10.94. Executing DEMUXMAP pass.

10.95. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                177
   Number of wire bits:           3177
   Number of public wires:         155
   Number of public wire bits:    2695
   Number of memories:               2
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 51
     $add                            4
     $adff                           1
     $dff                            5
     $meminit                        2
     $memrd_v2                       2
     $memwr_v2                       2
     $mul                            1
     $mux                           16
     $not                            1
     $reduce_or                      1
     $sdff                          14
     $sub                            2

10.96. Executing RS_DSP_MULTADD pass.

10.97. Executing WREDUCE pass (reducing word size of cells).

10.98. Executing RS_DSP_MACC pass.

10.99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.100. Executing TECHMAP pass (map to technology primitives).

10.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

10.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~58 debug messages>

10.101. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                180
   Number of wire bits:           3265
   Number of public wires:         155
   Number of public wire bits:    2695
   Number of memories:               2
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 51
     $__soft_mul                     1
     $add                            4
     $adff                           1
     $dff                            5
     $meminit                        2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           16
     $not                            1
     $reduce_or                      1
     $sdff                          14
     $sub                            2

10.102. Executing TECHMAP pass (map to technology primitives).

10.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

10.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~58 debug messages>

10.103. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                183
   Number of wire bits:           3353
   Number of public wires:         155
   Number of public wire bits:    2695
   Number of memories:               2
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 51
     $__soft_mul                     1
     $add                            4
     $adff                           1
     $dff                            5
     $meminit                        2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           16
     $not                            1
     $reduce_or                      1
     $sdff                          14
     $sub                            2

10.104. Executing TECHMAP pass (map to technology primitives).

10.104.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

10.104.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~645 debug messages>

10.105. Executing TECHMAP pass (map to technology primitives).

10.105.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

10.105.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.106. Executing TECHMAP pass (map to technology primitives).

10.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

10.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~116 debug messages>

10.107. Executing RS_DSP_SIMD pass.

10.108. Executing TECHMAP pass (map to technology primitives).

10.108.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

10.108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~35 debug messages>

10.109. Executing TECHMAP pass (map to technology primitives).

10.109.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

10.109.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

10.110. Executing rs_pack_dsp_regs pass.

10.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 2 unused cells and 124 unused wires.
<suppressed ~145 debug messages>

10.112. Executing RS_DSP_IO_REGS pass.

10.113. Executing TECHMAP pass (map to technology primitives).

10.113.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

10.113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~29 debug messages>

10.114. Executing TECHMAP pass (map to technology primitives).

10.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

10.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

10.115. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                229
   Number of wire bits:           4065
   Number of public wires:         155
   Number of public wire bits:    2695
   Number of memories:               2
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 55
     $add                            7
     $adff                           1
     $dff                            5
     $meminit                        2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           16
     $not                            1
     $reduce_or                      1
     $sdff                          12
     $sub                            2
     DSP38                           4

10.116. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module design412_1_30_top_neg:
  creating $macc model for $flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:23$50 ($add).
  creating $macc model for $flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:23$51 ($add).
  creating $macc model for $flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:25$54 ($add).
  creating $macc model for $flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:28$56 ($add).
  creating $macc model for $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:23$52 ($sub).
  creating $macc model for $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53 ($sub).
  creating $macc model for $techmap$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$158 ($add).
  creating $macc model for $techmap$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$164 ($add).
  creating $macc model for $techmap$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$161 ($add).
  merging $macc model for $flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:23$50 into $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:23$52.
  merging $macc model for $flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:23$51 into $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:23$52.
  creating $alu model for $macc $techmap$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$158.
  creating $alu model for $macc $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53.
  creating $alu model for $macc $flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:28$56.
  creating $alu model for $macc $flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:25$54.
  creating $alu model for $macc $techmap$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$161.
  creating $alu model for $macc $techmap$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$164.
  creating $macc cell for $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:23$52: $auto$alumacc.cc:365:replace_macc$181
  creating $alu cell for $techmap$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$164: $auto$alumacc.cc:485:replace_alu$182
  creating $alu cell for $techmap$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$161: $auto$alumacc.cc:485:replace_alu$185
  creating $alu cell for $flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:28$56: $auto$alumacc.cc:485:replace_alu$188
  creating $alu cell for $flatten\design412_1_30_inst.\large_adder_instance1015.$add$../../../.././rtl/large_adder.v:25$54: $auto$alumacc.cc:485:replace_alu$191
  creating $alu cell for $flatten\design412_1_30_inst.\large_adder_instance1015.$sub$../../../.././rtl/large_adder.v:24$53: $auto$alumacc.cc:485:replace_alu$194
  creating $alu cell for $techmap$flatten\design412_1_30_inst.\large_adder_instance1015.$mul$../../../.././rtl/large_adder.v:28$55.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$158: $auto$alumacc.cc:485:replace_alu$197
  created 6 $alu and 1 $macc cells.

10.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

10.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.122. Executing OPT_SHARE pass.

10.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

10.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 2 unused cells and 38 unused wires.
<suppressed ~3 debug messages>

10.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

10.127. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.129. Executing OPT_SHARE pass.

10.130. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=18, #solve=0, #remove=0, time=0.00 sec.]

10.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 2

10.133. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                203
   Number of wire bits:           4003
   Number of public wires:         155
   Number of public wire bits:    2695
   Number of memories:               2
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 53
     $adff                           1
     $alu                            6
     $dff                            5
     $macc                           1
     $meminit                        2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           16
     $not                            1
     $reduce_or                      1
     $sdff                          12
     DSP38                           4

10.134. Executing MEMORY pass.

10.134.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.134.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.134.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing design412_1_30_top_neg.design412_1_30_inst.single_port_ram_top_instance102.single_dut.ram write port 0.
  Analyzing design412_1_30_top_neg.design412_1_30_inst.single_port_ram_top_instance104.single_dut.ram write port 0.

10.134.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.134.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\design412_1_30_inst.single_port_ram_top_instance102.single_dut.ram'[0] in module `\design412_1_30_top_neg': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design412_1_30_inst.single_port_ram_top_instance104.single_dut.ram'[0] in module `\design412_1_30_top_neg': merging output FF to cell.
    Write port 0: non-transparent.

10.134.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 2 unused cells and 58 unused wires.
<suppressed ~5 debug messages>

10.134.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.134.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.134.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.134.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.135. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                201
   Number of wire bits:           3939
   Number of public wires:         153
   Number of public wire bits:    2631
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     $adff                           1
     $alu                            6
     $dff                            5
     $macc                           1
     $mem_v2                         2
     $mux                           16
     $not                            1
     $reduce_or                      1
     $sdff                          10
     DSP38                           4

10.136. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~14 debug messages>

10.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.138. Executing MEMORY_LIBMAP pass (mapping memories to cells).

10.139. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory design412_1_30_top_neg.design412_1_30_inst.single_port_ram_top_instance102.single_dut.ram via $__RS_FACTOR_BRAM36_SDP
mapping memory design412_1_30_top_neg.design412_1_30_inst.single_port_ram_top_instance104.single_dut.ram via $__RS_FACTOR_BRAM36_SDP
<suppressed ~386 debug messages>

10.140. Executing Rs_BRAM_Split pass.

10.141. Executing TECHMAP pass (map to technology primitives).

10.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

10.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~31 debug messages>

10.142. Executing TECHMAP pass (map to technology primitives).

10.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

10.142.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.143. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

10.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.
<suppressed ~2 debug messages>

10.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

10.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$procmux$65.
    dead port 2/2 on $mux $flatten\design412_1_30_inst.\single_port_ram_top_instance102.\single_dut.$procmux$65.
    dead port 1/2 on $mux $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$procmux$65.
    dead port 2/2 on $mux $flatten\design412_1_30_inst.\single_port_ram_top_instance104.\single_dut.$procmux$65.
Removed 4 multiplexer ports.
<suppressed ~20 debug messages>

10.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

10.149. Executing OPT_SHARE pass.

10.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=17, #solve=0, #remove=0, time=0.00 sec.]

10.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 43 unused wires.
<suppressed ~1 debug messages>

10.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

10.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.156. Executing OPT_SHARE pass.

10.157. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=17, #solve=0, #remove=0, time=0.00 sec.]

10.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 2

10.160. Executing PMUXTREE pass.

10.161. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~24 debug messages>

10.162. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10.163. Executing TECHMAP pass (map to technology primitives).

10.163.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.163.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

10.163.3. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add \design412_1_30_inst.large_adder_instance1015.data_in [31:24] (8 bits, unsigned)
  sub \design412_1_30_inst.large_adder_instance1015.data_in [15:8] (8 bits, unsigned)
  add \design412_1_30_inst.large_adder_instance1015.data_in [23:16] (8 bits, unsigned)
  sub \design412_1_30_inst.large_adder_instance1015.data_in [7:0] (8 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1585 debug messages>

10.164. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                864
   Number of wire bits:          12794
   Number of public wires:         157
   Number of public wire bits:    2697
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2576
     $_AND_                        512
     $_DFF_NP0_                     32
     $_DFF_N_                      303
     $_MUX_                        824
     $_NOT_                        212
     $_OR_                         257
     $_XOR_                        372
     CARRY                          58
     DSP38                           4
     TDP_RAM36K                      2

10.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.
<suppressed ~966 debug messages>

10.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
<suppressed ~294 debug messages>
Removed a total of 98 cells.

10.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.170. Executing OPT_SHARE pass.

10.171. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design412_1_30_top_neg:design412_1_30_inst.register_instance1025.data_out[24]_561 ($_DFF_N_) from module design412_1_30_top_neg.
[#visit=327, #solve=0, #remove=1, time=0.01 sec.]

10.172. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 346 unused cells and 614 unused wires.
<suppressed ~349 debug messages>

10.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.
<suppressed ~22 debug messages>

10.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.177. Executing OPT_SHARE pass.

10.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=326, #solve=0, #remove=0, time=0.01 sec.]

10.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 2

10.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.
<suppressed ~245 debug messages>

10.182. Executing TECHMAP pass (map to technology primitives).

10.182.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.182.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

10.183. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                254
   Number of wire bits:           4216
   Number of public wires:         155
   Number of public wire bits:    2633
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1082
     $_AND_                        185
     $_DFF_NP0_                     32
     $_DFF_N_                      294
     $_MUX_                        348
     $_NOT_                         21
     $_OR_                          32
     $_XOR_                        107
     CARRY                          58
     DSP38                           3
     TDP_RAM36K                      2

10.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=326, #solve=0, #remove=0, time=0.01 sec.]

10.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

10.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=326, #solve=0, #remove=0, time=0.01 sec.]

10.198. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.205. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=326, #solve=0, #remove=0, time=0.01 sec.]

10.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=326, #solve=0, #remove=0, time=0.00 sec.]

10.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.209. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                252
   Number of wire bits:           4152
   Number of public wires:         155
   Number of public wire bits:    2633
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1082
     $_AND_                        185
     $_DFF_NP0_                     32
     $_DFF_N_                      294
     $_MUX_                        348
     $_NOT_                         21
     $_OR_                          32
     $_XOR_                        107
     CARRY                          58
     DSP38                           3
     TDP_RAM36K                      2

   Number of Generic REGs:          326

ABC-DFF iteration : 1

10.210. Executing ABC pass (technology mapping using ABC).

10.210.1. Summary of detected clock domains:
  32 cells in clk=!\clk, en={ }, arst=\rst, srst={ }
  1050 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

10.210.2. Extracting gate netlist of module `\design412_1_30_top_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 987 gates and 1151 wires to a netlist network with 163 inputs and 399 outputs (dfl=1).

10.210.2.1. Executing ABC.
[Time = 0.11 sec.]

10.210.3. Extracting gate netlist of module `\design412_1_30_top_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, asynchronously reset by \rst
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

10.210.3.1. Executing ABC.
[Time = 0.04 sec.]

10.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

10.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.214. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.216. Executing OPT_SHARE pass.

10.217. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 1046 unused wires.
<suppressed ~5 debug messages>

10.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

10.220. Executing ABC pass (technology mapping using ABC).

10.220.1. Summary of detected clock domains:
  32 cells in clk=!\clk, en={ }, arst=\rst, srst={ }
  835 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

10.220.2. Extracting gate netlist of module `\design412_1_30_top_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 772 gates and 920 wires to a netlist network with 148 inputs and 348 outputs (dfl=1).

10.220.2.1. Executing ABC.
[Time = 0.07 sec.]

10.220.3. Extracting gate netlist of module `\design412_1_30_top_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, asynchronously reset by \rst
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

10.220.3.1. Executing ABC.
[Time = 0.04 sec.]

10.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

10.223. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.224. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.225. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.226. Executing OPT_SHARE pass.

10.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.228. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 1335 unused wires.
<suppressed ~1 debug messages>

10.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

10.230. Executing ABC pass (technology mapping using ABC).

10.230.1. Summary of detected clock domains:
  32 cells in clk=!\clk, en={ }, arst=\rst, srst={ }
  836 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

10.230.2. Extracting gate netlist of module `\design412_1_30_top_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 773 gates and 921 wires to a netlist network with 148 inputs and 348 outputs (dfl=2).

10.230.2.1. Executing ABC.
[Time = 0.11 sec.]

10.230.3. Extracting gate netlist of module `\design412_1_30_top_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, asynchronously reset by \rst
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=2).

10.230.3.1. Executing ABC.
[Time = 0.04 sec.]

10.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

10.233. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.234. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.236. Executing OPT_SHARE pass.

10.237. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 1336 unused wires.
<suppressed ~1 debug messages>

10.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

10.240. Executing ABC pass (technology mapping using ABC).

10.240.1. Summary of detected clock domains:
  32 cells in clk=!\clk, en={ }, arst=\rst, srst={ }
  759 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

10.240.2. Extracting gate netlist of module `\design412_1_30_top_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 696 gates and 844 wires to a netlist network with 148 inputs and 348 outputs (dfl=2).

10.240.2.1. Executing ABC.
[Time = 0.13 sec.]

10.240.3. Extracting gate netlist of module `\design412_1_30_top_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, asynchronously reset by \rst
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=2).

10.240.3.1. Executing ABC.
[Time = 0.04 sec.]

10.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

10.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.246. Executing OPT_SHARE pass.

10.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 1259 unused wires.
<suppressed ~1 debug messages>

10.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

10.250. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

10.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.253. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.254. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.255. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.256. Executing OPT_SHARE pass.

10.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.258. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.265. Executing OPT_SHARE pass.

10.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.272. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.274. Executing OPT_SHARE pass.

10.275. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.276. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.277. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.279. Executing BMUXMAP pass.

10.280. Executing DEMUXMAP pass.

10.281. Executing ABC pass (technology mapping using ABC).

10.281.1. Extracting gate netlist of module `\design412_1_30_top_neg' to `<abc-temp-dir>/input.blif'..
Extracted 455 gates and 761 wires to a netlist network with 306 inputs and 304 outputs (dfl=1).

10.281.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs = 306  #Luts =   336  Max Lvl =   5  Avg Lvl =   1.09  [   0.12 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 306  #Luts =   334  Max Lvl =   5  Avg Lvl =   1.45  [   0.20 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 306  #Luts =   334  Max Lvl =   4  Avg Lvl =   1.44  [   0.31 sec. at Pass 2]{map}[6]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.09  [   0.37 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.09  [   0.43 sec. at Pass 4]{map}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.09  [   0.44 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.09  [   0.43 sec. at Pass 6]{map}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.09  [   0.32 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.09  [   0.32 sec. at Pass 8]{pushMap}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.09  [   0.31 sec. at Pass 8]{pushMap}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.09  [   0.21 sec. at Pass 9]{finalMap}[16]
DE:   
DE:   total time =    3.48 sec.
[Time = 5.55 sec.]

10.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.283. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.285. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.287. Executing OPT_SHARE pass.

10.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 761 unused wires.
<suppressed ~1 debug messages>

10.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.291. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

10.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.295. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.297. Executing OPT_SHARE pass.

10.298. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.299. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

10.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.301. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.302. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.303. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.304. Executing OPT_SHARE pass.

10.305. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.306. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 2

10.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.311. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.312. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.313. Executing OPT_SHARE pass.

10.314. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.315. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.321. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.323. Executing OPT_SHARE pass.

10.324. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.325. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.326. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.328. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.329. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.330. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.331. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.332. Executing OPT_SHARE pass.

10.333. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.334. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=275, #solve=0, #remove=0, time=0.00 sec.]

10.335. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.337. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                410
   Number of wire bits:           3466
   Number of public wires:         151
   Number of public wire bits:    2505
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                670
     $_DFF_NP0_                     32
     $_DFF_N_                      243
     $lut                          332
     CARRY                          58
     DSP38                           3
     TDP_RAM36K                      2

10.338. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.339. Executing RS_DFFSR_CONV pass.

10.340. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                410
   Number of wire bits:           3466
   Number of public wires:         151
   Number of public wire bits:    2505
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                670
     $_DFF_NP0_                     32
     $_DFF_N_                      243
     $lut                          332
     CARRY                          58
     DSP38                           3
     TDP_RAM36K                      2

10.341. Executing TECHMAP pass (map to technology primitives).

10.341.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.341.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

10.341.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~759 debug messages>

10.342. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.
<suppressed ~1485 debug messages>

10.343. Executing SIMPLEMAP pass (map simple cells to gate primitives).

10.344. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.345. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
<suppressed ~1986 debug messages>
Removed a total of 662 cells.

10.346. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

10.347. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 1599 unused wires.
<suppressed ~1 debug messages>

10.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.
<suppressed ~11 debug messages>

10.349. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.350. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.351. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.352. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.353. Executing OPT_SHARE pass.

10.354. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

10.355. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..

10.356. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.357. Executing TECHMAP pass (map to technology primitives).

10.357.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.357.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

10.358. Executing ABC pass (technology mapping using ABC).

10.358.1. Extracting gate netlist of module `\design412_1_30_top_neg' to `<abc-temp-dir>/input.blif'..
Extracted 682 gates and 990 wires to a netlist network with 306 inputs and 304 outputs (dfl=1).

10.358.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs = 306  #Luts =   334  Max Lvl =   5  Avg Lvl =   1.09  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.40  [   0.27 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.40  [   0.31 sec. at Pass 2]{map}[6]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.40  [   0.40 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.40  [   0.36 sec. at Pass 4]{map}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.40  [   0.41 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.40  [   0.28 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.40  [   0.27 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.40  [   0.28 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 306  #Luts =   333  Max Lvl =   4  Avg Lvl =   1.40  [   0.20 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    2.90 sec.
[Time = 4.99 sec.]

10.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

10.360. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.361. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design412_1_30_top_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.362. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design412_1_30_top_neg.
Performed a total of 0 changes.

10.363. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design412_1_30_top_neg'.
Removed a total of 0 cells.

10.364. Executing OPT_SHARE pass.

10.365. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

10.366. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 813 unused wires.
<suppressed ~1 debug messages>

10.367. Executing OPT_EXPR pass (perform const folding).
Optimizing module design412_1_30_top_neg.

RUN-OPT ITERATIONS DONE : 1

10.368. Executing HIERARCHY pass (managing design hierarchy).

10.368.1. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg

10.368.2. Analyzing design hierarchy..
Top module:  \design412_1_30_top_neg
Removed 0 unused modules.

10.369. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design412_1_30_top_neg..
Removed 0 unused cells and 100 unused wires.
<suppressed ~100 debug messages>

10.370. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

10.371. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CARRY_CHAIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-48.10.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.1-63.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:73.1-81.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:91.1-99.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.1-143.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.1-179.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:189.1-236.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:246.1-271.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:281.1-291.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:301.1-313.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.1-330.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:340.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-379.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.1-395.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:405.1-411.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:421.1-427.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:437.1-443.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:453.1-459.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:469.1-475.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:485.1-497.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:507.1-519.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:529.1-541.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:551.1-563.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:573.1-580.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:590.1-601.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.1-627.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:637.1-646.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:656.1-671.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:681.1-695.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:705.1-722.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:732.1-771.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.1-820.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.1-836.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.1-852.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.1-870.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.1-888.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:898.1-951.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:961.1-990.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1007.1-1012.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1025.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.1-1040.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.1-1054.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.1-1069.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.1-1084.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\RS_DSP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.1-1116.10.
Generating RTLIL representation for module `\RS_DSP'.
Replacing existing blackbox module `\RS_DSP_MULT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1122.1-1135.10.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Replacing existing blackbox module `\RS_DSP_MULT_REGIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1156.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULT_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1161.1-1178.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULT_REGIN_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1184.1-1202.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTADD' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1208.1-1235.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1240.1-1266.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1271.1-1297.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGIN_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1302.1-1327.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTACC' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1332.1-1353.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1358.1-1382.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1387.1-1409.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGIN_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1414.1-1436.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1443.1-1514.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1520.1-1570.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1575.1-1609.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1614.1-1660.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

10.372. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on design412_1_30_top_neg.$abc$12636$abc$3560$auto$rtlil.cc:2384:Not$263[0].
Inserting rs__CLK_BUF on design412_1_30_top_neg.clk[0].

10.373. Executing TECHMAP pass (map to technology primitives).

10.373.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

10.373.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~8 debug messages>

10.374. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port design412_1_30_top_neg.clk using rs__I_BUF.
Mapping port design412_1_30_top_neg.in using rs__I_BUF.
Mapping port design412_1_30_top_neg.out using rs__O_BUF.
Mapping port design412_1_30_top_neg.rst using rs__I_BUF.

10.375. Executing TECHMAP pass (map to technology primitives).

10.375.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

10.375.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~72 debug messages>

10.376. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:                520
   Number of wire bits:           1883
   Number of public wires:          51
   Number of public wire bits:     650
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                739
     $lut                          333
     CARRY                          58
     CLK_BUF                         2
     DFFNRE                        275
     DSP38                           3
     I_BUF                          34
     O_BUF                          32
     TDP_RAM36K                      2

10.377. Executing TECHMAP pass (map to technology primitives).

10.377.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.377.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~973 debug messages>

10.378. Printing statistics.

=== design412_1_30_top_neg ===

   Number of wires:               1186
   Number of wire bits:           3005
   Number of public wires:          51
   Number of public wire bits:     650
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                739
     CARRY                          58
     CLK_BUF                         2
     DFFNRE                        275
     DSP38                           3
     I_BUF                          34
     LUT1                           17
     LUT2                          258
     LUT3                           17
     LUT4                           15
     LUT5                           11
     LUT6                           15
     O_BUF                          32
     TDP_RAM36K                      2

   Number of LUTs:                 333
   Number of REGs:                 275
   Number of CARRY ADDERs:          58
   Number of CARRY CHAINs:           3 (2x17, 1x24)

11. Executing Verilog backend.
Dumping module `\design412_1_30_top_neg'.

12. Executing BLIF backend.
Run Script

13. Executing Verilog backend.
Dumping module `\design412_1_30_top_neg'.
Dumping module `\interface_design412_1_30_top_neg'.

14. Executing BLIF backend.

15. Executing SPLITNETS pass (splitting up multi-bit signals).

16. Executing Verilog backend.
Dumping module `\design412_1_30_top_neg'.
Dumping module `\interface_design412_1_30_top_neg'.

17. Executing BLIF backend.

18. Executing Verilog backend.
Dumping module `\fabric_design412_1_30_top_neg'.

19. Executing BLIF backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 7be6260b9f, CPU: user 5.07s system 0.15s, MEM: 45.34 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 6x abc (67 sec), 1% 73x opt_expr (1 sec), ...
INFO: SYN: Design design412_1_30_top_neg is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: design412_1_30_top_neg
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: design412_1_30_top_neg
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: design412_1_30_top_neg, skipping analysis.
INFO: PAC: Top Modules: design412_1_30_top_neg

INFO: PAC: Constraint: create_clock -period 5 $auto$clkbufmap.cc:294:execute$12974 
INFO: PAC: Constraint: set_input_delay 1 -clock clk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 1 -clock clk [get_ports {*}] 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/synthesis/fabric_design412_1_30_top_neg_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/packing/fabric_design412_1_30_top_neg_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report design412_1_30_top_neg_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top design412_1_30_top_neg --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/packing/fabric_design412_1_30_top_neg_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/placement/fabric_design412_1_30_top_neg_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/routing/fabric_design412_1_30_top_neg_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/synthesis/fabric_design412_1_30_top_neg_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/packing/fabric_design412_1_30_top_neg_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report design412_1_30_top_neg_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top design412_1_30_top_neg --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/packing/fabric_design412_1_30_top_neg_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/placement/fabric_design412_1_30_top_neg_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/routing/fabric_design412_1_30_top_neg_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: fabric_design412_1_30_top_neg_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/packing/fabric_design412_1_30_top_neg_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/placement/fabric_design412_1_30_top_neg_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/routing/fabric_design412_1_30_top_neg_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/packing/fabric_design412_1_30_top_neg_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 18.2 MiB, delta_rss +0.6 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/synthesis/fabric_design412_1_30_top_neg_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.04 seconds (max_rss 23.2 MiB, delta_rss +5.0 MiB)
# Clean circuit
Inferred    4 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  115 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pinsError 1: 
Type: SDC file
File: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/EDA-2602/design412_1_30_top_neg/run_1/synth_1_1/impl_1_1_1/packing/fabric_design412_1_30_top_neg_openfpga.sdc
Line: 1
Message: Clock name or pattern '$auto$clkbufmap.cc:294:execute$12974' does not correspond to any nets. To create a virtual clock, use the '-name' option.
 as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 34
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1399
Swept block(s)      : 1056
Constant Pins Marked: 119
# Clean circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 3
    .input :       1
    .output:       1
    6-LUT  :       1
  Nets  : 2
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 4
  Timing Graph Edges: 3
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
# Load Timing Constraints took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
The entire flow of VPR took 0.14 seconds (max_rss 23.2 MiB)
ERROR: PAC: Design design412_1_30_top_neg packing failed
Design design412_1_30_top_neg packing failed
    while executing
"packing"
    (file "raptor.tcl" line 10)
