
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007522                       # Number of seconds simulated (Second)
simTicks                                   7522405500                       # Number of ticks simulated (Tick)
finalTick                                30530182908000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     44.54                       # Real time elapsed on the host (Second)
hostTickRate                                168876798                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17069200                       # Number of bytes of host memory used (Byte)
simInsts                                     10000016                       # Number of instructions simulated (Count)
simOps                                       10903428                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   224498                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     244779                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                9                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data              2                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::switch_cpus.data      5846486                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5846488                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data             2                       # number of overall hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data      5846486                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5846488                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data            1                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::switch_cpus.data       190611                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          190612                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data            1                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data       190611                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         190612                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data   9582057022                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9582057022                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data   9582057022                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9582057022                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data            3                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::switch_cpus.data      6037097                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6037100                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data            3                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data      6037097                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6037100                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.333333                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.031573                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.031573                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.333333                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.031573                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.031573                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 50270.220617                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50269.956886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 50270.220617                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50269.956886                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       421965                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          722                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        33878                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           14                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      12.455428                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    51.571429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        38744                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             38744                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data        93668                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         93668                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data        93668                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        93668                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data        96943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        96943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher          622                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data        96943                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        97565                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data   4726581484                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4726581484                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher     37743406                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data   4726581484                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4764324890                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.016058                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.016058                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.016058                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.016161                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 48756.294771                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 48756.294771                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 60680.717042                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 48756.294771                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 48832.315789                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  97054                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher          622                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total          622                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher     37743406                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total     37743406                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 60680.717042                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 60680.717042                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data            2                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data      4809932                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4809934                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data            1                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data       161458                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        161459                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data   8029110000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8029110000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data      4971390                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4971393                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.333333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.032477                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.032478                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 49728.783956                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 49728.475960                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data        86895                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        86895                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data        74563                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        74563                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data   3552215000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3552215000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.014998                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.014998                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 47640.451699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 47640.451699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data      1036554                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1036554                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data        29153                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        29153                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data   1552947022                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1552947022                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      1065707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1065707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.027356                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.027356                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 53268.858162                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53268.858162                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data         6773                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         6773                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data        22380                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        22380                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data   1174366484                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1174366484                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.021000                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.021000                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 52473.926899                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 52473.926899                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses        96943                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued             793                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             570                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful              51                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.064313                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.000526                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache          158                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           13                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate               171                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified         1412                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit          101                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand           32                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull           15                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage           474                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           510.142150                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5757009                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              97054                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              59.317586                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        30522660504000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.031644                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher     2.848834                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data   507.261672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.005564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.990745                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996371                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          414                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           48394366                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          48394366                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            9                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             9                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            7                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            7                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads           11                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            3                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads           27                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites            6                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            3                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            3                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            3                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            9                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            6     66.67%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     66.67% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            3     33.33%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            9                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst              7                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::switch_cpus.inst      2049492                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2049499                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst             7                       # number of overall hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst      2049492                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2049499                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::switch_cpus.inst           57                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              59                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst           57                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             59                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst      5957000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      5957000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst      5957000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      5957000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst            9                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst      2049549                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2049558                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst            9                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst      2049549                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2049558                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.222222                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000028                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000029                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.222222                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000028                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 104508.771930                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 100966.101695                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 104508.771930                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 100966.101695                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::switch_cpus.inst           10                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            10                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst           10                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           10                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst           47                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           47                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst           47                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           47                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst      5362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      5362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst      5362000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      5362000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 114085.106383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 114085.106383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 114085.106383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 114085.106383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst            7                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst      2049492                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2049499                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst           57                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            59                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst      5957000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      5957000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst            9                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst      2049549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2049558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.222222                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000028                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 104508.771930                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 100966.101695                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst           10                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           10                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst           47                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           47                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst      5362000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      5362000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 114085.106383                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 114085.106383                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            48.573501                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        30522660504000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     1.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst    46.573502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.003906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.090964                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.094870                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           49                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.095703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16396513                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16396513                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 30522660512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF   7522395500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.dcache.prefetcher          337                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data          69128                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     69465                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher          337                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data         69128                       # number of overall hits (Count)
system.l2.overallHits::total                    69465                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                    1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher          285                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.inst           47                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data        27815                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   28150                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   2                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                   1                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher          285                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.inst           47                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data        27815                       # number of overall misses (Count)
system.l2.overallMisses::total                  28150                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.dcache.prefetcher     29346762                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.inst      5217000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data   2920944000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2955507762                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher     29346762                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst      5217000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data   2920944000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2955507762                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                  1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher          622                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.inst           47                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data        96943                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 97615                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data                 1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher          622                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst           47                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data        96943                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                97615                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.458199                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.286921                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.288378                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.458199                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.286921                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.288378                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 102971.094737                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.inst       111000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 105013.266223                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    104991.394742                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 102971.094737                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst       111000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 105013.266223                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   104991.394742                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 6984                       # number of writebacks (Count)
system.l2.writebacks::total                      6984                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher          285                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.inst           47                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data        27815                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               28147                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher          285                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst           47                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data        27815                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              28147                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher     23646762                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.inst      4277000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data   2364644000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2392567762                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher     23646762                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst      4277000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data   2364644000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2392567762                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.458199                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.286921                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.288347                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.458199                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.286921                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.288347                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 82971.094737                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.inst        91000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 85013.266223                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 85002.585071                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 82971.094737                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst        91000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 85013.266223                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 85002.585071                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          11767                       # number of replacements (Count)
system.l2.ReadCleanReq.misses::cpu.inst             2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst           47                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               49                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst      5217000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      5217000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus.inst           47                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             49                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst       111000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 106469.387755                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst           47                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           47                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst      4277000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      4277000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.959184                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst        91000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        91000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data        15512                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 15512                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data         6868                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                6868                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data    739100000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      739100000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data        22380                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             22380                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.306881                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.306881                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 107615.026209                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 107615.026209                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data         6868                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            6868                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data    601740000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    601740000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.306881                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.306881                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 87615.026209                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 87615.026209                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher          337                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus.data        53616                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             53953                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data            1                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher          285                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data        20947                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           21233                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher     29346762                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus.data   2181844000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2211190762                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher          622                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus.data        74563                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         75186                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.458199                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.280930                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.282406                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 102971.094737                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 104160.213873                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 104139.347337                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher          285                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data        20947                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        21232                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher     23646762                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data   1762904000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1786550762                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.458199                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.280930                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.282393                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 82971.094737                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 84160.213873                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 84144.252167                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks        38744                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            38744                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        38744                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        38744                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 12914.379360                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        64163                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      11767                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       5.452792                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                30522660504000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst         0.583874                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         1.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   129.892885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    24.378614                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 12758.523987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000036                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.007928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.001488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.778719                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.788231                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            155                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024          16228                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::2                   31                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::3                  124                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  120                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2629                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                13476                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.009460                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.990479                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3142854                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3142854                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      6984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples       285.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples        47.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples     27744.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002028567932                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          404                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          404                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               63458                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               6557                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       28147                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       6984                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     28147                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     6984                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     71                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      18.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 28147                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 6984                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   18151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7206                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2186                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     530                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    409                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          404                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      69.433168                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     35.218682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    569.736109                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511           403     99.75%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.25%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           404                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          404                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.210396                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.169298                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.198755                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              184     45.54%     45.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                8      1.98%     47.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              168     41.58%     89.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               33      8.17%     97.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                9      2.23%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.50%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           404                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    4544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1801408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               446976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              239472333.68368670                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              59419290.81063232                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    7520277000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     214063.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher        18240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst         3008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data      1775616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       444992                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 2424756.283079926856                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 399872.088788619556                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 236043643.220243841410                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 59155545.390367485583                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher          285                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst           47                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data        27815                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         6984                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher      8544046                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst      1850382                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data    930704196                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 131368376990                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     29979.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     39369.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     33460.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  18809905.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher        18240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst         3008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data      1780160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1801600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst         3008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       446976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       446976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher          285                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst           47                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data        27815                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           28150                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         6984                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           6984                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          17016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data           8508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher      2424756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst       399872                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    236647705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         239497857                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        17016                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst       399872                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        416888                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     59419291                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         59419291                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     59419291                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         17016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data          8508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher      2424756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst       399872                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    236647705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        298917148                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                28076                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                6953                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1932                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1795                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               468242632                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             105341152                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          941098624                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16677.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33519.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               14514                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1533                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            51.70                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           22.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        18982                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   118.104309                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    91.900602                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   124.155045                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        12747     67.15%     67.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4369     23.02%     90.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          920      4.85%     95.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          376      1.98%     97.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          319      1.68%     98.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           90      0.47%     99.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           44      0.23%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           45      0.24%     99.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           72      0.38%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        18982                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1796864                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             444992                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              238.868272                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               59.155545                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               45.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    98139263.040000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    48440533.680000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   91666612.800000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  17506816.992000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 622691915.327999                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 2810998610.112006                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 976113330.023993                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  4665557081.975981                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   620.221428                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2174407584                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    251140440                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5096847476                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    101847799.872000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    50271029.424000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   94155179.328000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  17868044.544000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 622691915.327999                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2857229028.192002                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 937191939.263995                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  4681254935.951992                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   622.308241                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2086840947                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    251127350                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5184427203                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               21282                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          6984                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4734                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6868                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6868                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          21282                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        68018                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   68018                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      2248576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2248576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              28150                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    28150    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                28150                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            67801236                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          149564357                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          39868                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        11718                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                  7522395                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                17562997                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.instsIssued               14818019                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued          61460                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      6659536                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     18098658                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.numIssuedDist::samples      7520427                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.970369                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.166851                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0           3027738     40.26%     40.26% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1            968929     12.88%     53.14% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2            803883     10.69%     63.83% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3            779629     10.37%     74.20% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4            783352     10.42%     84.62% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5            556774      7.40%     92.02% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6            341271      4.54%     96.56% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7            133275      1.77%     98.33% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8            125576      1.67%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total       7520427                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu           49656     10.77%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     10.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead         399971     86.74%     97.51% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite         11488      2.49%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu      7828246     52.83%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead      5647276     38.11%     90.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      1342497      9.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     14818019                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.969854                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                      461115                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.031119                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads         37679037                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        24224763                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     13677272                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            15279134                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                  14541025                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts               5501618                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts            276991                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                           0                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                    6797753                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                2156012                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts              1296135                       # Number of stores executed (Count)
system.switch_cpus.numRate                   1.933031                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                      42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                    1968                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts            10000007                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps              10903419                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       0.752239                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  0.752239                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       1.329365                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  1.329365                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads           17220561                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites           8613541                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads                 24                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads            57892290                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites            8207777                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads           6079760                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites                1                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads      5979159                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      1826913                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads      1041503                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores      1029855                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups         3438542                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted      2976491                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect       163357                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups      1136198                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits         1136017                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.999841                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed          124206                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups            5                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            5                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.loop_predictor.correct      1161000                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.loop_predictor.wrong       398789                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.statistical_corrector.correct      1107716                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.statistical_corrector.wrong       452073                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderCorrect       620393                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.altMatchProviderCorrect        31316                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect        23591                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.bimodalProviderCorrect       693802                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderWrong        55510                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.altMatchProviderWrong        10516                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong         7424                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.bimodalProviderWrong        49105                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.switch_cpus.branchPred.tage.altMatchProviderWouldHaveHit        21836                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderWouldHaveHit         9525                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::2        89557                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::4        42446                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::6        32196                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::7        59363                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::8        54886                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::9        21523                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::10        45017                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::11        63823                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::12        52099                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::13        32924                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::14        45201                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::15        26970                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::16        27467                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::17        33180                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::18        24242                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::19        19234                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::20        21312                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::22        11106                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::24        10096                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::26         3364                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::28          907                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::30          822                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::0       359466                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::2        50568                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::4        26132                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::6        22064                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::7        29563                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::8        24946                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::9        13564                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::10        25229                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::11        29683                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::12        25864                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::13        18789                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::14        20068                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::15        14300                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::16        20289                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::17         9881                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::18        12672                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::19         5451                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::20         3682                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::22         3527                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::24         1389                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::26          607                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::28            1                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.switch_cpus.commit.commitSquashedInsts      6662798                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.branchMispredicts       157631                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples      6598573                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     1.652390                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.578409                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0      3467871     52.55%     52.55% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1      1228037     18.61%     71.17% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2       400386      6.07%     77.23% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3       340548      5.16%     82.39% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       211029      3.20%     85.59% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5        76478      1.16%     86.75% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6       130993      1.99%     88.74% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7       105346      1.60%     90.33% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8       637885      9.67%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total      6598573                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted     10000007                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted       10903419                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs             4802369                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads               3708900                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches            1770293                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer             9089399                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls         64464                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu      6101050     55.96%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      3708900     34.02%     89.97% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      1093469     10.03%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     10903419                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples       637885                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles          1472193                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles       2821100                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles           2596633                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles        471184                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         159310                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved      1059410                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred          5939                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       19328228                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts         21092                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles      2142551                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts               19237092                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches             3438542                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches      1260223                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles               5212840                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles          330072                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.cacheLines           2049549                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes         50756                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples      7520427                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      2.802891                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.353864                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0          3773678     50.18%     50.18% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1           416697      5.54%     55.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2           242772      3.23%     58.95% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3           352589      4.69%     63.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4           229379      3.05%     66.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5           389863      5.18%     71.87% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6           190346      2.53%     74.40% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7           290800      3.87%     78.27% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8          1634303     21.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total      7520427                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.457107                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                2.557309                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            159310                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles             937187                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles           403042                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       17562997                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts         8776                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts          5979159                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         1826913                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents              5439                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents           394705                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents         2300                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect        72336                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       133737                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       206073                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         13852260                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        13677272                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst           8693051                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          13038661                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                1.818207                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.666713                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads              103126                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads         2270250                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses          423                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation         2300                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         733438                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads       117943                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache          32003                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      3708899                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      6.020226                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    16.702248                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        3527821     95.12%     95.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19        46614      1.26%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29        61134      1.65%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39         6188      0.17%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49         5389      0.15%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59         4656      0.13%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69         3270      0.09%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79         4038      0.11%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89         6988      0.19%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99        13018      0.35%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109         8053      0.22%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119         4010      0.11%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129         4621      0.12%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139         1157      0.03%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149         1320      0.04%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159         1161      0.03%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169          778      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179          771      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189          850      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199          820      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209          877      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219          845      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229          606      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239          504      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249          484      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259          397      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269          405      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279          359      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289          299      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299          213      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows         1253      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value          592                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      3708899                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7522405500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         159310                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles          1714821                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles         1443024                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles           2801229                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles       1402037                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       18631095                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents          6322                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents         344827                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents         906207                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents         156933                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands     22377204                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups            86668738                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         22577399                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups               64                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps      13273902                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps          9103244                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           2049341                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                 23526905                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                36055115                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts         10000007                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           10903419                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp              75235                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        45728                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            63093                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             22380                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            22380                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             49                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         75186                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           98                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       292186                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 292284                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8723840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 8726976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           11767                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    446976                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            109382                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000448                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.021161                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  109333     99.96%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      49      0.04%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              109382                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 30530182908000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          272601509                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            141000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         292695000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        194669                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        97054                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              49                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.257816                       # Number of seconds simulated (Second)
simTicks                                 257815838000                       # Number of ticks simulated (Tick)
finalTick                                30787998746000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1348.36                       # Real time elapsed on the host (Second)
hostTickRate                                191207282                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17069200                       # Number of bytes of host memory used (Byte)
simInsts                                    310000011                       # Number of instructions simulated (Count)
simOps                                      336168351                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   229909                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     249317                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data    154313996                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         154313996                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data    154313996                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        154313996                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      7569517                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7569517                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      7569589                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7569589                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 381219871663                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 381219871663                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 381219871663                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 381219871663                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data    161883513                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     161883513                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data    161883585                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    161883585                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.046759                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.046759                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.046759                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.046759                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 50362.509479                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50362.509479                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 50362.030444                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50362.030444                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     16194113                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         9475                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1483126                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          192                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.918906                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    49.348958                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1496042                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1496042                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data      3129021                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       3129021                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data      3129021                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      3129021                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data      4440496                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      4440496                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        23416                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data      4440556                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      4463972                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 184254550311                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 184254550311                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   1188213549                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 184260354311                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 185448567860                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.027430                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.027430                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.027431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.027575                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 41494.137211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 41494.137211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50743.660275                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 41494.883594                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 41543.398538                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                4463972                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        23416                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total        23416                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   1188213549                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total   1188213549                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 50743.660275                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 50743.660275                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data    111364521                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       111364521                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      6229593                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       6229593                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 299885400000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 299885400000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data    117594114                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    117594114                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.052975                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.052975                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 48138.843099                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48138.843099                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data      2708037                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2708037                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      3521556                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      3521556                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 132079959000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 132079959000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.029947                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.029947                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 37506.136208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 37506.136208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data           72                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           72                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data           72                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           72                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data           60                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           60                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data      5804000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      5804000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.833333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.833333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 96733.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 96733.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data     42949475                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       42949475                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data      1339924                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1339924                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data  81334471663                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  81334471663                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     44289399                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     44289399                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.030254                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.030254                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 60700.809645                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60700.809645                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data       420984                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       420984                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data       918940                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       918940                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  52174591311                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  52174591311                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.020749                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.020749                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 56776.929191                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 56776.929191                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      4440496                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued           29474                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused           20430                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful            2937                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.099647                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.000661                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache         5719                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR          334                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              5                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate              6058                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified        45315                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit         2126                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand          604                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull          360                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         31965                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            158965013                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            4464484                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              35.606581                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher     2.826061                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data   509.173939                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.005520                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.994480                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022            9                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          503                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          146                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          286                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           35                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.017578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.982422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1299532652                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1299532652                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst     60442279                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          60442279                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     60442279                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         60442279                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          405                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             405                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          405                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            405                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     35353000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     35353000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     35353000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     35353000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     60442684                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      60442684                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     60442684                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     60442684                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 87291.358025                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 87291.358025                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 87291.358025                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 87291.358025                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 5                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst          159                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           159                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          159                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          159                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          246                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          246                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          246                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          246                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     23969000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     23969000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     23969000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     23969000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000004                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000004                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 97434.959350                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 97434.959350                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 97434.959350                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 97434.959350                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      5                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     60442279                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        60442279                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          405                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           405                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     35353000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     35353000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     60442684                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     60442684                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 87291.358025                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 87291.358025                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          159                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          159                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          246                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          246                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     23969000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     23969000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 97434.959350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 97434.959350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           196.371972                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             62492073                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                295                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           211837.535593                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   194.371972                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.003906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.379633                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.383539                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          290                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          290                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.566406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          483541718                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         483541718                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.dcache.prefetcher        15914                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.inst              1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data        3563915                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   3579830                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        15914                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.inst             1                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data       3563915                       # number of overall hits (Count)
system.l2.overallHits::total                  3579830                       # number of overall hits (Count)
system.l2.demandMisses::cpu.dcache.prefetcher         7502                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.inst          245                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data       876638                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  884385                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher         7502                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.inst          245                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data       876638                       # number of overall misses (Count)
system.l2.overallMisses::total                 884385                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.dcache.prefetcher    802076294                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.inst     23199000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data  92882790000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        93708065294                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher    802076294                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     23199000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data  92882790000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       93708065294                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.dcache.prefetcher        23416                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.inst          246                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data      4440553                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               4464215                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher        23416                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          246                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data      4440553                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              4464215                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.320379                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.inst     0.995935                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.197416                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.198105                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.320379                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.995935                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.197416                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.198105                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 106914.995201                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.inst 94689.795918                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 105953.415207                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    105958.451686                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 106914.995201                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 94689.795918                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 105953.415207                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   105958.451686                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               478652                       # number of writebacks (Count)
system.l2.writebacks::total                    478652                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher         7502                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.inst          245                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data       876638                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              884385                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher         7502                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          245                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data       876638                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             884385                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher    652036294                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.inst     18299000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data  75350030000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    76020365294                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher    652036294                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     18299000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data  75350030000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   76020365294                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.320379                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.inst     0.995935                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.197416                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.198105                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.320379                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.995935                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.197416                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.198105                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 86914.995201                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 74689.795918                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 85953.415207                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 85958.451686                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 86914.995201                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 74689.795918                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 85953.415207                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 85958.451686                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         884487                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           18                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             18                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::switch_cpus.data            3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data        87000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        87000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data        29000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        29000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst            1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          245                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              245                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     23199000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     23199000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          246                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            246                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.995935                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.995935                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 94689.795918                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 94689.795918                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          245                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          245                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     18299000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     18299000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.995935                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.995935                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 74689.795918                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74689.795918                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data       603391                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                603391                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data       315546                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              315546                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data  34972094000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    34972094000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data       918937                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            918937                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.343382                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.343382                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 110830.414583                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 110830.414583                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data       315546                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          315546                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data  28661174000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  28661174000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.343382                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.343382                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 90830.414583                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 90830.414583                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        15914                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus.data      2960524                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           2976438                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher         7502                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data       561092                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          568594                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher    802076294                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus.data  57910696000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  58712772294                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher        23416                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus.data      3521616                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3545032                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.320379                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.159328                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.160392                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 106914.995201                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 103210.696285                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 103259.570615                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher         7502                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data       561092                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       568594                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    652036294                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data  46688856000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  47340892294                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.320379                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.159328                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.160392                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 86914.995201                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 83210.696285                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 83259.570615                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            5                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                5                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1496042                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1496042                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1496042                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1496042                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16383.997518                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9058670                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     900871                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      10.055457                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.388286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         0.285716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   131.356061                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    15.081405                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 16235.886049                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000085                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.008017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000920                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.990960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            117                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024          16267                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::3                   36                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::4                   81                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4158                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                12109                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.007141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.992859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  143735448                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 143735448                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    478652.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples      7498.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       245.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples    875088.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.045850401932                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        27934                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        27934                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2233308                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             451393                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      884385                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     478652                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    884385                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   478652                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1554                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.15                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                884385                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               478652                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  626279                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  183171                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   58227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   15149                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  13225                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  14189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  22066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  26740                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  28451                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  28790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  28768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  28852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  28840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  28817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  28887                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  29140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  29434                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  29773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  28490                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  28104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  28007                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  27979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        27934                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      31.586561                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     26.061608                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    164.992573                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        27925     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         27934                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        27934                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.135641                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.094218                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.203419                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            13669     48.93%     48.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              698      2.50%     51.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            10488     37.55%     88.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             2423      8.67%     97.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              538      1.93%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               97      0.35%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               10      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                5      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                6      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         27934                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   99456                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                56600640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             30633728                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              219539033.90527931                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              118820194.43661952                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  252779499000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     185453.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher       479872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        15680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     56005632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     30634688                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 1861297.598016456934                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 60818.606496936773                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 217231153.968128204346                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 118823918.024772390723                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher         7502                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          245                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data       876638                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       478652                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher    255746388                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst      5744128                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data  30175356508                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 5836333232195                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     34090.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     23445.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     34421.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  12193270.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher       480128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        15680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     56104832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       56600640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        15680                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        15680                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     30633728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     30633728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher         7502                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst          245                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data       876638                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          884385                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       478652                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         478652                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher      1862291                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst        60819                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    217615925                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         219539034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst        60819                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         60819                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    118820194                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        118820194                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    118820194                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher      1862291                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst        60819                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    217615925                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        338359228                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               882831                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              478667                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        57134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        57678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        54268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        53818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        56550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        54064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        58259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        56416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        56688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        53843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        48769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        48628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        55055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        54713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        57727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        59221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        31342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        31367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        29491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        29194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        30627                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        28589                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        30813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        28991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        29518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        28340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        28114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        27128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        30806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        30986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        31291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        32070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             15568207322                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3312381912                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        30436847024                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                17634.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34476.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              468130                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             149898                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            53.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           31.32                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       743470                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   117.201598                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    89.711755                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   138.502977                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       514875     69.25%     69.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       165046     22.20%     91.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        29910      4.02%     95.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        11150      1.50%     96.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         6933      0.93%     97.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         3727      0.50%     98.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2765      0.37%     98.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1622      0.22%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7442      1.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       743470                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              56501184                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           30634688                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              219.153270                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              118.823918                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.98                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               45.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    3921493238.208353                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1935608841.936077                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   2966338208.736423                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1223157192.767976                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 21341701793.670502                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 89765608976.728195                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 38985512038.534409                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  160139420290.584259                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   621.138800                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  86987150951                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8608099560                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 162220587489                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    3911421189.312289                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1930637381.904034                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   2876703484.032385                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1212162647.135977                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 21341701793.670502                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 88612646271.063736                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 39955043028.598343                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  159840315795.719482                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   619.978652                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  89171732143                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   8608112650                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 160035993207                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              568839                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        478652                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            405490                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             315546                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            315546                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         568839                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2652915                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2652915                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     87234368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 87234368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             884388                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   884388    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               884388                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          3683143599                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         4701477110                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1768530                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       884147                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                257815838                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               523222668                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded                6                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued              438070148                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued        1105590                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined    197957719                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined    536489397                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples    257806024                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.699224                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.926277                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0         103472936     40.14%     40.14% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1          44945333     17.43%     57.57% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2          32289952     12.52%     70.09% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3          26537717     10.29%     80.39% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4          23978043      9.30%     89.69% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5          13789070      5.35%     95.04% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6           7476173      2.90%     97.94% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7           3317200      1.29%     99.22% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8           1999600      0.78%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total     257806024                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu         1195546     13.84%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     13.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead        7050549     81.60%     95.43% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite        394509      4.57%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu    239882627     54.76%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult          163      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            6      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            6      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc          148      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead    145202271     33.15%     87.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite     52984927     12.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    438070148                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.699159                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                     8640604                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.019724                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads       1143692513                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites       721241720                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses    407680006                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses           446710752                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                 430644403                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts             141757720                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts           7425744                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                         184                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                  193341598                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches               51178297                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts             51583878                       # Number of stores executed (Count)
system.switch_cpus.numRate                   1.670357                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                     182                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                    9814                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts           299999995                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps             325264923                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       0.859386                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  0.859386                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       1.163621                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  1.163621                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads          522964270                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites         265336958                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads             170005                       # number of vector regfile reads (Count)
system.switch_cpus.vecRegfileWrites            169944                       # number of vector regfile writes (Count)
system.switch_cpus.ccRegfileReads          1646944929                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites          218620054                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads         173121421                       # number of misc regfile reads (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads    154235982                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores     68827297                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads     45870548                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores     37547893                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups        86510681                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted     73817876                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect      4711507                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups     46733608                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits        46731025                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.999945                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed         3359079                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups          546                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits          433                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          113                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.loop_predictor.correct     23492283                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.loop_predictor.wrong     11128016                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.statistical_corrector.correct     17072305                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.statistical_corrector.wrong     17547994                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderCorrect     13855524                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.altMatchProviderCorrect       838353                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect       396262                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.bimodalProviderCorrect     14388809                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderWrong      1767175                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.altMatchProviderWrong       277580                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong       158102                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.bimodalProviderWrong      1081536                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.switch_cpus.branchPred.tage.altMatchProviderWouldHaveHit       578827                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderWouldHaveHit       256254                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::2      1068213                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::4      1164055                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::6       860493                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::7      1658845                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::8      1454304                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::9      1322219                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::10      1421219                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::11      1192142                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::12      1109398                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::13       895318                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::14      1200854                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::15       516578                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::16       430583                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::17       334084                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::18       317824                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::19       299048                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::20       319955                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::22       287873                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::24       234048                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::26       130408                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::28       123334                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::30       397837                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::0      6370058                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::2       945718                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::4      1079219                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::6       806320                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::7      1207292                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::8       891809                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::9       552031                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::10      1229798                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::11       536101                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::12       474518                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::13       446494                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::14       374988                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::15       248709                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::16       195203                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::17       165589                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::18       242464                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::19       216315                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::20       158354                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::22       138774                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::24       187753                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::26        64479                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::28       206646                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.switch_cpus.commit.commitSquashedInsts    198112430                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.branchMispredicts      4292001                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples    230526697                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     1.410965                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.326498                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0    126085354     54.69%     54.69% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1     43704932     18.96%     73.65% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2     17636616      7.65%     81.30% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3     10419720      4.52%     85.82% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4      5946904      2.58%     88.40% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5      4103072      1.78%     90.18% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6      3671624      1.59%     91.78% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7      2972824      1.29%     93.07% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8     15985651      6.93%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total    230526697                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted    300000092                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted      325265020                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs           141839734                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads              96307635                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches           40341258                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer           283001494                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls       1513275                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu    183425007     56.39%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult          143      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc          136      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     96307635     29.61%     86.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite     45532099     14.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    325265020                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples     15985651                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles         44696818                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles     118133742                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          73366385                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles      17269041                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles        4340038                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved     42020216                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred        430303                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      569192429                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts       1520919                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles     62800401                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts              563571892                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches            86510681                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches     50090537                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles             190246079                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles         9519088                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.cacheLines          60442684                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes       1435714                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples    257806024                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      2.407538                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.155760                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0        142883722     55.42%     55.42% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1         10091152      3.91%     59.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2         11567694      4.49%     63.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3         10088916      3.91%     67.74% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4         10059019      3.90%     71.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5         10374405      4.02%     75.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6         15819184      6.14%     81.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7          5214088      2.02%     83.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8         41707844     16.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total    257806024                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.335552                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                2.185948                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles           4340038                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles           32020477                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles         14699844                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      523222858                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts       219394                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts        154235982                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts        68827297                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             6                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents            248168                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents         14221726                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents        63290                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect      2407018                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect      2952945                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts      5359963                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        410972380                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       407680006                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst         254871387                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst         397432405                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                1.581284                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.641295                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads             9568072                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads        57928329                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses        13125                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation        63290                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores       23295187                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads      2815220                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache        1364921                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     96307634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      6.945113                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    19.642896                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9       89517992     92.95%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19      1353476      1.41%     94.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29      2332099      2.42%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       277555      0.29%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       172129      0.18%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59       219079      0.23%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69       183409      0.19%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79       291282      0.30%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89       513013      0.53%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99       592252      0.61%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109       201247      0.21%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119        91320      0.09%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129       114152      0.12%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139        50258      0.05%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149        50727      0.05%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159        42262      0.04%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169        33650      0.03%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179        35827      0.04%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189        29478      0.03%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199        25306      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209        24267      0.03%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219        21353      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229        16547      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239        13886      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249        12171      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259        10537      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269         9687      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279         8578      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289         7973      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299         7300      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows        48822      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1041                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total     96307634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles        4340038                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         53124758                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles        55650823                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles          225                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          80938359                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles      63751821                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      550930497                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents        202947                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents       24066219                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents       29914963                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents       11964700                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands    644540303                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups          2561955783                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups        682339633                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups           172569                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps     383337242                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps        261203028                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing              14                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            8                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts          86213639                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                737918496                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes              1074068179                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts        299999995                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          325264923                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp            3545278                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1974694                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            5                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          3373765                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            918937                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           918937                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            246                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3545032                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             3                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          497                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13391916                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               13392413                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        16064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    381440704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               381456768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          884487                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  30633728                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           5348705                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000070                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.008384                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 5348332     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     372      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             5348705                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 257815838000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        11936295483                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            738000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       13391910000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       8928195                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      4463977                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             363                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          362                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
