

================================================================
== Vitis HLS Report for 'unpack'
================================================================
* Date:           Sat Jan 10 15:28:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.751 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                       |                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance               |            Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_unpack_Pipeline_unpack_loop_fu_30  |unpack_Pipeline_unpack_loop  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        +---------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      33|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|      14|     108|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      67|    -|
|Register         |        -|    -|      36|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      50|     208|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+----+-----+-----+
    |                Instance               |            Module           | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------+-----------------------------+---------+----+----+-----+-----+
    |grp_unpack_Pipeline_unpack_loop_fu_30  |unpack_Pipeline_unpack_loop  |        0|   0|  14|  108|    0|
    +---------------------------------------+-----------------------------+---------+----+----+-----+-----+
    |Total                                  |                             |        0|   0|  14|  108|    0|
    +---------------------------------------+-----------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln82_fu_48_p2  |         +|   0|  0|  32|          32|           1|
    |ap_block_state1    |        or|   0|  0|   1|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  33|          33|           2|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  13|          3|    1|          3|
    |ap_done                     |   9|          2|    1|          2|
    |ch0_in_write                |   9|          2|    1|          2|
    |ch1_in_write                |   9|          2|    1|          2|
    |ch2_in_write                |   9|          2|    1|          2|
    |ch3_in_write                |   9|          2|    1|          2|
    |stream_compute_to_fft_read  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  67|         15|    7|         15|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |   2|   0|    2|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |dummy_state_1                                       |  32|   0|   32|          0|
    |grp_unpack_Pipeline_unpack_loop_fu_30_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |  36|   0|   36|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|                 unpack|  return value|
|stream_compute_to_fft_dout            |   in|  128|     ap_fifo|  stream_compute_to_fft|       pointer|
|stream_compute_to_fft_num_data_valid  |   in|    5|     ap_fifo|  stream_compute_to_fft|       pointer|
|stream_compute_to_fft_fifo_cap        |   in|    5|     ap_fifo|  stream_compute_to_fft|       pointer|
|stream_compute_to_fft_empty_n         |   in|    1|     ap_fifo|  stream_compute_to_fft|       pointer|
|stream_compute_to_fft_read            |  out|    1|     ap_fifo|  stream_compute_to_fft|       pointer|
|ch0_in_din                            |  out|   32|     ap_fifo|                 ch0_in|       pointer|
|ch0_in_num_data_valid                 |   in|   11|     ap_fifo|                 ch0_in|       pointer|
|ch0_in_fifo_cap                       |   in|   11|     ap_fifo|                 ch0_in|       pointer|
|ch0_in_full_n                         |   in|    1|     ap_fifo|                 ch0_in|       pointer|
|ch0_in_write                          |  out|    1|     ap_fifo|                 ch0_in|       pointer|
|ch1_in_din                            |  out|   32|     ap_fifo|                 ch1_in|       pointer|
|ch1_in_num_data_valid                 |   in|   11|     ap_fifo|                 ch1_in|       pointer|
|ch1_in_fifo_cap                       |   in|   11|     ap_fifo|                 ch1_in|       pointer|
|ch1_in_full_n                         |   in|    1|     ap_fifo|                 ch1_in|       pointer|
|ch1_in_write                          |  out|    1|     ap_fifo|                 ch1_in|       pointer|
|ch2_in_din                            |  out|   32|     ap_fifo|                 ch2_in|       pointer|
|ch2_in_num_data_valid                 |   in|   11|     ap_fifo|                 ch2_in|       pointer|
|ch2_in_fifo_cap                       |   in|   11|     ap_fifo|                 ch2_in|       pointer|
|ch2_in_full_n                         |   in|    1|     ap_fifo|                 ch2_in|       pointer|
|ch2_in_write                          |  out|    1|     ap_fifo|                 ch2_in|       pointer|
|ch3_in_din                            |  out|   32|     ap_fifo|                 ch3_in|       pointer|
|ch3_in_num_data_valid                 |   in|   11|     ap_fifo|                 ch3_in|       pointer|
|ch3_in_fifo_cap                       |   in|   11|     ap_fifo|                 ch3_in|       pointer|
|ch3_in_full_n                         |   in|    1|     ap_fifo|                 ch3_in|       pointer|
|ch3_in_write                          |  out|    1|     ap_fifo|                 ch3_in|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------+--------------+

