# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../../Downloads/AnodeDec.sv" \
"../../../../../../../../Downloads/add3.sv" \
"../../../../../../../../Downloads/bcd11.sv" \
"../../../../project_1.srcs/sources_1/new/counter.sv" \
"../../../../../../../../Downloads/mux2.sv" \
"../../../../../../../../Downloads/mux4.sv" \
"../../../../project_1.srcs/sources_1/new/sseg4_TDM.sv" \
"../../../../../../../../Downloads/sseg_decoder.sv" \
"../../../../project_1.srcs/sim_2/new/sseg_TDM_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
