module testsystem_testbench();

timeunit 10ns;

timeprecision 1ns;

logic        Clk;
logic [5:0] data_In;
logic [18:0] write_address, read_address;
logic we;
logic [7:0] data_Out;

frameRAM frameRAM_instance(.*)
			
always begin : CLOCK_GENERATION

#1 Clk = ~Clk;

end

initial begin : CLOCK_INITIALIZATION
	Clk = 0;
end

initial begin: TEST_VECTORS
KEY = 4'b1111;
#10
KEY = 4'b1110;
#10
KEY = 4'b1111;

//SRAM_DQ = 16'b0;

end
endmodule
