
LwGPS-neo6m.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f64  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000594  08009108  08009108  00019108  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800969c  0800969c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800969c  0800969c  0001969c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096a4  080096a4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096a4  080096a4  000196a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096a8  080096a8  000196a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080096ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  200001e0  0800988c  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000584  0800988c  00020584  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a769  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d22  00000000  00000000  0002a979  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f8  00000000  00000000  0002c6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000750  00000000  00000000  0002ce98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cc4  00000000  00000000  0002d5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009219  00000000  00000000  000442ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088115  00000000  00000000  0004d4c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d55da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003534  00000000  00000000  000d5630  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080090ec 	.word	0x080090ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080090ec 	.word	0x080090ec

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d106      	bne.n	800101e <prv_parse_number+0x22>
        t = gh->p.term_str;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3371      	adds	r3, #113	; 0x71
 8001014:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 8001016:	e002      	b.n	800101e <prv_parse_number+0x22>
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	3301      	adds	r3, #1
 800101c:	603b      	str	r3, [r7, #0]
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d003      	beq.n	800102c <prv_parse_number+0x30>
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b20      	cmp	r3, #32
 800102a:	d0f5      	beq.n	8001018 <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b2d      	cmp	r3, #45	; 0x2d
 8001032:	d104      	bne.n	800103e <prv_parse_number+0x42>
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	3301      	adds	r3, #1
 8001038:	603b      	str	r3, [r7, #0]
 800103a:	2301      	movs	r3, #1
 800103c:	e000      	b.n	8001040 <prv_parse_number+0x44>
 800103e:	2300      	movs	r3, #0
 8001040:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 8001042:	e00d      	b.n	8001060 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	4613      	mov	r3, r2
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	4413      	add	r3, r2
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	461a      	mov	r2, r3
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	3b30      	subs	r3, #48	; 0x30
 8001056:	4413      	add	r3, r2
 8001058:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	3301      	adds	r3, #1
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d007      	beq.n	8001076 <prv_parse_number+0x7a>
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b2f      	cmp	r3, #47	; 0x2f
 800106c:	d903      	bls.n	8001076 <prv_parse_number+0x7a>
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b39      	cmp	r3, #57	; 0x39
 8001074:	d9e6      	bls.n	8001044 <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 8001076:	7afb      	ldrb	r3, [r7, #11]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d002      	beq.n	8001082 <prv_parse_number+0x86>
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	425b      	negs	r3, r3
 8001080:	e000      	b.n	8001084 <prv_parse_number+0x88>
 8001082:	68fb      	ldr	r3, [r7, #12]
}
 8001084:	4618      	mov	r0, r3
 8001086:	3714      	adds	r7, #20
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d106      	bne.n	80010ae <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3371      	adds	r3, #113	; 0x71
 80010a4:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 80010a6:	e002      	b.n	80010ae <prv_parse_float_number+0x1e>
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	3301      	adds	r3, #1
 80010ac:	603b      	str	r3, [r7, #0]
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d003      	beq.n	80010bc <prv_parse_float_number+0x2c>
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b20      	cmp	r3, #32
 80010ba:	d0f5      	beq.n	80010a8 <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 80010bc:	2100      	movs	r1, #0
 80010be:	6838      	ldr	r0, [r7, #0]
 80010c0:	f005 f896 	bl	80061f0 <strtod>
 80010c4:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 80010c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80010cc:	ec43 2b17 	vmov	d7, r2, r3
}
 80010d0:	eeb0 0a47 	vmov.f32	s0, s14
 80010d4:	eef0 0a67 	vmov.f32	s1, s15
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
	...

080010e0 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b088      	sub	sp, #32
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 80010e8:	2100      	movs	r1, #0
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff ffd0 	bl	8001090 <prv_parse_float_number>
 80010f0:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 80010f4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80010f8:	f7ff fd36 	bl	8000b68 <__aeabi_d2iz>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4a1d      	ldr	r2, [pc, #116]	; (8001174 <prv_parse_lat_long+0x94>)
 8001100:	fb82 1203 	smull	r1, r2, r2, r3
 8001104:	1152      	asrs	r2, r2, #5
 8001106:	17db      	asrs	r3, r3, #31
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fa12 	bl	8000534 <__aeabi_i2d>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 8001118:	f04f 0200 	mov.w	r2, #0
 800111c:	4b16      	ldr	r3, [pc, #88]	; (8001178 <prv_parse_lat_long+0x98>)
 800111e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001122:	f7ff fa71 	bl	8000608 <__aeabi_dmul>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800112e:	f7ff f8b3 	bl	8000298 <__aeabi_dsub>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	4b0f      	ldr	r3, [pc, #60]	; (800117c <prv_parse_lat_long+0x9c>)
 8001140:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001144:	f7ff fb8a 	bl	800085c <__aeabi_ddiv>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001150:	f7ff f8a4 	bl	800029c <__adddf3>
 8001154:	4602      	mov	r2, r0
 8001156:	460b      	mov	r3, r1
 8001158:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 800115c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001160:	ec43 2b17 	vmov	d7, r2, r3
}
 8001164:	eeb0 0a47 	vmov.f32	s0, s14
 8001168:	eef0 0a67 	vmov.f32	s1, s15
 800116c:	3720      	adds	r7, #32
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	51eb851f 	.word	0x51eb851f
 8001178:	40590000 	.word	0x40590000
 800117c:	404e0000 	.word	0x404e0000

08001180 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 8001180:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 800118a:	6879      	ldr	r1, [r7, #4]
 800118c:	f891 107f 	ldrb.w	r1, [r1, #127]	; 0x7f
 8001190:	2900      	cmp	r1, #0
 8001192:	d150      	bne.n	8001236 <prv_parse_term+0xb6>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3371      	adds	r3, #113	; 0x71
 8001198:	2206      	movs	r2, #6
 800119a:	49c0      	ldr	r1, [pc, #768]	; (800149c <prv_parse_term+0x31c>)
 800119c:	4618      	mov	r0, r3
 800119e:	f004 f9e7 	bl	8005570 <strncmp>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d009      	beq.n	80011bc <prv_parse_term+0x3c>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3371      	adds	r3, #113	; 0x71
 80011ac:	2206      	movs	r2, #6
 80011ae:	49bc      	ldr	r1, [pc, #752]	; (80014a0 <prv_parse_term+0x320>)
 80011b0:	4618      	mov	r0, r3
 80011b2:	f004 f9dd 	bl	8005570 <strncmp>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d104      	bne.n	80011c6 <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2201      	movs	r2, #1
 80011c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80011c4:	e035      	b.n	8001232 <prv_parse_term+0xb2>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	3371      	adds	r3, #113	; 0x71
 80011ca:	2206      	movs	r2, #6
 80011cc:	49b5      	ldr	r1, [pc, #724]	; (80014a4 <prv_parse_term+0x324>)
 80011ce:	4618      	mov	r0, r3
 80011d0:	f004 f9ce 	bl	8005570 <strncmp>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d009      	beq.n	80011ee <prv_parse_term+0x6e>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3371      	adds	r3, #113	; 0x71
 80011de:	2206      	movs	r2, #6
 80011e0:	49b1      	ldr	r1, [pc, #708]	; (80014a8 <prv_parse_term+0x328>)
 80011e2:	4618      	mov	r0, r3
 80011e4:	f004 f9c4 	bl	8005570 <strncmp>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d104      	bne.n	80011f8 <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2202      	movs	r2, #2
 80011f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80011f6:	e01c      	b.n	8001232 <prv_parse_term+0xb2>
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
            gh->p.stat = STAT_GSV;
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3371      	adds	r3, #113	; 0x71
 80011fc:	2206      	movs	r2, #6
 80011fe:	49ab      	ldr	r1, [pc, #684]	; (80014ac <prv_parse_term+0x32c>)
 8001200:	4618      	mov	r0, r3
 8001202:	f004 f9b5 	bl	8005570 <strncmp>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d009      	beq.n	8001220 <prv_parse_term+0xa0>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3371      	adds	r3, #113	; 0x71
 8001210:	2206      	movs	r2, #6
 8001212:	49a7      	ldr	r1, [pc, #668]	; (80014b0 <prv_parse_term+0x330>)
 8001214:	4618      	mov	r0, r3
 8001216:	f004 f9ab 	bl	8005570 <strncmp>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d104      	bne.n	800122a <prv_parse_term+0xaa>
            gh->p.stat = STAT_RMC;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2204      	movs	r2, #4
 8001224:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8001228:	e003      	b.n	8001232 <prv_parse_term+0xb2>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        }
        return 1;
 8001232:	2301      	movs	r3, #1
 8001234:	e20e      	b.n	8001654 <prv_parse_term+0x4d4>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 8001236:	6879      	ldr	r1, [r7, #4]
 8001238:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 800123c:	2900      	cmp	r1, #0
 800123e:	f000 8208 	beq.w	8001652 <prv_parse_term+0x4d2>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 8001242:	6879      	ldr	r1, [r7, #4]
 8001244:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8001248:	2901      	cmp	r1, #1
 800124a:	f040 80ca 	bne.w	80013e2 <prv_parse_term+0x262>
        switch (gh->p.term_num) {
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001254:	3b01      	subs	r3, #1
 8001256:	2b0a      	cmp	r3, #10
 8001258:	f200 81ee 	bhi.w	8001638 <prv_parse_term+0x4b8>
 800125c:	a201      	add	r2, pc, #4	; (adr r2, 8001264 <prv_parse_term+0xe4>)
 800125e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001262:	bf00      	nop
 8001264:	08001291 	.word	0x08001291
 8001268:	0800130b 	.word	0x0800130b
 800126c:	08001321 	.word	0x08001321
 8001270:	0800134b 	.word	0x0800134b
 8001274:	08001361 	.word	0x08001361
 8001278:	0800138b 	.word	0x0800138b
 800127c:	0800139f 	.word	0x0800139f
 8001280:	08001639 	.word	0x08001639
 8001284:	080013b3 	.word	0x080013b3
 8001288:	08001639 	.word	0x08001639
 800128c:	080013cb 	.word	0x080013cb
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001296:	3b30      	subs	r3, #48	; 0x30
 8001298:	b2db      	uxtb	r3, r3
 800129a:	461a      	mov	r2, r3
 800129c:	0092      	lsls	r2, r2, #2
 800129e:	4413      	add	r3, r2
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80012aa:	4413      	add	r3, r2
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	3b30      	subs	r3, #48	; 0x30
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80012be:	3b30      	subs	r3, #48	; 0x30
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	461a      	mov	r2, r3
 80012c4:	0092      	lsls	r2, r2, #2
 80012c6:	4413      	add	r3, r2
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	b2da      	uxtb	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80012d2:	4413      	add	r3, r2
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	3b30      	subs	r3, #48	; 0x30
 80012d8:	b2da      	uxtb	r2, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80012e6:	3b30      	subs	r3, #48	; 0x30
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	461a      	mov	r2, r3
 80012ec:	0092      	lsls	r2, r2, #2
 80012ee:	4413      	add	r3, r2
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80012fa:	4413      	add	r3, r2
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	3b30      	subs	r3, #48	; 0x30
 8001300:	b2da      	uxtb	r2, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                break;
 8001308:	e1a3      	b.n	8001652 <prv_parse_term+0x4d2>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff fee8 	bl	80010e0 <prv_parse_lat_long>
 8001310:	eeb0 7a40 	vmov.f32	s14, s0
 8001314:	eef0 7a60 	vmov.f32	s15, s1
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 800131e:	e198      	b.n	8001652 <prv_parse_term+0x4d2>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001326:	2b53      	cmp	r3, #83	; 0x53
 8001328:	d005      	beq.n	8001336 <prv_parse_term+0x1b6>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001330:	2b73      	cmp	r3, #115	; 0x73
 8001332:	f040 8183 	bne.w	800163c <prv_parse_term+0x4bc>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 800133c:	4690      	mov	r8, r2
 800133e:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	e9c3 8922 	strd	r8, r9, [r3, #136]	; 0x88
                }
                break;
 8001348:	e178      	b.n	800163c <prv_parse_term+0x4bc>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff fec8 	bl	80010e0 <prv_parse_lat_long>
 8001350:	eeb0 7a40 	vmov.f32	s14, s0
 8001354:	eef0 7a60 	vmov.f32	s15, s1
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 800135e:	e178      	b.n	8001652 <prv_parse_term+0x4d2>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001366:	2b57      	cmp	r3, #87	; 0x57
 8001368:	d005      	beq.n	8001376 <prv_parse_term+0x1f6>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001370:	2b77      	cmp	r3, #119	; 0x77
 8001372:	f040 8165 	bne.w	8001640 <prv_parse_term+0x4c0>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 800137c:	4614      	mov	r4, r2
 800137e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	e9c3 4524 	strd	r4, r5, [r3, #144]	; 0x90
                }
                break;
 8001388:	e15a      	b.n	8001640 <prv_parse_term+0x4c0>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 800138a:	2100      	movs	r1, #0
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff fe35 	bl	8000ffc <prv_parse_number>
 8001392:	4603      	mov	r3, r0
 8001394:	b2da      	uxtb	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
                break;
 800139c:	e159      	b.n	8001652 <prv_parse_term+0x4d2>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 800139e:	2100      	movs	r1, #0
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff fe2b 	bl	8000ffc <prv_parse_number>
 80013a6:	4603      	mov	r3, r0
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
                break;
 80013b0:	e14f      	b.n	8001652 <prv_parse_term+0x4d2>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 80013b2:	2100      	movs	r1, #0
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f7ff fe6b 	bl	8001090 <prv_parse_float_number>
 80013ba:	eeb0 7a40 	vmov.f32	s14, s0
 80013be:	eef0 7a60 	vmov.f32	s15, s1
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 80013c8:	e143      	b.n	8001652 <prv_parse_term+0x4d2>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 80013ca:	2100      	movs	r1, #0
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f7ff fe5f 	bl	8001090 <prv_parse_float_number>
 80013d2:	eeb0 7a40 	vmov.f32	s14, s0
 80013d6:	eef0 7a60 	vmov.f32	s15, s1
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 80013e0:	e137      	b.n	8001652 <prv_parse_term+0x4d2>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 80013e2:	6879      	ldr	r1, [r7, #4]
 80013e4:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 80013e8:	2902      	cmp	r1, #2
 80013ea:	d17f      	bne.n	80014ec <prv_parse_term+0x36c>
        switch (gh->p.term_num) {
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80013f2:	3b02      	subs	r3, #2
 80013f4:	2b0f      	cmp	r3, #15
 80013f6:	d85d      	bhi.n	80014b4 <prv_parse_term+0x334>
 80013f8:	a201      	add	r2, pc, #4	; (adr r2, 8001400 <prv_parse_term+0x280>)
 80013fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013fe:	bf00      	nop
 8001400:	08001441 	.word	0x08001441
 8001404:	080014b5 	.word	0x080014b5
 8001408:	080014b5 	.word	0x080014b5
 800140c:	080014b5 	.word	0x080014b5
 8001410:	080014b5 	.word	0x080014b5
 8001414:	080014b5 	.word	0x080014b5
 8001418:	080014b5 	.word	0x080014b5
 800141c:	080014b5 	.word	0x080014b5
 8001420:	080014b5 	.word	0x080014b5
 8001424:	080014b5 	.word	0x080014b5
 8001428:	080014b5 	.word	0x080014b5
 800142c:	080014b5 	.word	0x080014b5
 8001430:	080014b5 	.word	0x080014b5
 8001434:	08001455 	.word	0x08001455
 8001438:	0800146d 	.word	0x0800146d
 800143c:	08001485 	.word	0x08001485
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 8001440:	2100      	movs	r1, #0
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fdda 	bl	8000ffc <prv_parse_number>
 8001448:	4603      	mov	r3, r0
 800144a:	b2da      	uxtb	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
                break;
 8001452:	e0fe      	b.n	8001652 <prv_parse_term+0x4d2>
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 8001454:	2100      	movs	r1, #0
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f7ff fe1a 	bl	8001090 <prv_parse_float_number>
 800145c:	eeb0 7a40 	vmov.f32	s14, s0
 8001460:	eef0 7a60 	vmov.f32	s15, s1
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 800146a:	e0f2      	b.n	8001652 <prv_parse_term+0x4d2>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 800146c:	2100      	movs	r1, #0
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff fe0e 	bl	8001090 <prv_parse_float_number>
 8001474:	eeb0 7a40 	vmov.f32	s14, s0
 8001478:	eef0 7a60 	vmov.f32	s15, s1
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 8001482:	e0e6      	b.n	8001652 <prv_parse_term+0x4d2>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 8001484:	2100      	movs	r1, #0
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f7ff fe02 	bl	8001090 <prv_parse_float_number>
 800148c:	eeb0 7a40 	vmov.f32	s14, s0
 8001490:	eef0 7a60 	vmov.f32	s15, s1
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 800149a:	e0da      	b.n	8001652 <prv_parse_term+0x4d2>
 800149c:	08009108 	.word	0x08009108
 80014a0:	08009110 	.word	0x08009110
 80014a4:	08009118 	.word	0x08009118
 80014a8:	08009120 	.word	0x08009120
 80014ac:	08009128 	.word	0x08009128
 80014b0:	08009130 	.word	0x08009130
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	f240 80c2 	bls.w	8001644 <prv_parse_term+0x4c4>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80014c6:	2b0e      	cmp	r3, #14
 80014c8:	f200 80bc 	bhi.w	8001644 <prv_parse_term+0x4c4>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 80014cc:	2100      	movs	r1, #0
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f7ff fd94 	bl	8000ffc <prv_parse_number>
 80014d4:	4602      	mov	r2, r0
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80014dc:	3b03      	subs	r3, #3
 80014de:	b2d1      	uxtb	r1, r2
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	4413      	add	r3, r2
 80014e4:	460a      	mov	r2, r1
 80014e6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
                }
                break;
 80014ea:	e0ab      	b.n	8001644 <prv_parse_term+0x4c4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 80014ec:	6879      	ldr	r1, [r7, #4]
 80014ee:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 80014f2:	2904      	cmp	r1, #4
 80014f4:	f040 80a8 	bne.w	8001648 <prv_parse_term+0x4c8>
        switch (gh->p.term_num) {
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	f891 107f 	ldrb.w	r1, [r1, #127]	; 0x7f
 80014fe:	3902      	subs	r1, #2
 8001500:	2909      	cmp	r1, #9
 8001502:	f200 80a3 	bhi.w	800164c <prv_parse_term+0x4cc>
 8001506:	a001      	add	r0, pc, #4	; (adr r0, 800150c <prv_parse_term+0x38c>)
 8001508:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800150c:	08001535 	.word	0x08001535
 8001510:	0800164d 	.word	0x0800164d
 8001514:	0800164d 	.word	0x0800164d
 8001518:	0800164d 	.word	0x0800164d
 800151c:	0800164d 	.word	0x0800164d
 8001520:	0800154f 	.word	0x0800154f
 8001524:	08001567 	.word	0x08001567
 8001528:	0800157f 	.word	0x0800157f
 800152c:	080015f9 	.word	0x080015f9
 8001530:	08001611 	.word	0x08001611
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800153a:	2b41      	cmp	r3, #65	; 0x41
 800153c:	bf0c      	ite	eq
 800153e:	2301      	moveq	r3, #1
 8001540:	2300      	movne	r3, #0
 8001542:	b2db      	uxtb	r3, r3
 8001544:	461a      	mov	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 800154c:	e081      	b.n	8001652 <prv_parse_term+0x4d2>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 800154e:	2100      	movs	r1, #0
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff fd9d 	bl	8001090 <prv_parse_float_number>
 8001556:	eeb0 7a40 	vmov.f32	s14, s0
 800155a:	eef0 7a60 	vmov.f32	s15, s1
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 8001564:	e075      	b.n	8001652 <prv_parse_term+0x4d2>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 8001566:	2100      	movs	r1, #0
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff fd91 	bl	8001090 <prv_parse_float_number>
 800156e:	eeb0 7a40 	vmov.f32	s14, s0
 8001572:	eef0 7a60 	vmov.f32	s15, s1
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 800157c:	e069      	b.n	8001652 <prv_parse_term+0x4d2>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001584:	3b30      	subs	r3, #48	; 0x30
 8001586:	b2db      	uxtb	r3, r3
 8001588:	461a      	mov	r2, r3
 800158a:	0092      	lsls	r2, r2, #2
 800158c:	4413      	add	r3, r2
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	b2da      	uxtb	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001598:	4413      	add	r3, r2
 800159a:	b2db      	uxtb	r3, r3
 800159c:	3b30      	subs	r3, #48	; 0x30
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80015ac:	3b30      	subs	r3, #48	; 0x30
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	461a      	mov	r2, r3
 80015b2:	0092      	lsls	r2, r2, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80015c0:	4413      	add	r3, r2
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	3b30      	subs	r3, #48	; 0x30
 80015c6:	b2da      	uxtb	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80015d4:	3b30      	subs	r3, #48	; 0x30
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	461a      	mov	r2, r3
 80015da:	0092      	lsls	r2, r2, #2
 80015dc:	4413      	add	r3, r2
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80015e8:	4413      	add	r3, r2
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	3b30      	subs	r3, #48	; 0x30
 80015ee:	b2da      	uxtb	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
                break;
 80015f6:	e02c      	b.n	8001652 <prv_parse_term+0x4d2>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 80015f8:	2100      	movs	r1, #0
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff fd48 	bl	8001090 <prv_parse_float_number>
 8001600:	eeb0 7a40 	vmov.f32	s14, s0
 8001604:	eef0 7a60 	vmov.f32	s15, s1
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 800160e:	e020      	b.n	8001652 <prv_parse_term+0x4d2>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8001610:	6879      	ldr	r1, [r7, #4]
 8001612:	f891 1071 	ldrb.w	r1, [r1, #113]	; 0x71
 8001616:	2957      	cmp	r1, #87	; 0x57
 8001618:	d004      	beq.n	8001624 <prv_parse_term+0x4a4>
 800161a:	6879      	ldr	r1, [r7, #4]
 800161c:	f891 1071 	ldrb.w	r1, [r1, #113]	; 0x71
 8001620:	2977      	cmp	r1, #119	; 0x77
 8001622:	d115      	bne.n	8001650 <prv_parse_term+0x4d0>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 8001624:	6879      	ldr	r1, [r7, #4]
 8001626:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	; 0xa0
 800162a:	4602      	mov	r2, r0
 800162c:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
                }
                break;
 8001636:	e00b      	b.n	8001650 <prv_parse_term+0x4d0>
                break;
 8001638:	bf00      	nop
 800163a:	e00a      	b.n	8001652 <prv_parse_term+0x4d2>
                break;
 800163c:	bf00      	nop
 800163e:	e008      	b.n	8001652 <prv_parse_term+0x4d2>
                break;
 8001640:	bf00      	nop
 8001642:	e006      	b.n	8001652 <prv_parse_term+0x4d2>
                break;
 8001644:	bf00      	nop
 8001646:	e004      	b.n	8001652 <prv_parse_term+0x4d2>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
 8001648:	bf00      	nop
 800164a:	e002      	b.n	8001652 <prv_parse_term+0x4d2>
                break;
 800164c:	bf00      	nop
 800164e:	e000      	b.n	8001652 <prv_parse_term+0x4d2>
                break;
 8001650:	bf00      	nop
    return 1;
 8001652:	2301      	movs	r3, #1
}
 8001654:	4618      	mov	r0, r3
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800165e:	bf00      	nop

08001660 <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800166e:	2b2f      	cmp	r3, #47	; 0x2f
 8001670:	d90d      	bls.n	800168e <prv_check_crc+0x2e>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001678:	2b39      	cmp	r3, #57	; 0x39
 800167a:	d808      	bhi.n	800168e <prv_check_crc+0x2e>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001682:	3b30      	subs	r3, #48	; 0x30
 8001684:	b2db      	uxtb	r3, r3
 8001686:	011b      	lsls	r3, r3, #4
 8001688:	b2db      	uxtb	r3, r3
 800168a:	b25a      	sxtb	r2, r3
 800168c:	e026      	b.n	80016dc <prv_check_crc+0x7c>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001694:	2b60      	cmp	r3, #96	; 0x60
 8001696:	d90d      	bls.n	80016b4 <prv_check_crc+0x54>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800169e:	2b7a      	cmp	r3, #122	; 0x7a
 80016a0:	d808      	bhi.n	80016b4 <prv_check_crc+0x54>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80016a8:	3b57      	subs	r3, #87	; 0x57
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	011b      	lsls	r3, r3, #4
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	b25a      	sxtb	r2, r3
 80016b2:	e013      	b.n	80016dc <prv_check_crc+0x7c>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80016ba:	2b40      	cmp	r3, #64	; 0x40
 80016bc:	d90d      	bls.n	80016da <prv_check_crc+0x7a>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80016c4:	2b5a      	cmp	r3, #90	; 0x5a
 80016c6:	d808      	bhi.n	80016da <prv_check_crc+0x7a>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80016ce:	3b37      	subs	r3, #55	; 0x37
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	011b      	lsls	r3, r3, #4
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	b25a      	sxtb	r2, r3
 80016d8:	e000      	b.n	80016dc <prv_check_crc+0x7c>
 80016da:	2200      	movs	r2, #0
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80016e2:	2b2f      	cmp	r3, #47	; 0x2f
 80016e4:	d90c      	bls.n	8001700 <prv_check_crc+0xa0>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80016ec:	2b39      	cmp	r3, #57	; 0x39
 80016ee:	d807      	bhi.n	8001700 <prv_check_crc+0xa0>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	f003 030f 	and.w	r3, r3, #15
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	e028      	b.n	8001752 <prv_check_crc+0xf2>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001706:	2b60      	cmp	r3, #96	; 0x60
 8001708:	d90e      	bls.n	8001728 <prv_check_crc+0xc8>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001710:	2b7a      	cmp	r3, #122	; 0x7a
 8001712:	d809      	bhi.n	8001728 <prv_check_crc+0xc8>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 800171a:	3b57      	subs	r3, #87	; 0x57
 800171c:	b2db      	uxtb	r3, r3
 800171e:	b25b      	sxtb	r3, r3
 8001720:	f003 030f 	and.w	r3, r3, #15
 8001724:	b25b      	sxtb	r3, r3
 8001726:	e014      	b.n	8001752 <prv_check_crc+0xf2>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 800172e:	2b40      	cmp	r3, #64	; 0x40
 8001730:	d90e      	bls.n	8001750 <prv_check_crc+0xf0>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001738:	2b5a      	cmp	r3, #90	; 0x5a
 800173a:	d809      	bhi.n	8001750 <prv_check_crc+0xf0>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001742:	3b37      	subs	r3, #55	; 0x37
 8001744:	b2db      	uxtb	r3, r3
 8001746:	b25b      	sxtb	r3, r3
 8001748:	f003 030f 	and.w	r3, r3, #15
 800174c:	b25b      	sxtb	r3, r3
 800174e:	e000      	b.n	8001752 <prv_check_crc+0xf2>
 8001750:	2300      	movs	r3, #0
 8001752:	4313      	orrs	r3, r2
 8001754:	b25b      	sxtb	r3, r3
 8001756:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800175e:	7bfa      	ldrb	r2, [r7, #15]
 8001760:	429a      	cmp	r2, r3
 8001762:	bf0c      	ite	eq
 8001764:	2301      	moveq	r3, #1
 8001766:	2300      	movne	r3, #0
 8001768:	b2db      	uxtb	r3, r3
}
 800176a:	4618      	mov	r0, r3
 800176c:	3714      	adds	r7, #20
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 8001776:	b580      	push	{r7, lr}
 8001778:	b082      	sub	sp, #8
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001784:	2b01      	cmp	r3, #1
 8001786:	d136      	bne.n	80017f6 <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 800178e:	6879      	ldr	r1, [r7, #4]
 8001790:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 80017a6:	6879      	ldr	r1, [r7, #4]
 80017a8:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 80017b2:	6879      	ldr	r1, [r7, #4]
 80017b4:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f893 20a8 	ldrb.w	r2, [r3, #168]	; 0xa8
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f893 20a9 	ldrb.w	r2, [r3, #169]	; 0xa9
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        gh->hours = gh->p.data.gga.hours;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        gh->minutes = gh->p.data.gga.minutes;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 20ab 	ldrb.w	r2, [r3, #171]	; 0xab
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        gh->seconds = gh->p.data.gga.seconds;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f893 20ac 	ldrb.w	r2, [r3, #172]	; 0xac
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80017f4:	e055      	b.n	80018a2 <prv_copy_from_tmp_memory+0x12c>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d121      	bne.n	8001844 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8001806:	6879      	ldr	r1, [r7, #4]
 8001808:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f103 0041 	add.w	r0, r3, #65	; 0x41
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	33a1      	adds	r3, #161	; 0xa1
 800183a:	220c      	movs	r2, #12
 800183c:	4619      	mov	r1, r3
 800183e:	f002 ffe1 	bl	8004804 <memcpy>
 8001842:	e02e      	b.n	80018a2 <prv_copy_from_tmp_memory+0x12c>
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800184a:	2b04      	cmp	r3, #4
 800184c:	d129      	bne.n	80018a2 <prv_copy_from_tmp_memory+0x12c>
        gh->course = gh->p.data.rmc.course;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001854:	6879      	ldr	r1, [r7, #4]
 8001856:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        gh->speed = gh->p.data.rmc.speed;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
        gh->variation = gh->p.data.rmc.variation;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001878:	6879      	ldr	r1, [r7, #4]
 800187a:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
        gh->date = gh->p.data.rmc.date;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 2089 	ldrb.w	r2, [r3, #137]	; 0x89
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        gh->month = gh->p.data.rmc.month;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f893 208a 	ldrb.w	r2, [r3, #138]	; 0x8a
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        gh->year = gh->p.data.rmc.year;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f893 208b 	ldrb.w	r2, [r3, #139]	; 0x8b
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 80018a2:	2301      	movs	r3, #1
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 80018b4:	22b0      	movs	r2, #176	; 0xb0
 80018b6:	2100      	movs	r1, #0
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f002 ffb1 	bl	8004820 <memset>
    return 1;
 80018be:	2301      	movs	r3, #1
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 80018d8:	e0ad      	b.n	8001a36 <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b24      	cmp	r3, #36	; 0x24
 80018e0:	d128      	bne.n	8001934 <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	3370      	adds	r3, #112	; 0x70
 80018e6:	2240      	movs	r2, #64	; 0x40
 80018e8:	2100      	movs	r1, #0
 80018ea:	4618      	mov	r0, r3
 80018ec:	f002 ff98 	bl	8004820 <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80018f6:	2b0b      	cmp	r3, #11
 80018f8:	f200 8097 	bhi.w	8001a2a <lwgps_process+0x162>
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001902:	4619      	mov	r1, r3
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	781a      	ldrb	r2, [r3, #0]
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	440b      	add	r3, r1
 800190c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001916:	3301      	adds	r3, #1
 8001918:	b2da      	uxtb	r2, r3
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001926:	461a      	mov	r2, r3
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	4413      	add	r3, r2
 800192c:	2200      	movs	r2, #0
 800192e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001932:	e07a      	b.n	8001a2a <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b2c      	cmp	r3, #44	; 0x2c
 800193a:	d11d      	bne.n	8001978 <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 800193c:	68f8      	ldr	r0, [r7, #12]
 800193e:	f7ff fc1f 	bl	8001180 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4053      	eors	r3, r2
 800194e:	b2da      	uxtb	r2, r3
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2200      	movs	r2, #0
 8001962:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800196c:	3301      	adds	r3, #1
 800196e:	b2da      	uxtb	r2, r3
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8001976:	e058      	b.n	8001a2a <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b2a      	cmp	r3, #42	; 0x2a
 800197e:	d117      	bne.n	80019b0 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8001980:	68f8      	ldr	r0, [r7, #12]
 8001982:	f7ff fbfd 	bl	8001180 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2200      	movs	r2, #0
 8001992:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80019a4:	3301      	adds	r3, #1
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 80019ae:	e03c      	b.n	8001a2a <lwgps_process+0x162>
        } else if (*d == '\r') {
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b0d      	cmp	r3, #13
 80019b6:	d109      	bne.n	80019cc <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 80019b8:	68f8      	ldr	r0, [r7, #12]
 80019ba:	f7ff fe51 	bl	8001660 <prv_check_crc>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d032      	beq.n	8001a2a <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 80019c4:	68f8      	ldr	r0, [r7, #12]
 80019c6:	f7ff fed6 	bl	8001776 <prv_copy_from_tmp_memory>
 80019ca:	e02e      	b.n	8001a2a <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d109      	bne.n	80019ea <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4053      	eors	r3, r2
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80019f0:	2b0b      	cmp	r3, #11
 80019f2:	d81a      	bhi.n	8001a2a <lwgps_process+0x162>
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80019fa:	4619      	mov	r1, r3
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	781a      	ldrb	r2, [r3, #0]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	440b      	add	r3, r1
 8001a04:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001a0e:	3301      	adds	r3, #1
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001a1e:	461a      	mov	r2, r3
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	4413      	add	r3, r2
 8001a24:	2200      	movs	r2, #0
 8001a26:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	617b      	str	r3, [r7, #20]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f47f af4e 	bne.w	80018da <lwgps_process+0x12>
        }
    }
    return 1;
 8001a3e:	2301      	movs	r3, #1
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_UART_RxCpltCallback>:
static void MX_DMA_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
	/* If the huart1 buffer is full, mark the flag. */
	flag = 1;
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <HAL_UART_RxCpltCallback+0x1c>)
 8001a52:	2201      	movs	r2, #1
 8001a54:	701a      	strb	r2, [r3, #0]
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	200001fc 	.word	0x200001fc

08001a68 <serialPrint>:

void serialPrint(const char *fmt, ...) {
 8001a68:	b40f      	push	{r0, r1, r2, r3}
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b082      	sub	sp, #8
 8001a6e:	af00      	add	r7, sp, #0
	static char buffer[256];
	va_list args;
	va_start(args, fmt);
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	607b      	str	r3, [r7, #4]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a7e:	480a      	ldr	r0, [pc, #40]	; (8001aa8 <serialPrint+0x40>)
 8001a80:	f004 fc74 	bl	800636c <vsniprintf>
	va_end(args);

	HAL_UART_Transmit(&huart2, (uint8_t*) buffer, strlen(buffer), 15); // UART defined at huart2 for serial communication with computer.
 8001a84:	4808      	ldr	r0, [pc, #32]	; (8001aa8 <serialPrint+0x40>)
 8001a86:	f7fe fbab 	bl	80001e0 <strlen>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	b29a      	uxth	r2, r3
 8001a8e:	230f      	movs	r3, #15
 8001a90:	4905      	ldr	r1, [pc, #20]	; (8001aa8 <serialPrint+0x40>)
 8001a92:	4806      	ldr	r0, [pc, #24]	; (8001aac <serialPrint+0x44>)
 8001a94:	f001 ff77 	bl	8003986 <HAL_UART_Transmit>

}
 8001a98:	bf00      	nop
 8001a9a:	3708      	adds	r7, #8
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001aa2:	b004      	add	sp, #16
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	20000200 	.word	0x20000200
 8001aac:	2000052c 	.word	0x2000052c

08001ab0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ab4:	f000 fb9c 	bl	80021f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ab8:	f000 f87c 	bl	8001bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001abc:	f000 f958 	bl	8001d70 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ac0:	f000 f936 	bl	8001d30 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001ac4:	f000 f90a 	bl	8001cdc <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001ac8:	f000 f8de 	bl	8001c88 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	/* Recieve buffer */
	memset(gpsRx, 0, SIZE); // Clear the buffer.
 8001acc:	22c8      	movs	r2, #200	; 0xc8
 8001ace:	2100      	movs	r1, #0
 8001ad0:	482d      	ldr	r0, [pc, #180]	; (8001b88 <main+0xd8>)
 8001ad2:	f002 fea5 	bl	8004820 <memset>

	/* Start DMA; circular mode */
	HAL_UART_Receive_DMA(&huart1, gpsRx, SIZE);
 8001ad6:	22c8      	movs	r2, #200	; 0xc8
 8001ad8:	492b      	ldr	r1, [pc, #172]	; (8001b88 <main+0xd8>)
 8001ada:	482c      	ldr	r0, [pc, #176]	; (8001b8c <main+0xdc>)
 8001adc:	f001 ffe5 	bl	8003aaa <HAL_UART_Receive_DMA>

	/* Init GPS */
	lwgps_init(&hgps);
 8001ae0:	482b      	ldr	r0, [pc, #172]	; (8001b90 <main+0xe0>)
 8001ae2:	f7ff fee3 	bl	80018ac <lwgps_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		if (flag == 1) {
 8001ae6:	4b2b      	ldr	r3, [pc, #172]	; (8001b94 <main+0xe4>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d1fb      	bne.n	8001ae6 <main+0x36>

			/* If buffer is full, process the income data */
			lwgps_process(&hgps, gpsRx, SIZE);
 8001aee:	22c8      	movs	r2, #200	; 0xc8
 8001af0:	4925      	ldr	r1, [pc, #148]	; (8001b88 <main+0xd8>)
 8001af2:	4827      	ldr	r0, [pc, #156]	; (8001b90 <main+0xe0>)
 8001af4:	f7ff fee8 	bl	80018c8 <lwgps_process>

			/* Print messages */
			serialPrint("---\r\n");
 8001af8:	4827      	ldr	r0, [pc, #156]	; (8001b98 <main+0xe8>)
 8001afa:	f7ff ffb5 	bl	8001a68 <serialPrint>
			serialPrint("Valid status: %d\r\n", hgps.is_valid);
 8001afe:	4b24      	ldr	r3, [pc, #144]	; (8001b90 <main+0xe0>)
 8001b00:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001b04:	4619      	mov	r1, r3
 8001b06:	4825      	ldr	r0, [pc, #148]	; (8001b9c <main+0xec>)
 8001b08:	f7ff ffae 	bl	8001a68 <serialPrint>
			serialPrint("Time: %02d:%02d:%02d\r\n", hgps.hours, hgps.minutes, hgps.seconds);
 8001b0c:	4b20      	ldr	r3, [pc, #128]	; (8001b90 <main+0xe0>)
 8001b0e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001b12:	4619      	mov	r1, r3
 8001b14:	4b1e      	ldr	r3, [pc, #120]	; (8001b90 <main+0xe0>)
 8001b16:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	4b1c      	ldr	r3, [pc, #112]	; (8001b90 <main+0xe0>)
 8001b1e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b22:	481f      	ldr	r0, [pc, #124]	; (8001ba0 <main+0xf0>)
 8001b24:	f7ff ffa0 	bl	8001a68 <serialPrint>
			serialPrint("Latitude: %f degrees\r\n", hgps.latitude);
 8001b28:	4b19      	ldr	r3, [pc, #100]	; (8001b90 <main+0xe0>)
 8001b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2e:	481d      	ldr	r0, [pc, #116]	; (8001ba4 <main+0xf4>)
 8001b30:	f7ff ff9a 	bl	8001a68 <serialPrint>
			serialPrint("Longitude: %f degrees\r\n", hgps.longitude);
 8001b34:	4b16      	ldr	r3, [pc, #88]	; (8001b90 <main+0xe0>)
 8001b36:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001b3a:	481b      	ldr	r0, [pc, #108]	; (8001ba8 <main+0xf8>)
 8001b3c:	f7ff ff94 	bl	8001a68 <serialPrint>
			serialPrint("Altitude: %f meters\r\n", hgps.altitude + hgps.geo_sep);
 8001b40:	4b13      	ldr	r3, [pc, #76]	; (8001b90 <main+0xe0>)
 8001b42:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001b46:	4b12      	ldr	r3, [pc, #72]	; (8001b90 <main+0xe0>)
 8001b48:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001b4c:	f7fe fba6 	bl	800029c <__adddf3>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4815      	ldr	r0, [pc, #84]	; (8001bac <main+0xfc>)
 8001b56:	f7ff ff87 	bl	8001a68 <serialPrint>
			serialPrint("Speed: %.2f km/h\r\n", hgps.speed * 1.852);
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	; (8001b90 <main+0xe0>)
 8001b5c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001b60:	a307      	add	r3, pc, #28	; (adr r3, 8001b80 <main+0xd0>)
 8001b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b66:	f7fe fd4f 	bl	8000608 <__aeabi_dmul>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	4810      	ldr	r0, [pc, #64]	; (8001bb0 <main+0x100>)
 8001b70:	f7ff ff7a 	bl	8001a68 <serialPrint>

			flag = 0;
 8001b74:	4b07      	ldr	r3, [pc, #28]	; (8001b94 <main+0xe4>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	701a      	strb	r2, [r3, #0]
		if (flag == 1) {
 8001b7a:	e7b4      	b.n	8001ae6 <main+0x36>
 8001b7c:	f3af 8000 	nop.w
 8001b80:	c083126f 	.word	0xc083126f
 8001b84:	3ffda1ca 	.word	0x3ffda1ca
 8001b88:	20000464 	.word	0x20000464
 8001b8c:	20000420 	.word	0x20000420
 8001b90:	20000370 	.word	0x20000370
 8001b94:	200001fc 	.word	0x200001fc
 8001b98:	08009138 	.word	0x08009138
 8001b9c:	08009140 	.word	0x08009140
 8001ba0:	08009154 	.word	0x08009154
 8001ba4:	0800916c 	.word	0x0800916c
 8001ba8:	08009184 	.word	0x08009184
 8001bac:	0800919c 	.word	0x0800919c
 8001bb0:	080091b4 	.word	0x080091b4

08001bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b094      	sub	sp, #80	; 0x50
 8001bb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bba:	f107 0320 	add.w	r3, r7, #32
 8001bbe:	2230      	movs	r2, #48	; 0x30
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f002 fe2c 	bl	8004820 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bc8:	f107 030c 	add.w	r3, r7, #12
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60bb      	str	r3, [r7, #8]
 8001bdc:	4b28      	ldr	r3, [pc, #160]	; (8001c80 <SystemClock_Config+0xcc>)
 8001bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be0:	4a27      	ldr	r2, [pc, #156]	; (8001c80 <SystemClock_Config+0xcc>)
 8001be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001be6:	6413      	str	r3, [r2, #64]	; 0x40
 8001be8:	4b25      	ldr	r3, [pc, #148]	; (8001c80 <SystemClock_Config+0xcc>)
 8001bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	607b      	str	r3, [r7, #4]
 8001bf8:	4b22      	ldr	r3, [pc, #136]	; (8001c84 <SystemClock_Config+0xd0>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a21      	ldr	r2, [pc, #132]	; (8001c84 <SystemClock_Config+0xd0>)
 8001bfe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c02:	6013      	str	r3, [r2, #0]
 8001c04:	4b1f      	ldr	r3, [pc, #124]	; (8001c84 <SystemClock_Config+0xd0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c10:	2302      	movs	r3, #2
 8001c12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c14:	2301      	movs	r3, #1
 8001c16:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c18:	2310      	movs	r3, #16
 8001c1a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c20:	2300      	movs	r3, #0
 8001c22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001c24:	2310      	movs	r3, #16
 8001c26:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001c28:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001c2c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c2e:	2304      	movs	r3, #4
 8001c30:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c32:	2304      	movs	r3, #4
 8001c34:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c36:	f107 0320 	add.w	r3, r7, #32
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f001 f9e2 	bl	8003004 <HAL_RCC_OscConfig>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001c46:	f000 f8ad 	bl	8001da4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c4a:	230f      	movs	r3, #15
 8001c4c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c5a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c60:	f107 030c 	add.w	r3, r7, #12
 8001c64:	2102      	movs	r1, #2
 8001c66:	4618      	mov	r0, r3
 8001c68:	f001 fc44 	bl	80034f4 <HAL_RCC_ClockConfig>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c72:	f000 f897 	bl	8001da4 <Error_Handler>
  }
}
 8001c76:	bf00      	nop
 8001c78:	3750      	adds	r7, #80	; 0x50
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40007000 	.word	0x40007000

08001c88 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c8c:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <MX_USART1_UART_Init+0x4c>)
 8001c8e:	4a12      	ldr	r2, [pc, #72]	; (8001cd8 <MX_USART1_UART_Init+0x50>)
 8001c90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001c92:	4b10      	ldr	r3, [pc, #64]	; (8001cd4 <MX_USART1_UART_Init+0x4c>)
 8001c94:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c9a:	4b0e      	ldr	r3, [pc, #56]	; (8001cd4 <MX_USART1_UART_Init+0x4c>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ca0:	4b0c      	ldr	r3, [pc, #48]	; (8001cd4 <MX_USART1_UART_Init+0x4c>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ca6:	4b0b      	ldr	r3, [pc, #44]	; (8001cd4 <MX_USART1_UART_Init+0x4c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cac:	4b09      	ldr	r3, [pc, #36]	; (8001cd4 <MX_USART1_UART_Init+0x4c>)
 8001cae:	220c      	movs	r2, #12
 8001cb0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cb2:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <MX_USART1_UART_Init+0x4c>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cb8:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <MX_USART1_UART_Init+0x4c>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cbe:	4805      	ldr	r0, [pc, #20]	; (8001cd4 <MX_USART1_UART_Init+0x4c>)
 8001cc0:	f001 fe14 	bl	80038ec <HAL_UART_Init>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001cca:	f000 f86b 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20000420 	.word	0x20000420
 8001cd8:	40011000 	.word	0x40011000

08001cdc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ce0:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <MX_USART2_UART_Init+0x4c>)
 8001ce2:	4a12      	ldr	r2, [pc, #72]	; (8001d2c <MX_USART2_UART_Init+0x50>)
 8001ce4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ce6:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <MX_USART2_UART_Init+0x4c>)
 8001ce8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cee:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <MX_USART2_UART_Init+0x4c>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <MX_USART2_UART_Init+0x4c>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <MX_USART2_UART_Init+0x4c>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d00:	4b09      	ldr	r3, [pc, #36]	; (8001d28 <MX_USART2_UART_Init+0x4c>)
 8001d02:	220c      	movs	r2, #12
 8001d04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d06:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <MX_USART2_UART_Init+0x4c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d0c:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <MX_USART2_UART_Init+0x4c>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d12:	4805      	ldr	r0, [pc, #20]	; (8001d28 <MX_USART2_UART_Init+0x4c>)
 8001d14:	f001 fdea 	bl	80038ec <HAL_UART_Init>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d1e:	f000 f841 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	2000052c 	.word	0x2000052c
 8001d2c:	40004400 	.word	0x40004400

08001d30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	607b      	str	r3, [r7, #4]
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	; (8001d6c <MX_DMA_Init+0x3c>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	4a0b      	ldr	r2, [pc, #44]	; (8001d6c <MX_DMA_Init+0x3c>)
 8001d40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d44:	6313      	str	r3, [r2, #48]	; 0x30
 8001d46:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <MX_DMA_Init+0x3c>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d4e:	607b      	str	r3, [r7, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2100      	movs	r1, #0
 8001d56:	203a      	movs	r0, #58	; 0x3a
 8001d58:	f000 fb97 	bl	800248a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001d5c:	203a      	movs	r0, #58	; 0x3a
 8001d5e:	f000 fbb0 	bl	80024c2 <HAL_NVIC_EnableIRQ>

}
 8001d62:	bf00      	nop
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40023800 	.word	0x40023800

08001d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	607b      	str	r3, [r7, #4]
 8001d7a:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <MX_GPIO_Init+0x30>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	4a08      	ldr	r2, [pc, #32]	; (8001da0 <MX_GPIO_Init+0x30>)
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	6313      	str	r3, [r2, #48]	; 0x30
 8001d86:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <MX_GPIO_Init+0x30>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	607b      	str	r3, [r7, #4]
 8001d90:	687b      	ldr	r3, [r7, #4]

}
 8001d92:	bf00      	nop
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	40023800 	.word	0x40023800

08001da4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001da8:	b672      	cpsid	i
}
 8001daa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001dac:	e7fe      	b.n	8001dac <Error_Handler+0x8>
	...

08001db0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	607b      	str	r3, [r7, #4]
 8001dba:	4b10      	ldr	r3, [pc, #64]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbe:	4a0f      	ldr	r2, [pc, #60]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dc4:	6453      	str	r3, [r2, #68]	; 0x44
 8001dc6:	4b0d      	ldr	r3, [pc, #52]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	603b      	str	r3, [r7, #0]
 8001dd6:	4b09      	ldr	r3, [pc, #36]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	4a08      	ldr	r2, [pc, #32]	; (8001dfc <HAL_MspInit+0x4c>)
 8001ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de0:	6413      	str	r3, [r2, #64]	; 0x40
 8001de2:	4b06      	ldr	r3, [pc, #24]	; (8001dfc <HAL_MspInit+0x4c>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dea:	603b      	str	r3, [r7, #0]
 8001dec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001dee:	2007      	movs	r0, #7
 8001df0:	f000 fb40 	bl	8002474 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40023800 	.word	0x40023800

08001e00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08c      	sub	sp, #48	; 0x30
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 031c 	add.w	r3, r7, #28
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a4e      	ldr	r2, [pc, #312]	; (8001f58 <HAL_UART_MspInit+0x158>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d165      	bne.n	8001eee <HAL_UART_MspInit+0xee>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	61bb      	str	r3, [r7, #24]
 8001e26:	4b4d      	ldr	r3, [pc, #308]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	4a4c      	ldr	r2, [pc, #304]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001e2c:	f043 0310 	orr.w	r3, r3, #16
 8001e30:	6453      	str	r3, [r2, #68]	; 0x44
 8001e32:	4b4a      	ldr	r3, [pc, #296]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	f003 0310 	and.w	r3, r3, #16
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	4b46      	ldr	r3, [pc, #280]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	4a45      	ldr	r2, [pc, #276]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4e:	4b43      	ldr	r3, [pc, #268]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e5a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e6c:	2307      	movs	r3, #7
 8001e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e70:	f107 031c 	add.w	r3, r7, #28
 8001e74:	4619      	mov	r1, r3
 8001e76:	483a      	ldr	r0, [pc, #232]	; (8001f60 <HAL_UART_MspInit+0x160>)
 8001e78:	f000 ff40 	bl	8002cfc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001e7c:	4b39      	ldr	r3, [pc, #228]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001e7e:	4a3a      	ldr	r2, [pc, #232]	; (8001f68 <HAL_UART_MspInit+0x168>)
 8001e80:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001e82:	4b38      	ldr	r3, [pc, #224]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001e84:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e88:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e8a:	4b36      	ldr	r3, [pc, #216]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e90:	4b34      	ldr	r3, [pc, #208]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e96:	4b33      	ldr	r3, [pc, #204]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001e98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e9c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e9e:	4b31      	ldr	r3, [pc, #196]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ea4:	4b2f      	ldr	r3, [pc, #188]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001eaa:	4b2e      	ldr	r3, [pc, #184]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001eac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001eb0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001eb2:	4b2c      	ldr	r3, [pc, #176]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001eb4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001eb8:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eba:	4b2a      	ldr	r3, [pc, #168]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001ec0:	4828      	ldr	r0, [pc, #160]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001ec2:	f000 fb19 	bl	80024f8 <HAL_DMA_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8001ecc:	f7ff ff6a 	bl	8001da4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a24      	ldr	r2, [pc, #144]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001ed4:	639a      	str	r2, [r3, #56]	; 0x38
 8001ed6:	4a23      	ldr	r2, [pc, #140]	; (8001f64 <HAL_UART_MspInit+0x164>)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001edc:	2200      	movs	r2, #0
 8001ede:	2100      	movs	r1, #0
 8001ee0:	2025      	movs	r0, #37	; 0x25
 8001ee2:	f000 fad2 	bl	800248a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ee6:	2025      	movs	r0, #37	; 0x25
 8001ee8:	f000 faeb 	bl	80024c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001eec:	e030      	b.n	8001f50 <HAL_UART_MspInit+0x150>
  else if(huart->Instance==USART2)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a1e      	ldr	r2, [pc, #120]	; (8001f6c <HAL_UART_MspInit+0x16c>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d12b      	bne.n	8001f50 <HAL_UART_MspInit+0x150>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ef8:	2300      	movs	r3, #0
 8001efa:	613b      	str	r3, [r7, #16]
 8001efc:	4b17      	ldr	r3, [pc, #92]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f00:	4a16      	ldr	r2, [pc, #88]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001f02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f06:	6413      	str	r3, [r2, #64]	; 0x40
 8001f08:	4b14      	ldr	r3, [pc, #80]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f10:	613b      	str	r3, [r7, #16]
 8001f12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f14:	2300      	movs	r3, #0
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	4b10      	ldr	r3, [pc, #64]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1c:	4a0f      	ldr	r2, [pc, #60]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001f1e:	f043 0301 	orr.w	r3, r3, #1
 8001f22:	6313      	str	r3, [r2, #48]	; 0x30
 8001f24:	4b0d      	ldr	r3, [pc, #52]	; (8001f5c <HAL_UART_MspInit+0x15c>)
 8001f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f28:	f003 0301 	and.w	r3, r3, #1
 8001f2c:	60fb      	str	r3, [r7, #12]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f30:	230c      	movs	r3, #12
 8001f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f34:	2302      	movs	r3, #2
 8001f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f40:	2307      	movs	r3, #7
 8001f42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f44:	f107 031c 	add.w	r3, r7, #28
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4805      	ldr	r0, [pc, #20]	; (8001f60 <HAL_UART_MspInit+0x160>)
 8001f4c:	f000 fed6 	bl	8002cfc <HAL_GPIO_Init>
}
 8001f50:	bf00      	nop
 8001f52:	3730      	adds	r7, #48	; 0x30
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40011000 	.word	0x40011000
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40020000 	.word	0x40020000
 8001f64:	20000310 	.word	0x20000310
 8001f68:	40026440 	.word	0x40026440
 8001f6c:	40004400 	.word	0x40004400

08001f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f74:	e7fe      	b.n	8001f74 <NMI_Handler+0x4>

08001f76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f76:	b480      	push	{r7}
 8001f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f7a:	e7fe      	b.n	8001f7a <HardFault_Handler+0x4>

08001f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f80:	e7fe      	b.n	8001f80 <MemManage_Handler+0x4>

08001f82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f82:	b480      	push	{r7}
 8001f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f86:	e7fe      	b.n	8001f86 <BusFault_Handler+0x4>

08001f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f8c:	e7fe      	b.n	8001f8c <UsageFault_Handler+0x4>

08001f8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f92:	bf00      	nop
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr

08001faa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001faa:	b480      	push	{r7}
 8001fac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fbc:	f000 f96a 	bl	8002294 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc0:	bf00      	nop
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001fc8:	4802      	ldr	r0, [pc, #8]	; (8001fd4 <USART1_IRQHandler+0x10>)
 8001fca:	f001 fd9f 	bl	8003b0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	20000420 	.word	0x20000420

08001fd8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001fdc:	4802      	ldr	r0, [pc, #8]	; (8001fe8 <DMA2_Stream2_IRQHandler+0x10>)
 8001fde:	f000 fc23 	bl	8002828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000310 	.word	0x20000310

08001fec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
	return 1;
 8001ff0:	2301      	movs	r3, #1
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <_kill>:

int _kill(int pid, int sig)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002006:	f002 fbd3 	bl	80047b0 <__errno>
 800200a:	4603      	mov	r3, r0
 800200c:	2216      	movs	r2, #22
 800200e:	601a      	str	r2, [r3, #0]
	return -1;
 8002010:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002014:	4618      	mov	r0, r3
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <_exit>:

void _exit (int status)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002024:	f04f 31ff 	mov.w	r1, #4294967295
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f7ff ffe7 	bl	8001ffc <_kill>
	while (1) {}		/* Make sure we hang here */
 800202e:	e7fe      	b.n	800202e <_exit+0x12>

08002030 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]
 8002040:	e00a      	b.n	8002058 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002042:	f3af 8000 	nop.w
 8002046:	4601      	mov	r1, r0
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	1c5a      	adds	r2, r3, #1
 800204c:	60ba      	str	r2, [r7, #8]
 800204e:	b2ca      	uxtb	r2, r1
 8002050:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	3301      	adds	r3, #1
 8002056:	617b      	str	r3, [r7, #20]
 8002058:	697a      	ldr	r2, [r7, #20]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	429a      	cmp	r2, r3
 800205e:	dbf0      	blt.n	8002042 <_read+0x12>
	}

return len;
 8002060:	687b      	ldr	r3, [r7, #4]
}
 8002062:	4618      	mov	r0, r3
 8002064:	3718      	adds	r7, #24
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b086      	sub	sp, #24
 800206e:	af00      	add	r7, sp, #0
 8002070:	60f8      	str	r0, [r7, #12]
 8002072:	60b9      	str	r1, [r7, #8]
 8002074:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
 800207a:	e009      	b.n	8002090 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	1c5a      	adds	r2, r3, #1
 8002080:	60ba      	str	r2, [r7, #8]
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	4618      	mov	r0, r3
 8002086:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	3301      	adds	r3, #1
 800208e:	617b      	str	r3, [r7, #20]
 8002090:	697a      	ldr	r2, [r7, #20]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	429a      	cmp	r2, r3
 8002096:	dbf1      	blt.n	800207c <_write+0x12>
	}
	return len;
 8002098:	687b      	ldr	r3, [r7, #4]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3718      	adds	r7, #24
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <_close>:

int _close(int file)
{
 80020a2:	b480      	push	{r7}
 80020a4:	b083      	sub	sp, #12
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
	return -1;
 80020aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b083      	sub	sp, #12
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]
 80020c2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020ca:	605a      	str	r2, [r3, #4]
	return 0;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <_isatty>:

int _isatty(int file)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
	return 1;
 80020e2:	2301      	movs	r3, #1
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	607a      	str	r2, [r7, #4]
	return 0;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
	...

0800210c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002114:	4a14      	ldr	r2, [pc, #80]	; (8002168 <_sbrk+0x5c>)
 8002116:	4b15      	ldr	r3, [pc, #84]	; (800216c <_sbrk+0x60>)
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002120:	4b13      	ldr	r3, [pc, #76]	; (8002170 <_sbrk+0x64>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d102      	bne.n	800212e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002128:	4b11      	ldr	r3, [pc, #68]	; (8002170 <_sbrk+0x64>)
 800212a:	4a12      	ldr	r2, [pc, #72]	; (8002174 <_sbrk+0x68>)
 800212c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800212e:	4b10      	ldr	r3, [pc, #64]	; (8002170 <_sbrk+0x64>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4413      	add	r3, r2
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	429a      	cmp	r2, r3
 800213a:	d207      	bcs.n	800214c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800213c:	f002 fb38 	bl	80047b0 <__errno>
 8002140:	4603      	mov	r3, r0
 8002142:	220c      	movs	r2, #12
 8002144:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002146:	f04f 33ff 	mov.w	r3, #4294967295
 800214a:	e009      	b.n	8002160 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800214c:	4b08      	ldr	r3, [pc, #32]	; (8002170 <_sbrk+0x64>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002152:	4b07      	ldr	r3, [pc, #28]	; (8002170 <_sbrk+0x64>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4413      	add	r3, r2
 800215a:	4a05      	ldr	r2, [pc, #20]	; (8002170 <_sbrk+0x64>)
 800215c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800215e:	68fb      	ldr	r3, [r7, #12]
}
 8002160:	4618      	mov	r0, r3
 8002162:	3718      	adds	r7, #24
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20020000 	.word	0x20020000
 800216c:	00000400 	.word	0x00000400
 8002170:	20000300 	.word	0x20000300
 8002174:	20000588 	.word	0x20000588

08002178 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800217c:	4b06      	ldr	r3, [pc, #24]	; (8002198 <SystemInit+0x20>)
 800217e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002182:	4a05      	ldr	r2, [pc, #20]	; (8002198 <SystemInit+0x20>)
 8002184:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002188:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	e000ed00 	.word	0xe000ed00

0800219c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800219c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021a0:	480d      	ldr	r0, [pc, #52]	; (80021d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021a2:	490e      	ldr	r1, [pc, #56]	; (80021dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021a4:	4a0e      	ldr	r2, [pc, #56]	; (80021e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a8:	e002      	b.n	80021b0 <LoopCopyDataInit>

080021aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ae:	3304      	adds	r3, #4

080021b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b4:	d3f9      	bcc.n	80021aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021b6:	4a0b      	ldr	r2, [pc, #44]	; (80021e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021b8:	4c0b      	ldr	r4, [pc, #44]	; (80021e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80021ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021bc:	e001      	b.n	80021c2 <LoopFillZerobss>

080021be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021c0:	3204      	adds	r2, #4

080021c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c4:	d3fb      	bcc.n	80021be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021c6:	f7ff ffd7 	bl	8002178 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021ca:	f002 faf7 	bl	80047bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ce:	f7ff fc6f 	bl	8001ab0 <main>
  bx  lr    
 80021d2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80021d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021dc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80021e0:	080096ac 	.word	0x080096ac
  ldr r2, =_sbss
 80021e4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80021e8:	20000584 	.word	0x20000584

080021ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021ec:	e7fe      	b.n	80021ec <ADC_IRQHandler>
	...

080021f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021f4:	4b0e      	ldr	r3, [pc, #56]	; (8002230 <HAL_Init+0x40>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a0d      	ldr	r2, [pc, #52]	; (8002230 <HAL_Init+0x40>)
 80021fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002200:	4b0b      	ldr	r3, [pc, #44]	; (8002230 <HAL_Init+0x40>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a0a      	ldr	r2, [pc, #40]	; (8002230 <HAL_Init+0x40>)
 8002206:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800220a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800220c:	4b08      	ldr	r3, [pc, #32]	; (8002230 <HAL_Init+0x40>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a07      	ldr	r2, [pc, #28]	; (8002230 <HAL_Init+0x40>)
 8002212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002216:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002218:	2003      	movs	r0, #3
 800221a:	f000 f92b 	bl	8002474 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800221e:	2000      	movs	r0, #0
 8002220:	f000 f808 	bl	8002234 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002224:	f7ff fdc4 	bl	8001db0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40023c00 	.word	0x40023c00

08002234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800223c:	4b12      	ldr	r3, [pc, #72]	; (8002288 <HAL_InitTick+0x54>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	4b12      	ldr	r3, [pc, #72]	; (800228c <HAL_InitTick+0x58>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	4619      	mov	r1, r3
 8002246:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800224a:	fbb3 f3f1 	udiv	r3, r3, r1
 800224e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002252:	4618      	mov	r0, r3
 8002254:	f000 f943 	bl	80024de <HAL_SYSTICK_Config>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e00e      	b.n	8002280 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2b0f      	cmp	r3, #15
 8002266:	d80a      	bhi.n	800227e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002268:	2200      	movs	r2, #0
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	f04f 30ff 	mov.w	r0, #4294967295
 8002270:	f000 f90b 	bl	800248a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002274:	4a06      	ldr	r2, [pc, #24]	; (8002290 <HAL_InitTick+0x5c>)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800227a:	2300      	movs	r3, #0
 800227c:	e000      	b.n	8002280 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
}
 8002280:	4618      	mov	r0, r3
 8002282:	3708      	adds	r7, #8
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	20000000 	.word	0x20000000
 800228c:	20000008 	.word	0x20000008
 8002290:	20000004 	.word	0x20000004

08002294 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002298:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <HAL_IncTick+0x20>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	461a      	mov	r2, r3
 800229e:	4b06      	ldr	r3, [pc, #24]	; (80022b8 <HAL_IncTick+0x24>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4413      	add	r3, r2
 80022a4:	4a04      	ldr	r2, [pc, #16]	; (80022b8 <HAL_IncTick+0x24>)
 80022a6:	6013      	str	r3, [r2, #0]
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	20000008 	.word	0x20000008
 80022b8:	20000570 	.word	0x20000570

080022bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return uwTick;
 80022c0:	4b03      	ldr	r3, [pc, #12]	; (80022d0 <HAL_GetTick+0x14>)
 80022c2:	681b      	ldr	r3, [r3, #0]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	20000570 	.word	0x20000570

080022d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <__NVIC_SetPriorityGrouping+0x44>)
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ea:	68ba      	ldr	r2, [r7, #8]
 80022ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022f0:	4013      	ands	r3, r2
 80022f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002300:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002304:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002306:	4a04      	ldr	r2, [pc, #16]	; (8002318 <__NVIC_SetPriorityGrouping+0x44>)
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	60d3      	str	r3, [r2, #12]
}
 800230c:	bf00      	nop
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr
 8002318:	e000ed00 	.word	0xe000ed00

0800231c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002320:	4b04      	ldr	r3, [pc, #16]	; (8002334 <__NVIC_GetPriorityGrouping+0x18>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	0a1b      	lsrs	r3, r3, #8
 8002326:	f003 0307 	and.w	r3, r3, #7
}
 800232a:	4618      	mov	r0, r3
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	4603      	mov	r3, r0
 8002340:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002346:	2b00      	cmp	r3, #0
 8002348:	db0b      	blt.n	8002362 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	f003 021f 	and.w	r2, r3, #31
 8002350:	4907      	ldr	r1, [pc, #28]	; (8002370 <__NVIC_EnableIRQ+0x38>)
 8002352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002356:	095b      	lsrs	r3, r3, #5
 8002358:	2001      	movs	r0, #1
 800235a:	fa00 f202 	lsl.w	r2, r0, r2
 800235e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002362:	bf00      	nop
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	e000e100 	.word	0xe000e100

08002374 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	6039      	str	r1, [r7, #0]
 800237e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002384:	2b00      	cmp	r3, #0
 8002386:	db0a      	blt.n	800239e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	b2da      	uxtb	r2, r3
 800238c:	490c      	ldr	r1, [pc, #48]	; (80023c0 <__NVIC_SetPriority+0x4c>)
 800238e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002392:	0112      	lsls	r2, r2, #4
 8002394:	b2d2      	uxtb	r2, r2
 8002396:	440b      	add	r3, r1
 8002398:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800239c:	e00a      	b.n	80023b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	4908      	ldr	r1, [pc, #32]	; (80023c4 <__NVIC_SetPriority+0x50>)
 80023a4:	79fb      	ldrb	r3, [r7, #7]
 80023a6:	f003 030f 	and.w	r3, r3, #15
 80023aa:	3b04      	subs	r3, #4
 80023ac:	0112      	lsls	r2, r2, #4
 80023ae:	b2d2      	uxtb	r2, r2
 80023b0:	440b      	add	r3, r1
 80023b2:	761a      	strb	r2, [r3, #24]
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	e000e100 	.word	0xe000e100
 80023c4:	e000ed00 	.word	0xe000ed00

080023c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b089      	sub	sp, #36	; 0x24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f003 0307 	and.w	r3, r3, #7
 80023da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	f1c3 0307 	rsb	r3, r3, #7
 80023e2:	2b04      	cmp	r3, #4
 80023e4:	bf28      	it	cs
 80023e6:	2304      	movcs	r3, #4
 80023e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	3304      	adds	r3, #4
 80023ee:	2b06      	cmp	r3, #6
 80023f0:	d902      	bls.n	80023f8 <NVIC_EncodePriority+0x30>
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	3b03      	subs	r3, #3
 80023f6:	e000      	b.n	80023fa <NVIC_EncodePriority+0x32>
 80023f8:	2300      	movs	r3, #0
 80023fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	43da      	mvns	r2, r3
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	401a      	ands	r2, r3
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002410:	f04f 31ff 	mov.w	r1, #4294967295
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	fa01 f303 	lsl.w	r3, r1, r3
 800241a:	43d9      	mvns	r1, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002420:	4313      	orrs	r3, r2
         );
}
 8002422:	4618      	mov	r0, r3
 8002424:	3724      	adds	r7, #36	; 0x24
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
	...

08002430 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	3b01      	subs	r3, #1
 800243c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002440:	d301      	bcc.n	8002446 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002442:	2301      	movs	r3, #1
 8002444:	e00f      	b.n	8002466 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002446:	4a0a      	ldr	r2, [pc, #40]	; (8002470 <SysTick_Config+0x40>)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3b01      	subs	r3, #1
 800244c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800244e:	210f      	movs	r1, #15
 8002450:	f04f 30ff 	mov.w	r0, #4294967295
 8002454:	f7ff ff8e 	bl	8002374 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002458:	4b05      	ldr	r3, [pc, #20]	; (8002470 <SysTick_Config+0x40>)
 800245a:	2200      	movs	r2, #0
 800245c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800245e:	4b04      	ldr	r3, [pc, #16]	; (8002470 <SysTick_Config+0x40>)
 8002460:	2207      	movs	r2, #7
 8002462:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002464:	2300      	movs	r3, #0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	e000e010 	.word	0xe000e010

08002474 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f7ff ff29 	bl	80022d4 <__NVIC_SetPriorityGrouping>
}
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800248a:	b580      	push	{r7, lr}
 800248c:	b086      	sub	sp, #24
 800248e:	af00      	add	r7, sp, #0
 8002490:	4603      	mov	r3, r0
 8002492:	60b9      	str	r1, [r7, #8]
 8002494:	607a      	str	r2, [r7, #4]
 8002496:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800249c:	f7ff ff3e 	bl	800231c <__NVIC_GetPriorityGrouping>
 80024a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	68b9      	ldr	r1, [r7, #8]
 80024a6:	6978      	ldr	r0, [r7, #20]
 80024a8:	f7ff ff8e 	bl	80023c8 <NVIC_EncodePriority>
 80024ac:	4602      	mov	r2, r0
 80024ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024b2:	4611      	mov	r1, r2
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff ff5d 	bl	8002374 <__NVIC_SetPriority>
}
 80024ba:	bf00      	nop
 80024bc:	3718      	adds	r7, #24
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	4603      	mov	r3, r0
 80024ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ff31 	bl	8002338 <__NVIC_EnableIRQ>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b082      	sub	sp, #8
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7ff ffa2 	bl	8002430 <SysTick_Config>
 80024ec:	4603      	mov	r3, r0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002500:	2300      	movs	r3, #0
 8002502:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002504:	f7ff feda 	bl	80022bc <HAL_GetTick>
 8002508:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e099      	b.n	8002648 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 0201 	bic.w	r2, r2, #1
 8002532:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002534:	e00f      	b.n	8002556 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002536:	f7ff fec1 	bl	80022bc <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b05      	cmp	r3, #5
 8002542:	d908      	bls.n	8002556 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2220      	movs	r2, #32
 8002548:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2203      	movs	r2, #3
 800254e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e078      	b.n	8002648 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1e8      	bne.n	8002536 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	4b38      	ldr	r3, [pc, #224]	; (8002650 <HAL_DMA_Init+0x158>)
 8002570:	4013      	ands	r3, r2
 8002572:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002582:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800258e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800259a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025a2:	697a      	ldr	r2, [r7, #20]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ac:	2b04      	cmp	r3, #4
 80025ae:	d107      	bne.n	80025c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b8:	4313      	orrs	r3, r2
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	4313      	orrs	r3, r2
 80025be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	f023 0307 	bic.w	r3, r3, #7
 80025d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	4313      	orrs	r3, r2
 80025e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	d117      	bne.n	800261a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d00e      	beq.n	800261a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f000 fb01 	bl	8002c04 <DMA_CheckFifoParam>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d008      	beq.n	800261a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2240      	movs	r2, #64	; 0x40
 800260c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2201      	movs	r2, #1
 8002612:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002616:	2301      	movs	r3, #1
 8002618:	e016      	b.n	8002648 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 fab8 	bl	8002b98 <DMA_CalcBaseAndBitshift>
 8002628:	4603      	mov	r3, r0
 800262a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002630:	223f      	movs	r2, #63	; 0x3f
 8002632:	409a      	lsls	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002646:	2300      	movs	r3, #0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3718      	adds	r7, #24
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	f010803f 	.word	0xf010803f

08002654 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
 8002660:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002662:	2300      	movs	r3, #0
 8002664:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800266a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002672:	2b01      	cmp	r3, #1
 8002674:	d101      	bne.n	800267a <HAL_DMA_Start_IT+0x26>
 8002676:	2302      	movs	r3, #2
 8002678:	e040      	b.n	80026fc <HAL_DMA_Start_IT+0xa8>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2201      	movs	r2, #1
 800267e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b01      	cmp	r3, #1
 800268c:	d12f      	bne.n	80026ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2202      	movs	r2, #2
 8002692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2200      	movs	r2, #0
 800269a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	68b9      	ldr	r1, [r7, #8]
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 fa4a 	bl	8002b3c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ac:	223f      	movs	r2, #63	; 0x3f
 80026ae:	409a      	lsls	r2, r3
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f042 0216 	orr.w	r2, r2, #22
 80026c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d007      	beq.n	80026dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f042 0208 	orr.w	r2, r2, #8
 80026da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f042 0201 	orr.w	r2, r2, #1
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	e005      	b.n	80026fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80026f6:	2302      	movs	r3, #2
 80026f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80026fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3718      	adds	r7, #24
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002710:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002712:	f7ff fdd3 	bl	80022bc <HAL_GetTick>
 8002716:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d008      	beq.n	8002736 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2280      	movs	r2, #128	; 0x80
 8002728:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e052      	b.n	80027dc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 0216 	bic.w	r2, r2, #22
 8002744:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	695a      	ldr	r2, [r3, #20]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002754:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275a:	2b00      	cmp	r3, #0
 800275c:	d103      	bne.n	8002766 <HAL_DMA_Abort+0x62>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002762:	2b00      	cmp	r3, #0
 8002764:	d007      	beq.n	8002776 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 0208 	bic.w	r2, r2, #8
 8002774:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f022 0201 	bic.w	r2, r2, #1
 8002784:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002786:	e013      	b.n	80027b0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002788:	f7ff fd98 	bl	80022bc <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b05      	cmp	r3, #5
 8002794:	d90c      	bls.n	80027b0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2220      	movs	r2, #32
 800279a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2203      	movs	r2, #3
 80027a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e015      	b.n	80027dc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1e4      	bne.n	8002788 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c2:	223f      	movs	r2, #63	; 0x3f
 80027c4:	409a      	lsls	r2, r3
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2201      	movs	r2, #1
 80027d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d004      	beq.n	8002802 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2280      	movs	r2, #128	; 0x80
 80027fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e00c      	b.n	800281c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2205      	movs	r2, #5
 8002806:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 0201 	bic.w	r2, r2, #1
 8002818:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002830:	2300      	movs	r3, #0
 8002832:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002834:	4b92      	ldr	r3, [pc, #584]	; (8002a80 <HAL_DMA_IRQHandler+0x258>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a92      	ldr	r2, [pc, #584]	; (8002a84 <HAL_DMA_IRQHandler+0x25c>)
 800283a:	fba2 2303 	umull	r2, r3, r2, r3
 800283e:	0a9b      	lsrs	r3, r3, #10
 8002840:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002846:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002852:	2208      	movs	r2, #8
 8002854:	409a      	lsls	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	4013      	ands	r3, r2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d01a      	beq.n	8002894 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0304 	and.w	r3, r3, #4
 8002868:	2b00      	cmp	r3, #0
 800286a:	d013      	beq.n	8002894 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0204 	bic.w	r2, r2, #4
 800287a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002880:	2208      	movs	r2, #8
 8002882:	409a      	lsls	r2, r3
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800288c:	f043 0201 	orr.w	r2, r3, #1
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002898:	2201      	movs	r2, #1
 800289a:	409a      	lsls	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4013      	ands	r3, r2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d012      	beq.n	80028ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d00b      	beq.n	80028ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028b6:	2201      	movs	r2, #1
 80028b8:	409a      	lsls	r2, r3
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028c2:	f043 0202 	orr.w	r2, r3, #2
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ce:	2204      	movs	r2, #4
 80028d0:	409a      	lsls	r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	4013      	ands	r3, r2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d012      	beq.n	8002900 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d00b      	beq.n	8002900 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ec:	2204      	movs	r2, #4
 80028ee:	409a      	lsls	r2, r3
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028f8:	f043 0204 	orr.w	r2, r3, #4
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002904:	2210      	movs	r2, #16
 8002906:	409a      	lsls	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4013      	ands	r3, r2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d043      	beq.n	8002998 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0308 	and.w	r3, r3, #8
 800291a:	2b00      	cmp	r3, #0
 800291c:	d03c      	beq.n	8002998 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002922:	2210      	movs	r2, #16
 8002924:	409a      	lsls	r2, r3
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d018      	beq.n	800296a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d108      	bne.n	8002958 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294a:	2b00      	cmp	r3, #0
 800294c:	d024      	beq.n	8002998 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	4798      	blx	r3
 8002956:	e01f      	b.n	8002998 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800295c:	2b00      	cmp	r3, #0
 800295e:	d01b      	beq.n	8002998 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	4798      	blx	r3
 8002968:	e016      	b.n	8002998 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002974:	2b00      	cmp	r3, #0
 8002976:	d107      	bne.n	8002988 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 0208 	bic.w	r2, r2, #8
 8002986:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800299c:	2220      	movs	r2, #32
 800299e:	409a      	lsls	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	4013      	ands	r3, r2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 808e 	beq.w	8002ac6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0310 	and.w	r3, r3, #16
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	f000 8086 	beq.w	8002ac6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029be:	2220      	movs	r2, #32
 80029c0:	409a      	lsls	r2, r3
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b05      	cmp	r3, #5
 80029d0:	d136      	bne.n	8002a40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0216 	bic.w	r2, r2, #22
 80029e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	695a      	ldr	r2, [r3, #20]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d103      	bne.n	8002a02 <HAL_DMA_IRQHandler+0x1da>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d007      	beq.n	8002a12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0208 	bic.w	r2, r2, #8
 8002a10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a16:	223f      	movs	r2, #63	; 0x3f
 8002a18:	409a      	lsls	r2, r3
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d07d      	beq.n	8002b32 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	4798      	blx	r3
        }
        return;
 8002a3e:	e078      	b.n	8002b32 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d01c      	beq.n	8002a88 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d108      	bne.n	8002a6e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d030      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	4798      	blx	r3
 8002a6c:	e02b      	b.n	8002ac6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d027      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	4798      	blx	r3
 8002a7e:	e022      	b.n	8002ac6 <HAL_DMA_IRQHandler+0x29e>
 8002a80:	20000000 	.word	0x20000000
 8002a84:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d10f      	bne.n	8002ab6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 0210 	bic.w	r2, r2, #16
 8002aa4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d003      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d032      	beq.n	8002b34 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d022      	beq.n	8002b20 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2205      	movs	r2, #5
 8002ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0201 	bic.w	r2, r2, #1
 8002af0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	3301      	adds	r3, #1
 8002af6:	60bb      	str	r3, [r7, #8]
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d307      	bcc.n	8002b0e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d1f2      	bne.n	8002af2 <HAL_DMA_IRQHandler+0x2ca>
 8002b0c:	e000      	b.n	8002b10 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002b0e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d005      	beq.n	8002b34 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	4798      	blx	r3
 8002b30:	e000      	b.n	8002b34 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002b32:	bf00      	nop
    }
  }
}
 8002b34:	3718      	adds	r7, #24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop

08002b3c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
 8002b48:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002b58:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	2b40      	cmp	r3, #64	; 0x40
 8002b68:	d108      	bne.n	8002b7c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	68ba      	ldr	r2, [r7, #8]
 8002b78:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002b7a:	e007      	b.n	8002b8c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68ba      	ldr	r2, [r7, #8]
 8002b82:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	60da      	str	r2, [r3, #12]
}
 8002b8c:	bf00      	nop
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	3b10      	subs	r3, #16
 8002ba8:	4a14      	ldr	r2, [pc, #80]	; (8002bfc <DMA_CalcBaseAndBitshift+0x64>)
 8002baa:	fba2 2303 	umull	r2, r3, r2, r3
 8002bae:	091b      	lsrs	r3, r3, #4
 8002bb0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002bb2:	4a13      	ldr	r2, [pc, #76]	; (8002c00 <DMA_CalcBaseAndBitshift+0x68>)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	461a      	mov	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2b03      	cmp	r3, #3
 8002bc4:	d909      	bls.n	8002bda <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002bce:	f023 0303 	bic.w	r3, r3, #3
 8002bd2:	1d1a      	adds	r2, r3, #4
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	659a      	str	r2, [r3, #88]	; 0x58
 8002bd8:	e007      	b.n	8002bea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002be2:	f023 0303 	bic.w	r3, r3, #3
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3714      	adds	r7, #20
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	aaaaaaab 	.word	0xaaaaaaab
 8002c00:	080091e0 	.word	0x080091e0

08002c04 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c14:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d11f      	bne.n	8002c5e <DMA_CheckFifoParam+0x5a>
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	2b03      	cmp	r3, #3
 8002c22:	d856      	bhi.n	8002cd2 <DMA_CheckFifoParam+0xce>
 8002c24:	a201      	add	r2, pc, #4	; (adr r2, 8002c2c <DMA_CheckFifoParam+0x28>)
 8002c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c2a:	bf00      	nop
 8002c2c:	08002c3d 	.word	0x08002c3d
 8002c30:	08002c4f 	.word	0x08002c4f
 8002c34:	08002c3d 	.word	0x08002c3d
 8002c38:	08002cd3 	.word	0x08002cd3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d046      	beq.n	8002cd6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c4c:	e043      	b.n	8002cd6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c52:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002c56:	d140      	bne.n	8002cda <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c5c:	e03d      	b.n	8002cda <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c66:	d121      	bne.n	8002cac <DMA_CheckFifoParam+0xa8>
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	2b03      	cmp	r3, #3
 8002c6c:	d837      	bhi.n	8002cde <DMA_CheckFifoParam+0xda>
 8002c6e:	a201      	add	r2, pc, #4	; (adr r2, 8002c74 <DMA_CheckFifoParam+0x70>)
 8002c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c74:	08002c85 	.word	0x08002c85
 8002c78:	08002c8b 	.word	0x08002c8b
 8002c7c:	08002c85 	.word	0x08002c85
 8002c80:	08002c9d 	.word	0x08002c9d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	73fb      	strb	r3, [r7, #15]
      break;
 8002c88:	e030      	b.n	8002cec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d025      	beq.n	8002ce2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c9a:	e022      	b.n	8002ce2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ca4:	d11f      	bne.n	8002ce6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002caa:	e01c      	b.n	8002ce6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d903      	bls.n	8002cba <DMA_CheckFifoParam+0xb6>
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d003      	beq.n	8002cc0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002cb8:	e018      	b.n	8002cec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	73fb      	strb	r3, [r7, #15]
      break;
 8002cbe:	e015      	b.n	8002cec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d00e      	beq.n	8002cea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	73fb      	strb	r3, [r7, #15]
      break;
 8002cd0:	e00b      	b.n	8002cea <DMA_CheckFifoParam+0xe6>
      break;
 8002cd2:	bf00      	nop
 8002cd4:	e00a      	b.n	8002cec <DMA_CheckFifoParam+0xe8>
      break;
 8002cd6:	bf00      	nop
 8002cd8:	e008      	b.n	8002cec <DMA_CheckFifoParam+0xe8>
      break;
 8002cda:	bf00      	nop
 8002cdc:	e006      	b.n	8002cec <DMA_CheckFifoParam+0xe8>
      break;
 8002cde:	bf00      	nop
 8002ce0:	e004      	b.n	8002cec <DMA_CheckFifoParam+0xe8>
      break;
 8002ce2:	bf00      	nop
 8002ce4:	e002      	b.n	8002cec <DMA_CheckFifoParam+0xe8>
      break;   
 8002ce6:	bf00      	nop
 8002ce8:	e000      	b.n	8002cec <DMA_CheckFifoParam+0xe8>
      break;
 8002cea:	bf00      	nop
    }
  } 
  
  return status; 
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3714      	adds	r7, #20
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop

08002cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b089      	sub	sp, #36	; 0x24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d06:	2300      	movs	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d12:	2300      	movs	r3, #0
 8002d14:	61fb      	str	r3, [r7, #28]
 8002d16:	e159      	b.n	8002fcc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d18:	2201      	movs	r2, #1
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	697a      	ldr	r2, [r7, #20]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	f040 8148 	bne.w	8002fc6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d005      	beq.n	8002d4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d130      	bne.n	8002db0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	2203      	movs	r2, #3
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	4013      	ands	r3, r2
 8002d64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	68da      	ldr	r2, [r3, #12]
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d84:	2201      	movs	r2, #1
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	4013      	ands	r3, r2
 8002d92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	091b      	lsrs	r3, r3, #4
 8002d9a:	f003 0201 	and.w	r2, r3, #1
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f003 0303 	and.w	r3, r3, #3
 8002db8:	2b03      	cmp	r3, #3
 8002dba:	d017      	beq.n	8002dec <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	2203      	movs	r2, #3
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	689a      	ldr	r2, [r3, #8]
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 0303 	and.w	r3, r3, #3
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d123      	bne.n	8002e40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	08da      	lsrs	r2, r3, #3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	3208      	adds	r2, #8
 8002e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	f003 0307 	and.w	r3, r3, #7
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	220f      	movs	r2, #15
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	43db      	mvns	r3, r3
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	691a      	ldr	r2, [r3, #16]
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	69ba      	ldr	r2, [r7, #24]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	08da      	lsrs	r2, r3, #3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	3208      	adds	r2, #8
 8002e3a:	69b9      	ldr	r1, [r7, #24]
 8002e3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	2203      	movs	r2, #3
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	43db      	mvns	r3, r3
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	4013      	ands	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f003 0203 	and.w	r2, r3, #3
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f000 80a2 	beq.w	8002fc6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e82:	2300      	movs	r3, #0
 8002e84:	60fb      	str	r3, [r7, #12]
 8002e86:	4b57      	ldr	r3, [pc, #348]	; (8002fe4 <HAL_GPIO_Init+0x2e8>)
 8002e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e8a:	4a56      	ldr	r2, [pc, #344]	; (8002fe4 <HAL_GPIO_Init+0x2e8>)
 8002e8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e90:	6453      	str	r3, [r2, #68]	; 0x44
 8002e92:	4b54      	ldr	r3, [pc, #336]	; (8002fe4 <HAL_GPIO_Init+0x2e8>)
 8002e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e9a:	60fb      	str	r3, [r7, #12]
 8002e9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e9e:	4a52      	ldr	r2, [pc, #328]	; (8002fe8 <HAL_GPIO_Init+0x2ec>)
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	089b      	lsrs	r3, r3, #2
 8002ea4:	3302      	adds	r3, #2
 8002ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	f003 0303 	and.w	r3, r3, #3
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	220f      	movs	r2, #15
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a49      	ldr	r2, [pc, #292]	; (8002fec <HAL_GPIO_Init+0x2f0>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d019      	beq.n	8002efe <HAL_GPIO_Init+0x202>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a48      	ldr	r2, [pc, #288]	; (8002ff0 <HAL_GPIO_Init+0x2f4>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d013      	beq.n	8002efa <HAL_GPIO_Init+0x1fe>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a47      	ldr	r2, [pc, #284]	; (8002ff4 <HAL_GPIO_Init+0x2f8>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d00d      	beq.n	8002ef6 <HAL_GPIO_Init+0x1fa>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a46      	ldr	r2, [pc, #280]	; (8002ff8 <HAL_GPIO_Init+0x2fc>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d007      	beq.n	8002ef2 <HAL_GPIO_Init+0x1f6>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a45      	ldr	r2, [pc, #276]	; (8002ffc <HAL_GPIO_Init+0x300>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d101      	bne.n	8002eee <HAL_GPIO_Init+0x1f2>
 8002eea:	2304      	movs	r3, #4
 8002eec:	e008      	b.n	8002f00 <HAL_GPIO_Init+0x204>
 8002eee:	2307      	movs	r3, #7
 8002ef0:	e006      	b.n	8002f00 <HAL_GPIO_Init+0x204>
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e004      	b.n	8002f00 <HAL_GPIO_Init+0x204>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e002      	b.n	8002f00 <HAL_GPIO_Init+0x204>
 8002efa:	2301      	movs	r3, #1
 8002efc:	e000      	b.n	8002f00 <HAL_GPIO_Init+0x204>
 8002efe:	2300      	movs	r3, #0
 8002f00:	69fa      	ldr	r2, [r7, #28]
 8002f02:	f002 0203 	and.w	r2, r2, #3
 8002f06:	0092      	lsls	r2, r2, #2
 8002f08:	4093      	lsls	r3, r2
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f10:	4935      	ldr	r1, [pc, #212]	; (8002fe8 <HAL_GPIO_Init+0x2ec>)
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	089b      	lsrs	r3, r3, #2
 8002f16:	3302      	adds	r3, #2
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f1e:	4b38      	ldr	r3, [pc, #224]	; (8003000 <HAL_GPIO_Init+0x304>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	43db      	mvns	r3, r3
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d003      	beq.n	8002f42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f42:	4a2f      	ldr	r2, [pc, #188]	; (8003000 <HAL_GPIO_Init+0x304>)
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002f48:	4b2d      	ldr	r3, [pc, #180]	; (8003000 <HAL_GPIO_Init+0x304>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	43db      	mvns	r3, r3
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	4013      	ands	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d003      	beq.n	8002f6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f6c:	4a24      	ldr	r2, [pc, #144]	; (8003000 <HAL_GPIO_Init+0x304>)
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f72:	4b23      	ldr	r3, [pc, #140]	; (8003000 <HAL_GPIO_Init+0x304>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d003      	beq.n	8002f96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f96:	4a1a      	ldr	r2, [pc, #104]	; (8003000 <HAL_GPIO_Init+0x304>)
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f9c:	4b18      	ldr	r3, [pc, #96]	; (8003000 <HAL_GPIO_Init+0x304>)
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d003      	beq.n	8002fc0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fc0:	4a0f      	ldr	r2, [pc, #60]	; (8003000 <HAL_GPIO_Init+0x304>)
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	61fb      	str	r3, [r7, #28]
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	2b0f      	cmp	r3, #15
 8002fd0:	f67f aea2 	bls.w	8002d18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fd4:	bf00      	nop
 8002fd6:	bf00      	nop
 8002fd8:	3724      	adds	r7, #36	; 0x24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	40013800 	.word	0x40013800
 8002fec:	40020000 	.word	0x40020000
 8002ff0:	40020400 	.word	0x40020400
 8002ff4:	40020800 	.word	0x40020800
 8002ff8:	40020c00 	.word	0x40020c00
 8002ffc:	40021000 	.word	0x40021000
 8003000:	40013c00 	.word	0x40013c00

08003004 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e264      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d075      	beq.n	800310e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003022:	4ba3      	ldr	r3, [pc, #652]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	2b04      	cmp	r3, #4
 800302c:	d00c      	beq.n	8003048 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800302e:	4ba0      	ldr	r3, [pc, #640]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003036:	2b08      	cmp	r3, #8
 8003038:	d112      	bne.n	8003060 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800303a:	4b9d      	ldr	r3, [pc, #628]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003042:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003046:	d10b      	bne.n	8003060 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003048:	4b99      	ldr	r3, [pc, #612]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d05b      	beq.n	800310c <HAL_RCC_OscConfig+0x108>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d157      	bne.n	800310c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e23f      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003068:	d106      	bne.n	8003078 <HAL_RCC_OscConfig+0x74>
 800306a:	4b91      	ldr	r3, [pc, #580]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a90      	ldr	r2, [pc, #576]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003074:	6013      	str	r3, [r2, #0]
 8003076:	e01d      	b.n	80030b4 <HAL_RCC_OscConfig+0xb0>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003080:	d10c      	bne.n	800309c <HAL_RCC_OscConfig+0x98>
 8003082:	4b8b      	ldr	r3, [pc, #556]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a8a      	ldr	r2, [pc, #552]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003088:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800308c:	6013      	str	r3, [r2, #0]
 800308e:	4b88      	ldr	r3, [pc, #544]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a87      	ldr	r2, [pc, #540]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003094:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003098:	6013      	str	r3, [r2, #0]
 800309a:	e00b      	b.n	80030b4 <HAL_RCC_OscConfig+0xb0>
 800309c:	4b84      	ldr	r3, [pc, #528]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a83      	ldr	r2, [pc, #524]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 80030a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030a6:	6013      	str	r3, [r2, #0]
 80030a8:	4b81      	ldr	r3, [pc, #516]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a80      	ldr	r2, [pc, #512]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 80030ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d013      	beq.n	80030e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030bc:	f7ff f8fe 	bl	80022bc <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030c4:	f7ff f8fa 	bl	80022bc <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b64      	cmp	r3, #100	; 0x64
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e204      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030d6:	4b76      	ldr	r3, [pc, #472]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0f0      	beq.n	80030c4 <HAL_RCC_OscConfig+0xc0>
 80030e2:	e014      	b.n	800310e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e4:	f7ff f8ea 	bl	80022bc <HAL_GetTick>
 80030e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030ea:	e008      	b.n	80030fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030ec:	f7ff f8e6 	bl	80022bc <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b64      	cmp	r3, #100	; 0x64
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e1f0      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030fe:	4b6c      	ldr	r3, [pc, #432]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d1f0      	bne.n	80030ec <HAL_RCC_OscConfig+0xe8>
 800310a:	e000      	b.n	800310e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800310c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d063      	beq.n	80031e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800311a:	4b65      	ldr	r3, [pc, #404]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f003 030c 	and.w	r3, r3, #12
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00b      	beq.n	800313e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003126:	4b62      	ldr	r3, [pc, #392]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800312e:	2b08      	cmp	r3, #8
 8003130:	d11c      	bne.n	800316c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003132:	4b5f      	ldr	r3, [pc, #380]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d116      	bne.n	800316c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800313e:	4b5c      	ldr	r3, [pc, #368]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d005      	beq.n	8003156 <HAL_RCC_OscConfig+0x152>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d001      	beq.n	8003156 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e1c4      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003156:	4b56      	ldr	r3, [pc, #344]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	4952      	ldr	r1, [pc, #328]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003166:	4313      	orrs	r3, r2
 8003168:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800316a:	e03a      	b.n	80031e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d020      	beq.n	80031b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003174:	4b4f      	ldr	r3, [pc, #316]	; (80032b4 <HAL_RCC_OscConfig+0x2b0>)
 8003176:	2201      	movs	r2, #1
 8003178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317a:	f7ff f89f 	bl	80022bc <HAL_GetTick>
 800317e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003180:	e008      	b.n	8003194 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003182:	f7ff f89b 	bl	80022bc <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	2b02      	cmp	r3, #2
 800318e:	d901      	bls.n	8003194 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e1a5      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003194:	4b46      	ldr	r3, [pc, #280]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d0f0      	beq.n	8003182 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a0:	4b43      	ldr	r3, [pc, #268]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	00db      	lsls	r3, r3, #3
 80031ae:	4940      	ldr	r1, [pc, #256]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	600b      	str	r3, [r1, #0]
 80031b4:	e015      	b.n	80031e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031b6:	4b3f      	ldr	r3, [pc, #252]	; (80032b4 <HAL_RCC_OscConfig+0x2b0>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031bc:	f7ff f87e 	bl	80022bc <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031c4:	f7ff f87a 	bl	80022bc <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e184      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031d6:	4b36      	ldr	r3, [pc, #216]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1f0      	bne.n	80031c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d030      	beq.n	8003250 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d016      	beq.n	8003224 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031f6:	4b30      	ldr	r3, [pc, #192]	; (80032b8 <HAL_RCC_OscConfig+0x2b4>)
 80031f8:	2201      	movs	r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031fc:	f7ff f85e 	bl	80022bc <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003202:	e008      	b.n	8003216 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003204:	f7ff f85a 	bl	80022bc <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b02      	cmp	r3, #2
 8003210:	d901      	bls.n	8003216 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e164      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003216:	4b26      	ldr	r3, [pc, #152]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003218:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d0f0      	beq.n	8003204 <HAL_RCC_OscConfig+0x200>
 8003222:	e015      	b.n	8003250 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003224:	4b24      	ldr	r3, [pc, #144]	; (80032b8 <HAL_RCC_OscConfig+0x2b4>)
 8003226:	2200      	movs	r2, #0
 8003228:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800322a:	f7ff f847 	bl	80022bc <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003230:	e008      	b.n	8003244 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003232:	f7ff f843 	bl	80022bc <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d901      	bls.n	8003244 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e14d      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003244:	4b1a      	ldr	r3, [pc, #104]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003246:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1f0      	bne.n	8003232 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0304 	and.w	r3, r3, #4
 8003258:	2b00      	cmp	r3, #0
 800325a:	f000 80a0 	beq.w	800339e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800325e:	2300      	movs	r3, #0
 8003260:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003262:	4b13      	ldr	r3, [pc, #76]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10f      	bne.n	800328e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800326e:	2300      	movs	r3, #0
 8003270:	60bb      	str	r3, [r7, #8]
 8003272:	4b0f      	ldr	r3, [pc, #60]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003276:	4a0e      	ldr	r2, [pc, #56]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800327c:	6413      	str	r3, [r2, #64]	; 0x40
 800327e:	4b0c      	ldr	r3, [pc, #48]	; (80032b0 <HAL_RCC_OscConfig+0x2ac>)
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003286:	60bb      	str	r3, [r7, #8]
 8003288:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800328a:	2301      	movs	r3, #1
 800328c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800328e:	4b0b      	ldr	r3, [pc, #44]	; (80032bc <HAL_RCC_OscConfig+0x2b8>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003296:	2b00      	cmp	r3, #0
 8003298:	d121      	bne.n	80032de <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800329a:	4b08      	ldr	r3, [pc, #32]	; (80032bc <HAL_RCC_OscConfig+0x2b8>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a07      	ldr	r2, [pc, #28]	; (80032bc <HAL_RCC_OscConfig+0x2b8>)
 80032a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032a6:	f7ff f809 	bl	80022bc <HAL_GetTick>
 80032aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ac:	e011      	b.n	80032d2 <HAL_RCC_OscConfig+0x2ce>
 80032ae:	bf00      	nop
 80032b0:	40023800 	.word	0x40023800
 80032b4:	42470000 	.word	0x42470000
 80032b8:	42470e80 	.word	0x42470e80
 80032bc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032c0:	f7fe fffc 	bl	80022bc <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e106      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032d2:	4b85      	ldr	r3, [pc, #532]	; (80034e8 <HAL_RCC_OscConfig+0x4e4>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d0f0      	beq.n	80032c0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d106      	bne.n	80032f4 <HAL_RCC_OscConfig+0x2f0>
 80032e6:	4b81      	ldr	r3, [pc, #516]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 80032e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ea:	4a80      	ldr	r2, [pc, #512]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 80032ec:	f043 0301 	orr.w	r3, r3, #1
 80032f0:	6713      	str	r3, [r2, #112]	; 0x70
 80032f2:	e01c      	b.n	800332e <HAL_RCC_OscConfig+0x32a>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	2b05      	cmp	r3, #5
 80032fa:	d10c      	bne.n	8003316 <HAL_RCC_OscConfig+0x312>
 80032fc:	4b7b      	ldr	r3, [pc, #492]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 80032fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003300:	4a7a      	ldr	r2, [pc, #488]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 8003302:	f043 0304 	orr.w	r3, r3, #4
 8003306:	6713      	str	r3, [r2, #112]	; 0x70
 8003308:	4b78      	ldr	r3, [pc, #480]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 800330a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800330c:	4a77      	ldr	r2, [pc, #476]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 800330e:	f043 0301 	orr.w	r3, r3, #1
 8003312:	6713      	str	r3, [r2, #112]	; 0x70
 8003314:	e00b      	b.n	800332e <HAL_RCC_OscConfig+0x32a>
 8003316:	4b75      	ldr	r3, [pc, #468]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 8003318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800331a:	4a74      	ldr	r2, [pc, #464]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 800331c:	f023 0301 	bic.w	r3, r3, #1
 8003320:	6713      	str	r3, [r2, #112]	; 0x70
 8003322:	4b72      	ldr	r3, [pc, #456]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 8003324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003326:	4a71      	ldr	r2, [pc, #452]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 8003328:	f023 0304 	bic.w	r3, r3, #4
 800332c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d015      	beq.n	8003362 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003336:	f7fe ffc1 	bl	80022bc <HAL_GetTick>
 800333a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800333c:	e00a      	b.n	8003354 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800333e:	f7fe ffbd 	bl	80022bc <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	f241 3288 	movw	r2, #5000	; 0x1388
 800334c:	4293      	cmp	r3, r2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e0c5      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003354:	4b65      	ldr	r3, [pc, #404]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 8003356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d0ee      	beq.n	800333e <HAL_RCC_OscConfig+0x33a>
 8003360:	e014      	b.n	800338c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003362:	f7fe ffab 	bl	80022bc <HAL_GetTick>
 8003366:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003368:	e00a      	b.n	8003380 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800336a:	f7fe ffa7 	bl	80022bc <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	f241 3288 	movw	r2, #5000	; 0x1388
 8003378:	4293      	cmp	r3, r2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e0af      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003380:	4b5a      	ldr	r3, [pc, #360]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 8003382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d1ee      	bne.n	800336a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800338c:	7dfb      	ldrb	r3, [r7, #23]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d105      	bne.n	800339e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003392:	4b56      	ldr	r3, [pc, #344]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 8003394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003396:	4a55      	ldr	r2, [pc, #340]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 8003398:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800339c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f000 809b 	beq.w	80034de <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033a8:	4b50      	ldr	r3, [pc, #320]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f003 030c 	and.w	r3, r3, #12
 80033b0:	2b08      	cmp	r3, #8
 80033b2:	d05c      	beq.n	800346e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d141      	bne.n	8003440 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033bc:	4b4c      	ldr	r3, [pc, #304]	; (80034f0 <HAL_RCC_OscConfig+0x4ec>)
 80033be:	2200      	movs	r2, #0
 80033c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c2:	f7fe ff7b 	bl	80022bc <HAL_GetTick>
 80033c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033c8:	e008      	b.n	80033dc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033ca:	f7fe ff77 	bl	80022bc <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d901      	bls.n	80033dc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e081      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033dc:	4b43      	ldr	r3, [pc, #268]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d1f0      	bne.n	80033ca <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	69da      	ldr	r2, [r3, #28]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a1b      	ldr	r3, [r3, #32]
 80033f0:	431a      	orrs	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f6:	019b      	lsls	r3, r3, #6
 80033f8:	431a      	orrs	r2, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fe:	085b      	lsrs	r3, r3, #1
 8003400:	3b01      	subs	r3, #1
 8003402:	041b      	lsls	r3, r3, #16
 8003404:	431a      	orrs	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340a:	061b      	lsls	r3, r3, #24
 800340c:	4937      	ldr	r1, [pc, #220]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 800340e:	4313      	orrs	r3, r2
 8003410:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003412:	4b37      	ldr	r3, [pc, #220]	; (80034f0 <HAL_RCC_OscConfig+0x4ec>)
 8003414:	2201      	movs	r2, #1
 8003416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003418:	f7fe ff50 	bl	80022bc <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003420:	f7fe ff4c 	bl	80022bc <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e056      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003432:	4b2e      	ldr	r3, [pc, #184]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d0f0      	beq.n	8003420 <HAL_RCC_OscConfig+0x41c>
 800343e:	e04e      	b.n	80034de <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003440:	4b2b      	ldr	r3, [pc, #172]	; (80034f0 <HAL_RCC_OscConfig+0x4ec>)
 8003442:	2200      	movs	r2, #0
 8003444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003446:	f7fe ff39 	bl	80022bc <HAL_GetTick>
 800344a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800344c:	e008      	b.n	8003460 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800344e:	f7fe ff35 	bl	80022bc <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e03f      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003460:	4b22      	ldr	r3, [pc, #136]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1f0      	bne.n	800344e <HAL_RCC_OscConfig+0x44a>
 800346c:	e037      	b.n	80034de <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d101      	bne.n	800347a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e032      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800347a:	4b1c      	ldr	r3, [pc, #112]	; (80034ec <HAL_RCC_OscConfig+0x4e8>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d028      	beq.n	80034da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003492:	429a      	cmp	r2, r3
 8003494:	d121      	bne.n	80034da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d11a      	bne.n	80034da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034a4:	68fa      	ldr	r2, [r7, #12]
 80034a6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80034aa:	4013      	ands	r3, r2
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80034b0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d111      	bne.n	80034da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c0:	085b      	lsrs	r3, r3, #1
 80034c2:	3b01      	subs	r3, #1
 80034c4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d107      	bne.n	80034da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d001      	beq.n	80034de <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	40007000 	.word	0x40007000
 80034ec:	40023800 	.word	0x40023800
 80034f0:	42470060 	.word	0x42470060

080034f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e0cc      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003508:	4b68      	ldr	r3, [pc, #416]	; (80036ac <HAL_RCC_ClockConfig+0x1b8>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d90c      	bls.n	8003530 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003516:	4b65      	ldr	r3, [pc, #404]	; (80036ac <HAL_RCC_ClockConfig+0x1b8>)
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	b2d2      	uxtb	r2, r2
 800351c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800351e:	4b63      	ldr	r3, [pc, #396]	; (80036ac <HAL_RCC_ClockConfig+0x1b8>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	429a      	cmp	r2, r3
 800352a:	d001      	beq.n	8003530 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e0b8      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d020      	beq.n	800357e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0304 	and.w	r3, r3, #4
 8003544:	2b00      	cmp	r3, #0
 8003546:	d005      	beq.n	8003554 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003548:	4b59      	ldr	r3, [pc, #356]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	4a58      	ldr	r2, [pc, #352]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 800354e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003552:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0308 	and.w	r3, r3, #8
 800355c:	2b00      	cmp	r3, #0
 800355e:	d005      	beq.n	800356c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003560:	4b53      	ldr	r3, [pc, #332]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	4a52      	ldr	r2, [pc, #328]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003566:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800356a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800356c:	4b50      	ldr	r3, [pc, #320]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	494d      	ldr	r1, [pc, #308]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 800357a:	4313      	orrs	r3, r2
 800357c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	2b00      	cmp	r3, #0
 8003588:	d044      	beq.n	8003614 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	2b01      	cmp	r3, #1
 8003590:	d107      	bne.n	80035a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003592:	4b47      	ldr	r3, [pc, #284]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d119      	bne.n	80035d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e07f      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d003      	beq.n	80035b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035ae:	2b03      	cmp	r3, #3
 80035b0:	d107      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035b2:	4b3f      	ldr	r3, [pc, #252]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d109      	bne.n	80035d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e06f      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035c2:	4b3b      	ldr	r3, [pc, #236]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e067      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035d2:	4b37      	ldr	r3, [pc, #220]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f023 0203 	bic.w	r2, r3, #3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	4934      	ldr	r1, [pc, #208]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035e4:	f7fe fe6a 	bl	80022bc <HAL_GetTick>
 80035e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ea:	e00a      	b.n	8003602 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ec:	f7fe fe66 	bl	80022bc <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d901      	bls.n	8003602 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e04f      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003602:	4b2b      	ldr	r3, [pc, #172]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f003 020c 	and.w	r2, r3, #12
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	429a      	cmp	r2, r3
 8003612:	d1eb      	bne.n	80035ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003614:	4b25      	ldr	r3, [pc, #148]	; (80036ac <HAL_RCC_ClockConfig+0x1b8>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0307 	and.w	r3, r3, #7
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	429a      	cmp	r2, r3
 8003620:	d20c      	bcs.n	800363c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003622:	4b22      	ldr	r3, [pc, #136]	; (80036ac <HAL_RCC_ClockConfig+0x1b8>)
 8003624:	683a      	ldr	r2, [r7, #0]
 8003626:	b2d2      	uxtb	r2, r2
 8003628:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800362a:	4b20      	ldr	r3, [pc, #128]	; (80036ac <HAL_RCC_ClockConfig+0x1b8>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	429a      	cmp	r2, r3
 8003636:	d001      	beq.n	800363c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e032      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0304 	and.w	r3, r3, #4
 8003644:	2b00      	cmp	r3, #0
 8003646:	d008      	beq.n	800365a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003648:	4b19      	ldr	r3, [pc, #100]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	4916      	ldr	r1, [pc, #88]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003656:	4313      	orrs	r3, r2
 8003658:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0308 	and.w	r3, r3, #8
 8003662:	2b00      	cmp	r3, #0
 8003664:	d009      	beq.n	800367a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003666:	4b12      	ldr	r3, [pc, #72]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	00db      	lsls	r3, r3, #3
 8003674:	490e      	ldr	r1, [pc, #56]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003676:	4313      	orrs	r3, r2
 8003678:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800367a:	f000 f821 	bl	80036c0 <HAL_RCC_GetSysClockFreq>
 800367e:	4602      	mov	r2, r0
 8003680:	4b0b      	ldr	r3, [pc, #44]	; (80036b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	091b      	lsrs	r3, r3, #4
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	490a      	ldr	r1, [pc, #40]	; (80036b4 <HAL_RCC_ClockConfig+0x1c0>)
 800368c:	5ccb      	ldrb	r3, [r1, r3]
 800368e:	fa22 f303 	lsr.w	r3, r2, r3
 8003692:	4a09      	ldr	r2, [pc, #36]	; (80036b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003694:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003696:	4b09      	ldr	r3, [pc, #36]	; (80036bc <HAL_RCC_ClockConfig+0x1c8>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4618      	mov	r0, r3
 800369c:	f7fe fdca 	bl	8002234 <HAL_InitTick>

  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	40023c00 	.word	0x40023c00
 80036b0:	40023800 	.word	0x40023800
 80036b4:	080091c8 	.word	0x080091c8
 80036b8:	20000000 	.word	0x20000000
 80036bc:	20000004 	.word	0x20000004

080036c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80036c4:	b084      	sub	sp, #16
 80036c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80036c8:	2300      	movs	r3, #0
 80036ca:	607b      	str	r3, [r7, #4]
 80036cc:	2300      	movs	r3, #0
 80036ce:	60fb      	str	r3, [r7, #12]
 80036d0:	2300      	movs	r3, #0
 80036d2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80036d4:	2300      	movs	r3, #0
 80036d6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036d8:	4b67      	ldr	r3, [pc, #412]	; (8003878 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f003 030c 	and.w	r3, r3, #12
 80036e0:	2b08      	cmp	r3, #8
 80036e2:	d00d      	beq.n	8003700 <HAL_RCC_GetSysClockFreq+0x40>
 80036e4:	2b08      	cmp	r3, #8
 80036e6:	f200 80bd 	bhi.w	8003864 <HAL_RCC_GetSysClockFreq+0x1a4>
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d002      	beq.n	80036f4 <HAL_RCC_GetSysClockFreq+0x34>
 80036ee:	2b04      	cmp	r3, #4
 80036f0:	d003      	beq.n	80036fa <HAL_RCC_GetSysClockFreq+0x3a>
 80036f2:	e0b7      	b.n	8003864 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036f4:	4b61      	ldr	r3, [pc, #388]	; (800387c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80036f6:	60bb      	str	r3, [r7, #8]
       break;
 80036f8:	e0b7      	b.n	800386a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036fa:	4b61      	ldr	r3, [pc, #388]	; (8003880 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80036fc:	60bb      	str	r3, [r7, #8]
      break;
 80036fe:	e0b4      	b.n	800386a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003700:	4b5d      	ldr	r3, [pc, #372]	; (8003878 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003708:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800370a:	4b5b      	ldr	r3, [pc, #364]	; (8003878 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d04d      	beq.n	80037b2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003716:	4b58      	ldr	r3, [pc, #352]	; (8003878 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	099b      	lsrs	r3, r3, #6
 800371c:	461a      	mov	r2, r3
 800371e:	f04f 0300 	mov.w	r3, #0
 8003722:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003726:	f04f 0100 	mov.w	r1, #0
 800372a:	ea02 0800 	and.w	r8, r2, r0
 800372e:	ea03 0901 	and.w	r9, r3, r1
 8003732:	4640      	mov	r0, r8
 8003734:	4649      	mov	r1, r9
 8003736:	f04f 0200 	mov.w	r2, #0
 800373a:	f04f 0300 	mov.w	r3, #0
 800373e:	014b      	lsls	r3, r1, #5
 8003740:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003744:	0142      	lsls	r2, r0, #5
 8003746:	4610      	mov	r0, r2
 8003748:	4619      	mov	r1, r3
 800374a:	ebb0 0008 	subs.w	r0, r0, r8
 800374e:	eb61 0109 	sbc.w	r1, r1, r9
 8003752:	f04f 0200 	mov.w	r2, #0
 8003756:	f04f 0300 	mov.w	r3, #0
 800375a:	018b      	lsls	r3, r1, #6
 800375c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003760:	0182      	lsls	r2, r0, #6
 8003762:	1a12      	subs	r2, r2, r0
 8003764:	eb63 0301 	sbc.w	r3, r3, r1
 8003768:	f04f 0000 	mov.w	r0, #0
 800376c:	f04f 0100 	mov.w	r1, #0
 8003770:	00d9      	lsls	r1, r3, #3
 8003772:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003776:	00d0      	lsls	r0, r2, #3
 8003778:	4602      	mov	r2, r0
 800377a:	460b      	mov	r3, r1
 800377c:	eb12 0208 	adds.w	r2, r2, r8
 8003780:	eb43 0309 	adc.w	r3, r3, r9
 8003784:	f04f 0000 	mov.w	r0, #0
 8003788:	f04f 0100 	mov.w	r1, #0
 800378c:	0259      	lsls	r1, r3, #9
 800378e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003792:	0250      	lsls	r0, r2, #9
 8003794:	4602      	mov	r2, r0
 8003796:	460b      	mov	r3, r1
 8003798:	4610      	mov	r0, r2
 800379a:	4619      	mov	r1, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	461a      	mov	r2, r3
 80037a0:	f04f 0300 	mov.w	r3, #0
 80037a4:	f7fd fa78 	bl	8000c98 <__aeabi_uldivmod>
 80037a8:	4602      	mov	r2, r0
 80037aa:	460b      	mov	r3, r1
 80037ac:	4613      	mov	r3, r2
 80037ae:	60fb      	str	r3, [r7, #12]
 80037b0:	e04a      	b.n	8003848 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037b2:	4b31      	ldr	r3, [pc, #196]	; (8003878 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	099b      	lsrs	r3, r3, #6
 80037b8:	461a      	mov	r2, r3
 80037ba:	f04f 0300 	mov.w	r3, #0
 80037be:	f240 10ff 	movw	r0, #511	; 0x1ff
 80037c2:	f04f 0100 	mov.w	r1, #0
 80037c6:	ea02 0400 	and.w	r4, r2, r0
 80037ca:	ea03 0501 	and.w	r5, r3, r1
 80037ce:	4620      	mov	r0, r4
 80037d0:	4629      	mov	r1, r5
 80037d2:	f04f 0200 	mov.w	r2, #0
 80037d6:	f04f 0300 	mov.w	r3, #0
 80037da:	014b      	lsls	r3, r1, #5
 80037dc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80037e0:	0142      	lsls	r2, r0, #5
 80037e2:	4610      	mov	r0, r2
 80037e4:	4619      	mov	r1, r3
 80037e6:	1b00      	subs	r0, r0, r4
 80037e8:	eb61 0105 	sbc.w	r1, r1, r5
 80037ec:	f04f 0200 	mov.w	r2, #0
 80037f0:	f04f 0300 	mov.w	r3, #0
 80037f4:	018b      	lsls	r3, r1, #6
 80037f6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80037fa:	0182      	lsls	r2, r0, #6
 80037fc:	1a12      	subs	r2, r2, r0
 80037fe:	eb63 0301 	sbc.w	r3, r3, r1
 8003802:	f04f 0000 	mov.w	r0, #0
 8003806:	f04f 0100 	mov.w	r1, #0
 800380a:	00d9      	lsls	r1, r3, #3
 800380c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003810:	00d0      	lsls	r0, r2, #3
 8003812:	4602      	mov	r2, r0
 8003814:	460b      	mov	r3, r1
 8003816:	1912      	adds	r2, r2, r4
 8003818:	eb45 0303 	adc.w	r3, r5, r3
 800381c:	f04f 0000 	mov.w	r0, #0
 8003820:	f04f 0100 	mov.w	r1, #0
 8003824:	0299      	lsls	r1, r3, #10
 8003826:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800382a:	0290      	lsls	r0, r2, #10
 800382c:	4602      	mov	r2, r0
 800382e:	460b      	mov	r3, r1
 8003830:	4610      	mov	r0, r2
 8003832:	4619      	mov	r1, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	461a      	mov	r2, r3
 8003838:	f04f 0300 	mov.w	r3, #0
 800383c:	f7fd fa2c 	bl	8000c98 <__aeabi_uldivmod>
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	4613      	mov	r3, r2
 8003846:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003848:	4b0b      	ldr	r3, [pc, #44]	; (8003878 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	0c1b      	lsrs	r3, r3, #16
 800384e:	f003 0303 	and.w	r3, r3, #3
 8003852:	3301      	adds	r3, #1
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003858:	68fa      	ldr	r2, [r7, #12]
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003860:	60bb      	str	r3, [r7, #8]
      break;
 8003862:	e002      	b.n	800386a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003864:	4b05      	ldr	r3, [pc, #20]	; (800387c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003866:	60bb      	str	r3, [r7, #8]
      break;
 8003868:	bf00      	nop
    }
  }
  return sysclockfreq;
 800386a:	68bb      	ldr	r3, [r7, #8]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3710      	adds	r7, #16
 8003870:	46bd      	mov	sp, r7
 8003872:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003876:	bf00      	nop
 8003878:	40023800 	.word	0x40023800
 800387c:	00f42400 	.word	0x00f42400
 8003880:	007a1200 	.word	0x007a1200

08003884 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003888:	4b03      	ldr	r3, [pc, #12]	; (8003898 <HAL_RCC_GetHCLKFreq+0x14>)
 800388a:	681b      	ldr	r3, [r3, #0]
}
 800388c:	4618      	mov	r0, r3
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	20000000 	.word	0x20000000

0800389c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80038a0:	f7ff fff0 	bl	8003884 <HAL_RCC_GetHCLKFreq>
 80038a4:	4602      	mov	r2, r0
 80038a6:	4b05      	ldr	r3, [pc, #20]	; (80038bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	0a9b      	lsrs	r3, r3, #10
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	4903      	ldr	r1, [pc, #12]	; (80038c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038b2:	5ccb      	ldrb	r3, [r1, r3]
 80038b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40023800 	.word	0x40023800
 80038c0:	080091d8 	.word	0x080091d8

080038c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80038c8:	f7ff ffdc 	bl	8003884 <HAL_RCC_GetHCLKFreq>
 80038cc:	4602      	mov	r2, r0
 80038ce:	4b05      	ldr	r3, [pc, #20]	; (80038e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	0b5b      	lsrs	r3, r3, #13
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	4903      	ldr	r1, [pc, #12]	; (80038e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038da:	5ccb      	ldrb	r3, [r1, r3]
 80038dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40023800 	.word	0x40023800
 80038e8:	080091d8 	.word	0x080091d8

080038ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e03f      	b.n	800397e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d106      	bne.n	8003918 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7fe fa74 	bl	8001e00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2224      	movs	r2, #36	; 0x24
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68da      	ldr	r2, [r3, #12]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800392e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f000 fd75 	bl	8004420 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	691a      	ldr	r2, [r3, #16]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003944:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	695a      	ldr	r2, [r3, #20]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003954:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68da      	ldr	r2, [r3, #12]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003964:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2220      	movs	r2, #32
 8003970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2220      	movs	r2, #32
 8003978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b08a      	sub	sp, #40	; 0x28
 800398a:	af02      	add	r7, sp, #8
 800398c:	60f8      	str	r0, [r7, #12]
 800398e:	60b9      	str	r1, [r7, #8]
 8003990:	603b      	str	r3, [r7, #0]
 8003992:	4613      	mov	r3, r2
 8003994:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003996:	2300      	movs	r3, #0
 8003998:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b20      	cmp	r3, #32
 80039a4:	d17c      	bne.n	8003aa0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d002      	beq.n	80039b2 <HAL_UART_Transmit+0x2c>
 80039ac:	88fb      	ldrh	r3, [r7, #6]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d101      	bne.n	80039b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e075      	b.n	8003aa2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d101      	bne.n	80039c4 <HAL_UART_Transmit+0x3e>
 80039c0:	2302      	movs	r3, #2
 80039c2:	e06e      	b.n	8003aa2 <HAL_UART_Transmit+0x11c>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2221      	movs	r2, #33	; 0x21
 80039d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039da:	f7fe fc6f 	bl	80022bc <HAL_GetTick>
 80039de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	88fa      	ldrh	r2, [r7, #6]
 80039e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	88fa      	ldrh	r2, [r7, #6]
 80039ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039f4:	d108      	bne.n	8003a08 <HAL_UART_Transmit+0x82>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d104      	bne.n	8003a08 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80039fe:	2300      	movs	r3, #0
 8003a00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	61bb      	str	r3, [r7, #24]
 8003a06:	e003      	b.n	8003a10 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003a18:	e02a      	b.n	8003a70 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	9300      	str	r3, [sp, #0]
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	2200      	movs	r2, #0
 8003a22:	2180      	movs	r1, #128	; 0x80
 8003a24:	68f8      	ldr	r0, [r7, #12]
 8003a26:	f000 faf7 	bl	8004018 <UART_WaitOnFlagUntilTimeout>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e036      	b.n	8003aa2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10b      	bne.n	8003a52 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	881b      	ldrh	r3, [r3, #0]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	3302      	adds	r3, #2
 8003a4e:	61bb      	str	r3, [r7, #24]
 8003a50:	e007      	b.n	8003a62 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	781a      	ldrb	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	3301      	adds	r3, #1
 8003a60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	b29a      	uxth	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1cf      	bne.n	8003a1a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	9300      	str	r3, [sp, #0]
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	2200      	movs	r2, #0
 8003a82:	2140      	movs	r1, #64	; 0x40
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 fac7 	bl	8004018 <UART_WaitOnFlagUntilTimeout>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e006      	b.n	8003aa2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2220      	movs	r2, #32
 8003a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	e000      	b.n	8003aa2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003aa0:	2302      	movs	r3, #2
  }
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3720      	adds	r7, #32
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b084      	sub	sp, #16
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	60f8      	str	r0, [r7, #12]
 8003ab2:	60b9      	str	r1, [r7, #8]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b20      	cmp	r3, #32
 8003ac2:	d11d      	bne.n	8003b00 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d002      	beq.n	8003ad0 <HAL_UART_Receive_DMA+0x26>
 8003aca:	88fb      	ldrh	r3, [r7, #6]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e016      	b.n	8003b02 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d101      	bne.n	8003ae2 <HAL_UART_Receive_DMA+0x38>
 8003ade:	2302      	movs	r3, #2
 8003ae0:	e00f      	b.n	8003b02 <HAL_UART_Receive_DMA+0x58>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8003af0:	88fb      	ldrh	r3, [r7, #6]
 8003af2:	461a      	mov	r2, r3
 8003af4:	68b9      	ldr	r1, [r7, #8]
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 fad8 	bl	80040ac <UART_Start_Receive_DMA>
 8003afc:	4603      	mov	r3, r0
 8003afe:	e000      	b.n	8003b02 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003b00:	2302      	movs	r3, #2
  }
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
	...

08003b0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08a      	sub	sp, #40	; 0x28
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003b30:	2300      	movs	r3, #0
 8003b32:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	f003 030f 	and.w	r3, r3, #15
 8003b3a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d10d      	bne.n	8003b5e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b44:	f003 0320 	and.w	r3, r3, #32
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d008      	beq.n	8003b5e <HAL_UART_IRQHandler+0x52>
 8003b4c:	6a3b      	ldr	r3, [r7, #32]
 8003b4e:	f003 0320 	and.w	r3, r3, #32
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d003      	beq.n	8003b5e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 fbcb 	bl	80042f2 <UART_Receive_IT>
      return;
 8003b5c:	e17c      	b.n	8003e58 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f000 80b1 	beq.w	8003cc8 <HAL_UART_IRQHandler+0x1bc>
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d105      	bne.n	8003b7c <HAL_UART_IRQHandler+0x70>
 8003b70:	6a3b      	ldr	r3, [r7, #32]
 8003b72:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f000 80a6 	beq.w	8003cc8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00a      	beq.n	8003b9c <HAL_UART_IRQHandler+0x90>
 8003b86:	6a3b      	ldr	r3, [r7, #32]
 8003b88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d005      	beq.n	8003b9c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b94:	f043 0201 	orr.w	r2, r3, #1
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9e:	f003 0304 	and.w	r3, r3, #4
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00a      	beq.n	8003bbc <HAL_UART_IRQHandler+0xb0>
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d005      	beq.n	8003bbc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb4:	f043 0202 	orr.w	r2, r3, #2
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00a      	beq.n	8003bdc <HAL_UART_IRQHandler+0xd0>
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	f003 0301 	and.w	r3, r3, #1
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d005      	beq.n	8003bdc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd4:	f043 0204 	orr.w	r2, r3, #4
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bde:	f003 0308 	and.w	r3, r3, #8
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00f      	beq.n	8003c06 <HAL_UART_IRQHandler+0xfa>
 8003be6:	6a3b      	ldr	r3, [r7, #32]
 8003be8:	f003 0320 	and.w	r3, r3, #32
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d104      	bne.n	8003bfa <HAL_UART_IRQHandler+0xee>
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d005      	beq.n	8003c06 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfe:	f043 0208 	orr.w	r2, r3, #8
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 811f 	beq.w	8003e4e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c12:	f003 0320 	and.w	r3, r3, #32
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d007      	beq.n	8003c2a <HAL_UART_IRQHandler+0x11e>
 8003c1a:	6a3b      	ldr	r3, [r7, #32]
 8003c1c:	f003 0320 	and.w	r3, r3, #32
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f000 fb64 	bl	80042f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	695b      	ldr	r3, [r3, #20]
 8003c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c34:	2b40      	cmp	r3, #64	; 0x40
 8003c36:	bf0c      	ite	eq
 8003c38:	2301      	moveq	r3, #1
 8003c3a:	2300      	movne	r3, #0
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c44:	f003 0308 	and.w	r3, r3, #8
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d102      	bne.n	8003c52 <HAL_UART_IRQHandler+0x146>
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d031      	beq.n	8003cb6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 faa4 	bl	80041a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c62:	2b40      	cmp	r3, #64	; 0x40
 8003c64:	d123      	bne.n	8003cae <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695a      	ldr	r2, [r3, #20]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c74:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d013      	beq.n	8003ca6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c82:	4a77      	ldr	r2, [pc, #476]	; (8003e60 <HAL_UART_IRQHandler+0x354>)
 8003c84:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7fe fdaa 	bl	80027e4 <HAL_DMA_Abort_IT>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d016      	beq.n	8003cc4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ca0:	4610      	mov	r0, r2
 8003ca2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca4:	e00e      	b.n	8003cc4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f8f0 	bl	8003e8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cac:	e00a      	b.n	8003cc4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f8ec 	bl	8003e8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb4:	e006      	b.n	8003cc4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f8e8 	bl	8003e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003cc2:	e0c4      	b.n	8003e4e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cc4:	bf00      	nop
    return;
 8003cc6:	e0c2      	b.n	8003e4e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	f040 80a2 	bne.w	8003e16 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd4:	f003 0310 	and.w	r3, r3, #16
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f000 809c 	beq.w	8003e16 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	f003 0310 	and.w	r3, r3, #16
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f000 8096 	beq.w	8003e16 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003cea:	2300      	movs	r3, #0
 8003cec:	60fb      	str	r3, [r7, #12]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	60fb      	str	r3, [r7, #12]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	60fb      	str	r3, [r7, #12]
 8003cfe:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d0a:	2b40      	cmp	r3, #64	; 0x40
 8003d0c:	d14f      	bne.n	8003dae <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003d18:	8a3b      	ldrh	r3, [r7, #16]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f000 8099 	beq.w	8003e52 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003d24:	8a3a      	ldrh	r2, [r7, #16]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	f080 8093 	bcs.w	8003e52 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	8a3a      	ldrh	r2, [r7, #16]
 8003d30:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d36:	69db      	ldr	r3, [r3, #28]
 8003d38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d3c:	d02b      	beq.n	8003d96 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	68da      	ldr	r2, [r3, #12]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d4c:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695a      	ldr	r2, [r3, #20]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0201 	bic.w	r2, r2, #1
 8003d5c:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	695a      	ldr	r2, [r3, #20]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d6c:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2220      	movs	r2, #32
 8003d72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68da      	ldr	r2, [r3, #12]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 0210 	bic.w	r2, r2, #16
 8003d8a:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7fe fcb7 	bl	8002704 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	4619      	mov	r1, r3
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 f87a 	bl	8003ea0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003dac:	e051      	b.n	8003e52 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d047      	beq.n	8003e56 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8003dc6:	8a7b      	ldrh	r3, [r7, #18]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d044      	beq.n	8003e56 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003dda:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	695a      	ldr	r2, [r3, #20]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 0201 	bic.w	r2, r2, #1
 8003dea:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2220      	movs	r2, #32
 8003df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68da      	ldr	r2, [r3, #12]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f022 0210 	bic.w	r2, r2, #16
 8003e08:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e0a:	8a7b      	ldrh	r3, [r7, #18]
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 f846 	bl	8003ea0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003e14:	e01f      	b.n	8003e56 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d008      	beq.n	8003e32 <HAL_UART_IRQHandler+0x326>
 8003e20:	6a3b      	ldr	r3, [r7, #32]
 8003e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d003      	beq.n	8003e32 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 f9f9 	bl	8004222 <UART_Transmit_IT>
    return;
 8003e30:	e012      	b.n	8003e58 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00d      	beq.n	8003e58 <HAL_UART_IRQHandler+0x34c>
 8003e3c:	6a3b      	ldr	r3, [r7, #32]
 8003e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d008      	beq.n	8003e58 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 fa3b 	bl	80042c2 <UART_EndTransmit_IT>
    return;
 8003e4c:	e004      	b.n	8003e58 <HAL_UART_IRQHandler+0x34c>
    return;
 8003e4e:	bf00      	nop
 8003e50:	e002      	b.n	8003e58 <HAL_UART_IRQHandler+0x34c>
      return;
 8003e52:	bf00      	nop
 8003e54:	e000      	b.n	8003e58 <HAL_UART_IRQHandler+0x34c>
      return;
 8003e56:	bf00      	nop
  }
}
 8003e58:	3728      	adds	r7, #40	; 0x28
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	080041fb 	.word	0x080041fb

08003e64 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d12a      	bne.n	8003f2a <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68da      	ldr	r2, [r3, #12]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ee8:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	695a      	ldr	r2, [r3, #20]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0201 	bic.w	r2, r2, #1
 8003ef8:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695a      	ldr	r2, [r3, #20]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f08:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2220      	movs	r2, #32
 8003f0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d107      	bne.n	8003f2a <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68da      	ldr	r2, [r3, #12]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f022 0210 	bic.w	r2, r2, #16
 8003f28:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d106      	bne.n	8003f40 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003f36:	4619      	mov	r1, r3
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f7ff ffb1 	bl	8003ea0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003f3e:	e002      	b.n	8003f46 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f7fd fd81 	bl	8001a48 <HAL_UART_RxCpltCallback>
}
 8003f46:	bf00      	nop
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b084      	sub	sp, #16
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f5a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d108      	bne.n	8003f76 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003f68:	085b      	lsrs	r3, r3, #1
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	68f8      	ldr	r0, [r7, #12]
 8003f70:	f7ff ff96 	bl	8003ea0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003f74:	e002      	b.n	8003f7c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8003f76:	68f8      	ldr	r0, [r7, #12]
 8003f78:	f7ff ff7e 	bl	8003e78 <HAL_UART_RxHalfCpltCallback>
}
 8003f7c:	bf00      	nop
 8003f7e:	3710      	adds	r7, #16
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f94:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695b      	ldr	r3, [r3, #20]
 8003f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa0:	2b80      	cmp	r3, #128	; 0x80
 8003fa2:	bf0c      	ite	eq
 8003fa4:	2301      	moveq	r3, #1
 8003fa6:	2300      	movne	r3, #0
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2b21      	cmp	r3, #33	; 0x21
 8003fb6:	d108      	bne.n	8003fca <UART_DMAError+0x46>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d005      	beq.n	8003fca <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003fc4:	68b8      	ldr	r0, [r7, #8]
 8003fc6:	f000 f8d5 	bl	8004174 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd4:	2b40      	cmp	r3, #64	; 0x40
 8003fd6:	bf0c      	ite	eq
 8003fd8:	2301      	moveq	r3, #1
 8003fda:	2300      	movne	r3, #0
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b22      	cmp	r3, #34	; 0x22
 8003fea:	d108      	bne.n	8003ffe <UART_DMAError+0x7a>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d005      	beq.n	8003ffe <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003ff8:	68b8      	ldr	r0, [r7, #8]
 8003ffa:	f000 f8d1 	bl	80041a0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004002:	f043 0210 	orr.w	r2, r3, #16
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800400a:	68b8      	ldr	r0, [r7, #8]
 800400c:	f7ff ff3e 	bl	8003e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004010:	bf00      	nop
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	603b      	str	r3, [r7, #0]
 8004024:	4613      	mov	r3, r2
 8004026:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004028:	e02c      	b.n	8004084 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004030:	d028      	beq.n	8004084 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d007      	beq.n	8004048 <UART_WaitOnFlagUntilTimeout+0x30>
 8004038:	f7fe f940 	bl	80022bc <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	429a      	cmp	r2, r3
 8004046:	d21d      	bcs.n	8004084 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68da      	ldr	r2, [r3, #12]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004056:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695a      	ldr	r2, [r3, #20]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0201 	bic.w	r2, r2, #1
 8004066:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2220      	movs	r2, #32
 8004074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e00f      	b.n	80040a4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	4013      	ands	r3, r2
 800408e:	68ba      	ldr	r2, [r7, #8]
 8004090:	429a      	cmp	r2, r3
 8004092:	bf0c      	ite	eq
 8004094:	2301      	moveq	r3, #1
 8004096:	2300      	movne	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	461a      	mov	r2, r3
 800409c:	79fb      	ldrb	r3, [r7, #7]
 800409e:	429a      	cmp	r2, r3
 80040a0:	d0c3      	beq.n	800402a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3710      	adds	r7, #16
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b086      	sub	sp, #24
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	4613      	mov	r3, r2
 80040b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	88fa      	ldrh	r2, [r7, #6]
 80040c4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2222      	movs	r2, #34	; 0x22
 80040d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d8:	4a23      	ldr	r2, [pc, #140]	; (8004168 <UART_Start_Receive_DMA+0xbc>)
 80040da:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e0:	4a22      	ldr	r2, [pc, #136]	; (800416c <UART_Start_Receive_DMA+0xc0>)
 80040e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e8:	4a21      	ldr	r2, [pc, #132]	; (8004170 <UART_Start_Receive_DMA+0xc4>)
 80040ea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f0:	2200      	movs	r2, #0
 80040f2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80040f4:	f107 0308 	add.w	r3, r7, #8
 80040f8:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	3304      	adds	r3, #4
 8004104:	4619      	mov	r1, r3
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	88fb      	ldrh	r3, [r7, #6]
 800410c:	f7fe faa2 	bl	8002654 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004110:	2300      	movs	r3, #0
 8004112:	613b      	str	r3, [r7, #16]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	613b      	str	r3, [r7, #16]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	613b      	str	r3, [r7, #16]
 8004124:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68da      	ldr	r2, [r3, #12]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800413c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	695a      	ldr	r2, [r3, #20]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 0201 	orr.w	r2, r2, #1
 800414c:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	695a      	ldr	r2, [r3, #20]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800415c:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	08003eb9 	.word	0x08003eb9
 800416c:	08003f4f 	.word	0x08003f4f
 8004170:	08003f85 	.word	0x08003f85

08004174 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68da      	ldr	r2, [r3, #12]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800418a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2220      	movs	r2, #32
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68da      	ldr	r2, [r3, #12]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80041b6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695a      	ldr	r2, [r3, #20]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0201 	bic.w	r2, r2, #1
 80041c6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d107      	bne.n	80041e0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68da      	ldr	r2, [r3, #12]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 0210 	bic.w	r2, r2, #16
 80041de:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2220      	movs	r2, #32
 80041e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	631a      	str	r2, [r3, #48]	; 0x30
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr

080041fa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b084      	sub	sp, #16
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004206:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f7ff fe39 	bl	8003e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800421a:	bf00      	nop
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004222:	b480      	push	{r7}
 8004224:	b085      	sub	sp, #20
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b21      	cmp	r3, #33	; 0x21
 8004234:	d13e      	bne.n	80042b4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800423e:	d114      	bne.n	800426a <UART_Transmit_IT+0x48>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d110      	bne.n	800426a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	881b      	ldrh	r3, [r3, #0]
 8004252:	461a      	mov	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800425c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	1c9a      	adds	r2, r3, #2
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	621a      	str	r2, [r3, #32]
 8004268:	e008      	b.n	800427c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	1c59      	adds	r1, r3, #1
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	6211      	str	r1, [r2, #32]
 8004274:	781a      	ldrb	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004280:	b29b      	uxth	r3, r3
 8004282:	3b01      	subs	r3, #1
 8004284:	b29b      	uxth	r3, r3
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	4619      	mov	r1, r3
 800428a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10f      	bne.n	80042b0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68da      	ldr	r2, [r3, #12]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800429e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	68da      	ldr	r2, [r3, #12]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80042b0:	2300      	movs	r3, #0
 80042b2:	e000      	b.n	80042b6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80042b4:	2302      	movs	r3, #2
  }
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b082      	sub	sp, #8
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68da      	ldr	r2, [r3, #12]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2220      	movs	r2, #32
 80042de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff fdbe 	bl	8003e64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b22      	cmp	r3, #34	; 0x22
 8004304:	f040 8087 	bne.w	8004416 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004310:	d117      	bne.n	8004342 <UART_Receive_IT+0x50>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d113      	bne.n	8004342 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800431a:	2300      	movs	r3, #0
 800431c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004322:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	b29b      	uxth	r3, r3
 800432c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004330:	b29a      	uxth	r2, r3
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433a:	1c9a      	adds	r2, r3, #2
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	629a      	str	r2, [r3, #40]	; 0x28
 8004340:	e026      	b.n	8004390 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004346:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8004348:	2300      	movs	r3, #0
 800434a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004354:	d007      	beq.n	8004366 <UART_Receive_IT+0x74>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d10a      	bne.n	8004374 <UART_Receive_IT+0x82>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d106      	bne.n	8004374 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	b2da      	uxtb	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	701a      	strb	r2, [r3, #0]
 8004372:	e008      	b.n	8004386 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	b2db      	uxtb	r3, r3
 800437c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004380:	b2da      	uxtb	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438a:	1c5a      	adds	r2, r3, #1
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004394:	b29b      	uxth	r3, r3
 8004396:	3b01      	subs	r3, #1
 8004398:	b29b      	uxth	r3, r3
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	4619      	mov	r1, r3
 800439e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d136      	bne.n	8004412 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68da      	ldr	r2, [r3, #12]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f022 0220 	bic.w	r2, r2, #32
 80043b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68da      	ldr	r2, [r3, #12]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	695a      	ldr	r2, [r3, #20]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f022 0201 	bic.w	r2, r2, #1
 80043d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2220      	movs	r2, #32
 80043d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d10e      	bne.n	8004402 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68da      	ldr	r2, [r3, #12]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 0210 	bic.w	r2, r2, #16
 80043f2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80043f8:	4619      	mov	r1, r3
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7ff fd50 	bl	8003ea0 <HAL_UARTEx_RxEventCallback>
 8004400:	e002      	b.n	8004408 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7fd fb20 	bl	8001a48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	e002      	b.n	8004418 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8004412:	2300      	movs	r3, #0
 8004414:	e000      	b.n	8004418 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004416:	2302      	movs	r3, #2
  }
}
 8004418:	4618      	mov	r0, r3
 800441a:	3710      	adds	r7, #16
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004424:	b09f      	sub	sp, #124	; 0x7c
 8004426:	af00      	add	r7, sp, #0
 8004428:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800442a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004436:	68d9      	ldr	r1, [r3, #12]
 8004438:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	ea40 0301 	orr.w	r3, r0, r1
 8004440:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004444:	689a      	ldr	r2, [r3, #8]
 8004446:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	431a      	orrs	r2, r3
 800444c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	431a      	orrs	r2, r3
 8004452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	4313      	orrs	r3, r2
 8004458:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800445a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004464:	f021 010c 	bic.w	r1, r1, #12
 8004468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800446e:	430b      	orrs	r3, r1
 8004470:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004472:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800447c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800447e:	6999      	ldr	r1, [r3, #24]
 8004480:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	ea40 0301 	orr.w	r3, r0, r1
 8004488:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800448a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	4bc5      	ldr	r3, [pc, #788]	; (80047a4 <UART_SetConfig+0x384>)
 8004490:	429a      	cmp	r2, r3
 8004492:	d004      	beq.n	800449e <UART_SetConfig+0x7e>
 8004494:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	4bc3      	ldr	r3, [pc, #780]	; (80047a8 <UART_SetConfig+0x388>)
 800449a:	429a      	cmp	r2, r3
 800449c:	d103      	bne.n	80044a6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800449e:	f7ff fa11 	bl	80038c4 <HAL_RCC_GetPCLK2Freq>
 80044a2:	6778      	str	r0, [r7, #116]	; 0x74
 80044a4:	e002      	b.n	80044ac <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044a6:	f7ff f9f9 	bl	800389c <HAL_RCC_GetPCLK1Freq>
 80044aa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044b4:	f040 80b6 	bne.w	8004624 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044ba:	461c      	mov	r4, r3
 80044bc:	f04f 0500 	mov.w	r5, #0
 80044c0:	4622      	mov	r2, r4
 80044c2:	462b      	mov	r3, r5
 80044c4:	1891      	adds	r1, r2, r2
 80044c6:	6439      	str	r1, [r7, #64]	; 0x40
 80044c8:	415b      	adcs	r3, r3
 80044ca:	647b      	str	r3, [r7, #68]	; 0x44
 80044cc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80044d0:	1912      	adds	r2, r2, r4
 80044d2:	eb45 0303 	adc.w	r3, r5, r3
 80044d6:	f04f 0000 	mov.w	r0, #0
 80044da:	f04f 0100 	mov.w	r1, #0
 80044de:	00d9      	lsls	r1, r3, #3
 80044e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80044e4:	00d0      	lsls	r0, r2, #3
 80044e6:	4602      	mov	r2, r0
 80044e8:	460b      	mov	r3, r1
 80044ea:	1911      	adds	r1, r2, r4
 80044ec:	6639      	str	r1, [r7, #96]	; 0x60
 80044ee:	416b      	adcs	r3, r5
 80044f0:	667b      	str	r3, [r7, #100]	; 0x64
 80044f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	461a      	mov	r2, r3
 80044f8:	f04f 0300 	mov.w	r3, #0
 80044fc:	1891      	adds	r1, r2, r2
 80044fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8004500:	415b      	adcs	r3, r3
 8004502:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004504:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004508:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800450c:	f7fc fbc4 	bl	8000c98 <__aeabi_uldivmod>
 8004510:	4602      	mov	r2, r0
 8004512:	460b      	mov	r3, r1
 8004514:	4ba5      	ldr	r3, [pc, #660]	; (80047ac <UART_SetConfig+0x38c>)
 8004516:	fba3 2302 	umull	r2, r3, r3, r2
 800451a:	095b      	lsrs	r3, r3, #5
 800451c:	011e      	lsls	r6, r3, #4
 800451e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004520:	461c      	mov	r4, r3
 8004522:	f04f 0500 	mov.w	r5, #0
 8004526:	4622      	mov	r2, r4
 8004528:	462b      	mov	r3, r5
 800452a:	1891      	adds	r1, r2, r2
 800452c:	6339      	str	r1, [r7, #48]	; 0x30
 800452e:	415b      	adcs	r3, r3
 8004530:	637b      	str	r3, [r7, #52]	; 0x34
 8004532:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004536:	1912      	adds	r2, r2, r4
 8004538:	eb45 0303 	adc.w	r3, r5, r3
 800453c:	f04f 0000 	mov.w	r0, #0
 8004540:	f04f 0100 	mov.w	r1, #0
 8004544:	00d9      	lsls	r1, r3, #3
 8004546:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800454a:	00d0      	lsls	r0, r2, #3
 800454c:	4602      	mov	r2, r0
 800454e:	460b      	mov	r3, r1
 8004550:	1911      	adds	r1, r2, r4
 8004552:	65b9      	str	r1, [r7, #88]	; 0x58
 8004554:	416b      	adcs	r3, r5
 8004556:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004558:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	461a      	mov	r2, r3
 800455e:	f04f 0300 	mov.w	r3, #0
 8004562:	1891      	adds	r1, r2, r2
 8004564:	62b9      	str	r1, [r7, #40]	; 0x28
 8004566:	415b      	adcs	r3, r3
 8004568:	62fb      	str	r3, [r7, #44]	; 0x2c
 800456a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800456e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004572:	f7fc fb91 	bl	8000c98 <__aeabi_uldivmod>
 8004576:	4602      	mov	r2, r0
 8004578:	460b      	mov	r3, r1
 800457a:	4b8c      	ldr	r3, [pc, #560]	; (80047ac <UART_SetConfig+0x38c>)
 800457c:	fba3 1302 	umull	r1, r3, r3, r2
 8004580:	095b      	lsrs	r3, r3, #5
 8004582:	2164      	movs	r1, #100	; 0x64
 8004584:	fb01 f303 	mul.w	r3, r1, r3
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	3332      	adds	r3, #50	; 0x32
 800458e:	4a87      	ldr	r2, [pc, #540]	; (80047ac <UART_SetConfig+0x38c>)
 8004590:	fba2 2303 	umull	r2, r3, r2, r3
 8004594:	095b      	lsrs	r3, r3, #5
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800459c:	441e      	add	r6, r3
 800459e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045a0:	4618      	mov	r0, r3
 80045a2:	f04f 0100 	mov.w	r1, #0
 80045a6:	4602      	mov	r2, r0
 80045a8:	460b      	mov	r3, r1
 80045aa:	1894      	adds	r4, r2, r2
 80045ac:	623c      	str	r4, [r7, #32]
 80045ae:	415b      	adcs	r3, r3
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24
 80045b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045b6:	1812      	adds	r2, r2, r0
 80045b8:	eb41 0303 	adc.w	r3, r1, r3
 80045bc:	f04f 0400 	mov.w	r4, #0
 80045c0:	f04f 0500 	mov.w	r5, #0
 80045c4:	00dd      	lsls	r5, r3, #3
 80045c6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80045ca:	00d4      	lsls	r4, r2, #3
 80045cc:	4622      	mov	r2, r4
 80045ce:	462b      	mov	r3, r5
 80045d0:	1814      	adds	r4, r2, r0
 80045d2:	653c      	str	r4, [r7, #80]	; 0x50
 80045d4:	414b      	adcs	r3, r1
 80045d6:	657b      	str	r3, [r7, #84]	; 0x54
 80045d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	461a      	mov	r2, r3
 80045de:	f04f 0300 	mov.w	r3, #0
 80045e2:	1891      	adds	r1, r2, r2
 80045e4:	61b9      	str	r1, [r7, #24]
 80045e6:	415b      	adcs	r3, r3
 80045e8:	61fb      	str	r3, [r7, #28]
 80045ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045ee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80045f2:	f7fc fb51 	bl	8000c98 <__aeabi_uldivmod>
 80045f6:	4602      	mov	r2, r0
 80045f8:	460b      	mov	r3, r1
 80045fa:	4b6c      	ldr	r3, [pc, #432]	; (80047ac <UART_SetConfig+0x38c>)
 80045fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004600:	095b      	lsrs	r3, r3, #5
 8004602:	2164      	movs	r1, #100	; 0x64
 8004604:	fb01 f303 	mul.w	r3, r1, r3
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	3332      	adds	r3, #50	; 0x32
 800460e:	4a67      	ldr	r2, [pc, #412]	; (80047ac <UART_SetConfig+0x38c>)
 8004610:	fba2 2303 	umull	r2, r3, r2, r3
 8004614:	095b      	lsrs	r3, r3, #5
 8004616:	f003 0207 	and.w	r2, r3, #7
 800461a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4432      	add	r2, r6
 8004620:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004622:	e0b9      	b.n	8004798 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004624:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004626:	461c      	mov	r4, r3
 8004628:	f04f 0500 	mov.w	r5, #0
 800462c:	4622      	mov	r2, r4
 800462e:	462b      	mov	r3, r5
 8004630:	1891      	adds	r1, r2, r2
 8004632:	6139      	str	r1, [r7, #16]
 8004634:	415b      	adcs	r3, r3
 8004636:	617b      	str	r3, [r7, #20]
 8004638:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800463c:	1912      	adds	r2, r2, r4
 800463e:	eb45 0303 	adc.w	r3, r5, r3
 8004642:	f04f 0000 	mov.w	r0, #0
 8004646:	f04f 0100 	mov.w	r1, #0
 800464a:	00d9      	lsls	r1, r3, #3
 800464c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004650:	00d0      	lsls	r0, r2, #3
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	eb12 0804 	adds.w	r8, r2, r4
 800465a:	eb43 0905 	adc.w	r9, r3, r5
 800465e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	4618      	mov	r0, r3
 8004664:	f04f 0100 	mov.w	r1, #0
 8004668:	f04f 0200 	mov.w	r2, #0
 800466c:	f04f 0300 	mov.w	r3, #0
 8004670:	008b      	lsls	r3, r1, #2
 8004672:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004676:	0082      	lsls	r2, r0, #2
 8004678:	4640      	mov	r0, r8
 800467a:	4649      	mov	r1, r9
 800467c:	f7fc fb0c 	bl	8000c98 <__aeabi_uldivmod>
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	4b49      	ldr	r3, [pc, #292]	; (80047ac <UART_SetConfig+0x38c>)
 8004686:	fba3 2302 	umull	r2, r3, r3, r2
 800468a:	095b      	lsrs	r3, r3, #5
 800468c:	011e      	lsls	r6, r3, #4
 800468e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004690:	4618      	mov	r0, r3
 8004692:	f04f 0100 	mov.w	r1, #0
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	1894      	adds	r4, r2, r2
 800469c:	60bc      	str	r4, [r7, #8]
 800469e:	415b      	adcs	r3, r3
 80046a0:	60fb      	str	r3, [r7, #12]
 80046a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046a6:	1812      	adds	r2, r2, r0
 80046a8:	eb41 0303 	adc.w	r3, r1, r3
 80046ac:	f04f 0400 	mov.w	r4, #0
 80046b0:	f04f 0500 	mov.w	r5, #0
 80046b4:	00dd      	lsls	r5, r3, #3
 80046b6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80046ba:	00d4      	lsls	r4, r2, #3
 80046bc:	4622      	mov	r2, r4
 80046be:	462b      	mov	r3, r5
 80046c0:	1814      	adds	r4, r2, r0
 80046c2:	64bc      	str	r4, [r7, #72]	; 0x48
 80046c4:	414b      	adcs	r3, r1
 80046c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	4618      	mov	r0, r3
 80046ce:	f04f 0100 	mov.w	r1, #0
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	f04f 0300 	mov.w	r3, #0
 80046da:	008b      	lsls	r3, r1, #2
 80046dc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80046e0:	0082      	lsls	r2, r0, #2
 80046e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80046e6:	f7fc fad7 	bl	8000c98 <__aeabi_uldivmod>
 80046ea:	4602      	mov	r2, r0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4b2f      	ldr	r3, [pc, #188]	; (80047ac <UART_SetConfig+0x38c>)
 80046f0:	fba3 1302 	umull	r1, r3, r3, r2
 80046f4:	095b      	lsrs	r3, r3, #5
 80046f6:	2164      	movs	r1, #100	; 0x64
 80046f8:	fb01 f303 	mul.w	r3, r1, r3
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	3332      	adds	r3, #50	; 0x32
 8004702:	4a2a      	ldr	r2, [pc, #168]	; (80047ac <UART_SetConfig+0x38c>)
 8004704:	fba2 2303 	umull	r2, r3, r2, r3
 8004708:	095b      	lsrs	r3, r3, #5
 800470a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800470e:	441e      	add	r6, r3
 8004710:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004712:	4618      	mov	r0, r3
 8004714:	f04f 0100 	mov.w	r1, #0
 8004718:	4602      	mov	r2, r0
 800471a:	460b      	mov	r3, r1
 800471c:	1894      	adds	r4, r2, r2
 800471e:	603c      	str	r4, [r7, #0]
 8004720:	415b      	adcs	r3, r3
 8004722:	607b      	str	r3, [r7, #4]
 8004724:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004728:	1812      	adds	r2, r2, r0
 800472a:	eb41 0303 	adc.w	r3, r1, r3
 800472e:	f04f 0400 	mov.w	r4, #0
 8004732:	f04f 0500 	mov.w	r5, #0
 8004736:	00dd      	lsls	r5, r3, #3
 8004738:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800473c:	00d4      	lsls	r4, r2, #3
 800473e:	4622      	mov	r2, r4
 8004740:	462b      	mov	r3, r5
 8004742:	eb12 0a00 	adds.w	sl, r2, r0
 8004746:	eb43 0b01 	adc.w	fp, r3, r1
 800474a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	4618      	mov	r0, r3
 8004750:	f04f 0100 	mov.w	r1, #0
 8004754:	f04f 0200 	mov.w	r2, #0
 8004758:	f04f 0300 	mov.w	r3, #0
 800475c:	008b      	lsls	r3, r1, #2
 800475e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004762:	0082      	lsls	r2, r0, #2
 8004764:	4650      	mov	r0, sl
 8004766:	4659      	mov	r1, fp
 8004768:	f7fc fa96 	bl	8000c98 <__aeabi_uldivmod>
 800476c:	4602      	mov	r2, r0
 800476e:	460b      	mov	r3, r1
 8004770:	4b0e      	ldr	r3, [pc, #56]	; (80047ac <UART_SetConfig+0x38c>)
 8004772:	fba3 1302 	umull	r1, r3, r3, r2
 8004776:	095b      	lsrs	r3, r3, #5
 8004778:	2164      	movs	r1, #100	; 0x64
 800477a:	fb01 f303 	mul.w	r3, r1, r3
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	011b      	lsls	r3, r3, #4
 8004782:	3332      	adds	r3, #50	; 0x32
 8004784:	4a09      	ldr	r2, [pc, #36]	; (80047ac <UART_SetConfig+0x38c>)
 8004786:	fba2 2303 	umull	r2, r3, r2, r3
 800478a:	095b      	lsrs	r3, r3, #5
 800478c:	f003 020f 	and.w	r2, r3, #15
 8004790:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4432      	add	r2, r6
 8004796:	609a      	str	r2, [r3, #8]
}
 8004798:	bf00      	nop
 800479a:	377c      	adds	r7, #124	; 0x7c
 800479c:	46bd      	mov	sp, r7
 800479e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047a2:	bf00      	nop
 80047a4:	40011000 	.word	0x40011000
 80047a8:	40011400 	.word	0x40011400
 80047ac:	51eb851f 	.word	0x51eb851f

080047b0 <__errno>:
 80047b0:	4b01      	ldr	r3, [pc, #4]	; (80047b8 <__errno+0x8>)
 80047b2:	6818      	ldr	r0, [r3, #0]
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop
 80047b8:	2000000c 	.word	0x2000000c

080047bc <__libc_init_array>:
 80047bc:	b570      	push	{r4, r5, r6, lr}
 80047be:	4d0d      	ldr	r5, [pc, #52]	; (80047f4 <__libc_init_array+0x38>)
 80047c0:	4c0d      	ldr	r4, [pc, #52]	; (80047f8 <__libc_init_array+0x3c>)
 80047c2:	1b64      	subs	r4, r4, r5
 80047c4:	10a4      	asrs	r4, r4, #2
 80047c6:	2600      	movs	r6, #0
 80047c8:	42a6      	cmp	r6, r4
 80047ca:	d109      	bne.n	80047e0 <__libc_init_array+0x24>
 80047cc:	4d0b      	ldr	r5, [pc, #44]	; (80047fc <__libc_init_array+0x40>)
 80047ce:	4c0c      	ldr	r4, [pc, #48]	; (8004800 <__libc_init_array+0x44>)
 80047d0:	f004 fc8c 	bl	80090ec <_init>
 80047d4:	1b64      	subs	r4, r4, r5
 80047d6:	10a4      	asrs	r4, r4, #2
 80047d8:	2600      	movs	r6, #0
 80047da:	42a6      	cmp	r6, r4
 80047dc:	d105      	bne.n	80047ea <__libc_init_array+0x2e>
 80047de:	bd70      	pop	{r4, r5, r6, pc}
 80047e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80047e4:	4798      	blx	r3
 80047e6:	3601      	adds	r6, #1
 80047e8:	e7ee      	b.n	80047c8 <__libc_init_array+0xc>
 80047ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80047ee:	4798      	blx	r3
 80047f0:	3601      	adds	r6, #1
 80047f2:	e7f2      	b.n	80047da <__libc_init_array+0x1e>
 80047f4:	080096a4 	.word	0x080096a4
 80047f8:	080096a4 	.word	0x080096a4
 80047fc:	080096a4 	.word	0x080096a4
 8004800:	080096a8 	.word	0x080096a8

08004804 <memcpy>:
 8004804:	440a      	add	r2, r1
 8004806:	4291      	cmp	r1, r2
 8004808:	f100 33ff 	add.w	r3, r0, #4294967295
 800480c:	d100      	bne.n	8004810 <memcpy+0xc>
 800480e:	4770      	bx	lr
 8004810:	b510      	push	{r4, lr}
 8004812:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004816:	f803 4f01 	strb.w	r4, [r3, #1]!
 800481a:	4291      	cmp	r1, r2
 800481c:	d1f9      	bne.n	8004812 <memcpy+0xe>
 800481e:	bd10      	pop	{r4, pc}

08004820 <memset>:
 8004820:	4402      	add	r2, r0
 8004822:	4603      	mov	r3, r0
 8004824:	4293      	cmp	r3, r2
 8004826:	d100      	bne.n	800482a <memset+0xa>
 8004828:	4770      	bx	lr
 800482a:	f803 1b01 	strb.w	r1, [r3], #1
 800482e:	e7f9      	b.n	8004824 <memset+0x4>

08004830 <__cvt>:
 8004830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004834:	ec55 4b10 	vmov	r4, r5, d0
 8004838:	2d00      	cmp	r5, #0
 800483a:	460e      	mov	r6, r1
 800483c:	4619      	mov	r1, r3
 800483e:	462b      	mov	r3, r5
 8004840:	bfbb      	ittet	lt
 8004842:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004846:	461d      	movlt	r5, r3
 8004848:	2300      	movge	r3, #0
 800484a:	232d      	movlt	r3, #45	; 0x2d
 800484c:	700b      	strb	r3, [r1, #0]
 800484e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004850:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004854:	4691      	mov	r9, r2
 8004856:	f023 0820 	bic.w	r8, r3, #32
 800485a:	bfbc      	itt	lt
 800485c:	4622      	movlt	r2, r4
 800485e:	4614      	movlt	r4, r2
 8004860:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004864:	d005      	beq.n	8004872 <__cvt+0x42>
 8004866:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800486a:	d100      	bne.n	800486e <__cvt+0x3e>
 800486c:	3601      	adds	r6, #1
 800486e:	2102      	movs	r1, #2
 8004870:	e000      	b.n	8004874 <__cvt+0x44>
 8004872:	2103      	movs	r1, #3
 8004874:	ab03      	add	r3, sp, #12
 8004876:	9301      	str	r3, [sp, #4]
 8004878:	ab02      	add	r3, sp, #8
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	ec45 4b10 	vmov	d0, r4, r5
 8004880:	4653      	mov	r3, sl
 8004882:	4632      	mov	r2, r6
 8004884:	f001 fe0c 	bl	80064a0 <_dtoa_r>
 8004888:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800488c:	4607      	mov	r7, r0
 800488e:	d102      	bne.n	8004896 <__cvt+0x66>
 8004890:	f019 0f01 	tst.w	r9, #1
 8004894:	d022      	beq.n	80048dc <__cvt+0xac>
 8004896:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800489a:	eb07 0906 	add.w	r9, r7, r6
 800489e:	d110      	bne.n	80048c2 <__cvt+0x92>
 80048a0:	783b      	ldrb	r3, [r7, #0]
 80048a2:	2b30      	cmp	r3, #48	; 0x30
 80048a4:	d10a      	bne.n	80048bc <__cvt+0x8c>
 80048a6:	2200      	movs	r2, #0
 80048a8:	2300      	movs	r3, #0
 80048aa:	4620      	mov	r0, r4
 80048ac:	4629      	mov	r1, r5
 80048ae:	f7fc f913 	bl	8000ad8 <__aeabi_dcmpeq>
 80048b2:	b918      	cbnz	r0, 80048bc <__cvt+0x8c>
 80048b4:	f1c6 0601 	rsb	r6, r6, #1
 80048b8:	f8ca 6000 	str.w	r6, [sl]
 80048bc:	f8da 3000 	ldr.w	r3, [sl]
 80048c0:	4499      	add	r9, r3
 80048c2:	2200      	movs	r2, #0
 80048c4:	2300      	movs	r3, #0
 80048c6:	4620      	mov	r0, r4
 80048c8:	4629      	mov	r1, r5
 80048ca:	f7fc f905 	bl	8000ad8 <__aeabi_dcmpeq>
 80048ce:	b108      	cbz	r0, 80048d4 <__cvt+0xa4>
 80048d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80048d4:	2230      	movs	r2, #48	; 0x30
 80048d6:	9b03      	ldr	r3, [sp, #12]
 80048d8:	454b      	cmp	r3, r9
 80048da:	d307      	bcc.n	80048ec <__cvt+0xbc>
 80048dc:	9b03      	ldr	r3, [sp, #12]
 80048de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048e0:	1bdb      	subs	r3, r3, r7
 80048e2:	4638      	mov	r0, r7
 80048e4:	6013      	str	r3, [r2, #0]
 80048e6:	b004      	add	sp, #16
 80048e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048ec:	1c59      	adds	r1, r3, #1
 80048ee:	9103      	str	r1, [sp, #12]
 80048f0:	701a      	strb	r2, [r3, #0]
 80048f2:	e7f0      	b.n	80048d6 <__cvt+0xa6>

080048f4 <__exponent>:
 80048f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048f6:	4603      	mov	r3, r0
 80048f8:	2900      	cmp	r1, #0
 80048fa:	bfb8      	it	lt
 80048fc:	4249      	neglt	r1, r1
 80048fe:	f803 2b02 	strb.w	r2, [r3], #2
 8004902:	bfb4      	ite	lt
 8004904:	222d      	movlt	r2, #45	; 0x2d
 8004906:	222b      	movge	r2, #43	; 0x2b
 8004908:	2909      	cmp	r1, #9
 800490a:	7042      	strb	r2, [r0, #1]
 800490c:	dd2a      	ble.n	8004964 <__exponent+0x70>
 800490e:	f10d 0407 	add.w	r4, sp, #7
 8004912:	46a4      	mov	ip, r4
 8004914:	270a      	movs	r7, #10
 8004916:	46a6      	mov	lr, r4
 8004918:	460a      	mov	r2, r1
 800491a:	fb91 f6f7 	sdiv	r6, r1, r7
 800491e:	fb07 1516 	mls	r5, r7, r6, r1
 8004922:	3530      	adds	r5, #48	; 0x30
 8004924:	2a63      	cmp	r2, #99	; 0x63
 8004926:	f104 34ff 	add.w	r4, r4, #4294967295
 800492a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800492e:	4631      	mov	r1, r6
 8004930:	dcf1      	bgt.n	8004916 <__exponent+0x22>
 8004932:	3130      	adds	r1, #48	; 0x30
 8004934:	f1ae 0502 	sub.w	r5, lr, #2
 8004938:	f804 1c01 	strb.w	r1, [r4, #-1]
 800493c:	1c44      	adds	r4, r0, #1
 800493e:	4629      	mov	r1, r5
 8004940:	4561      	cmp	r1, ip
 8004942:	d30a      	bcc.n	800495a <__exponent+0x66>
 8004944:	f10d 0209 	add.w	r2, sp, #9
 8004948:	eba2 020e 	sub.w	r2, r2, lr
 800494c:	4565      	cmp	r5, ip
 800494e:	bf88      	it	hi
 8004950:	2200      	movhi	r2, #0
 8004952:	4413      	add	r3, r2
 8004954:	1a18      	subs	r0, r3, r0
 8004956:	b003      	add	sp, #12
 8004958:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800495a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800495e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004962:	e7ed      	b.n	8004940 <__exponent+0x4c>
 8004964:	2330      	movs	r3, #48	; 0x30
 8004966:	3130      	adds	r1, #48	; 0x30
 8004968:	7083      	strb	r3, [r0, #2]
 800496a:	70c1      	strb	r1, [r0, #3]
 800496c:	1d03      	adds	r3, r0, #4
 800496e:	e7f1      	b.n	8004954 <__exponent+0x60>

08004970 <_printf_float>:
 8004970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004974:	ed2d 8b02 	vpush	{d8}
 8004978:	b08d      	sub	sp, #52	; 0x34
 800497a:	460c      	mov	r4, r1
 800497c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004980:	4616      	mov	r6, r2
 8004982:	461f      	mov	r7, r3
 8004984:	4605      	mov	r5, r0
 8004986:	f002 fee7 	bl	8007758 <_localeconv_r>
 800498a:	f8d0 a000 	ldr.w	sl, [r0]
 800498e:	4650      	mov	r0, sl
 8004990:	f7fb fc26 	bl	80001e0 <strlen>
 8004994:	2300      	movs	r3, #0
 8004996:	930a      	str	r3, [sp, #40]	; 0x28
 8004998:	6823      	ldr	r3, [r4, #0]
 800499a:	9305      	str	r3, [sp, #20]
 800499c:	f8d8 3000 	ldr.w	r3, [r8]
 80049a0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80049a4:	3307      	adds	r3, #7
 80049a6:	f023 0307 	bic.w	r3, r3, #7
 80049aa:	f103 0208 	add.w	r2, r3, #8
 80049ae:	f8c8 2000 	str.w	r2, [r8]
 80049b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80049ba:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80049be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80049c2:	9307      	str	r3, [sp, #28]
 80049c4:	f8cd 8018 	str.w	r8, [sp, #24]
 80049c8:	ee08 0a10 	vmov	s16, r0
 80049cc:	4b9f      	ldr	r3, [pc, #636]	; (8004c4c <_printf_float+0x2dc>)
 80049ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049d2:	f04f 32ff 	mov.w	r2, #4294967295
 80049d6:	f7fc f8b1 	bl	8000b3c <__aeabi_dcmpun>
 80049da:	bb88      	cbnz	r0, 8004a40 <_printf_float+0xd0>
 80049dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049e0:	4b9a      	ldr	r3, [pc, #616]	; (8004c4c <_printf_float+0x2dc>)
 80049e2:	f04f 32ff 	mov.w	r2, #4294967295
 80049e6:	f7fc f88b 	bl	8000b00 <__aeabi_dcmple>
 80049ea:	bb48      	cbnz	r0, 8004a40 <_printf_float+0xd0>
 80049ec:	2200      	movs	r2, #0
 80049ee:	2300      	movs	r3, #0
 80049f0:	4640      	mov	r0, r8
 80049f2:	4649      	mov	r1, r9
 80049f4:	f7fc f87a 	bl	8000aec <__aeabi_dcmplt>
 80049f8:	b110      	cbz	r0, 8004a00 <_printf_float+0x90>
 80049fa:	232d      	movs	r3, #45	; 0x2d
 80049fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a00:	4b93      	ldr	r3, [pc, #588]	; (8004c50 <_printf_float+0x2e0>)
 8004a02:	4894      	ldr	r0, [pc, #592]	; (8004c54 <_printf_float+0x2e4>)
 8004a04:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004a08:	bf94      	ite	ls
 8004a0a:	4698      	movls	r8, r3
 8004a0c:	4680      	movhi	r8, r0
 8004a0e:	2303      	movs	r3, #3
 8004a10:	6123      	str	r3, [r4, #16]
 8004a12:	9b05      	ldr	r3, [sp, #20]
 8004a14:	f023 0204 	bic.w	r2, r3, #4
 8004a18:	6022      	str	r2, [r4, #0]
 8004a1a:	f04f 0900 	mov.w	r9, #0
 8004a1e:	9700      	str	r7, [sp, #0]
 8004a20:	4633      	mov	r3, r6
 8004a22:	aa0b      	add	r2, sp, #44	; 0x2c
 8004a24:	4621      	mov	r1, r4
 8004a26:	4628      	mov	r0, r5
 8004a28:	f000 f9d8 	bl	8004ddc <_printf_common>
 8004a2c:	3001      	adds	r0, #1
 8004a2e:	f040 8090 	bne.w	8004b52 <_printf_float+0x1e2>
 8004a32:	f04f 30ff 	mov.w	r0, #4294967295
 8004a36:	b00d      	add	sp, #52	; 0x34
 8004a38:	ecbd 8b02 	vpop	{d8}
 8004a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a40:	4642      	mov	r2, r8
 8004a42:	464b      	mov	r3, r9
 8004a44:	4640      	mov	r0, r8
 8004a46:	4649      	mov	r1, r9
 8004a48:	f7fc f878 	bl	8000b3c <__aeabi_dcmpun>
 8004a4c:	b140      	cbz	r0, 8004a60 <_printf_float+0xf0>
 8004a4e:	464b      	mov	r3, r9
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	bfbc      	itt	lt
 8004a54:	232d      	movlt	r3, #45	; 0x2d
 8004a56:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004a5a:	487f      	ldr	r0, [pc, #508]	; (8004c58 <_printf_float+0x2e8>)
 8004a5c:	4b7f      	ldr	r3, [pc, #508]	; (8004c5c <_printf_float+0x2ec>)
 8004a5e:	e7d1      	b.n	8004a04 <_printf_float+0x94>
 8004a60:	6863      	ldr	r3, [r4, #4]
 8004a62:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004a66:	9206      	str	r2, [sp, #24]
 8004a68:	1c5a      	adds	r2, r3, #1
 8004a6a:	d13f      	bne.n	8004aec <_printf_float+0x17c>
 8004a6c:	2306      	movs	r3, #6
 8004a6e:	6063      	str	r3, [r4, #4]
 8004a70:	9b05      	ldr	r3, [sp, #20]
 8004a72:	6861      	ldr	r1, [r4, #4]
 8004a74:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004a78:	2300      	movs	r3, #0
 8004a7a:	9303      	str	r3, [sp, #12]
 8004a7c:	ab0a      	add	r3, sp, #40	; 0x28
 8004a7e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004a82:	ab09      	add	r3, sp, #36	; 0x24
 8004a84:	ec49 8b10 	vmov	d0, r8, r9
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	6022      	str	r2, [r4, #0]
 8004a8c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004a90:	4628      	mov	r0, r5
 8004a92:	f7ff fecd 	bl	8004830 <__cvt>
 8004a96:	9b06      	ldr	r3, [sp, #24]
 8004a98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a9a:	2b47      	cmp	r3, #71	; 0x47
 8004a9c:	4680      	mov	r8, r0
 8004a9e:	d108      	bne.n	8004ab2 <_printf_float+0x142>
 8004aa0:	1cc8      	adds	r0, r1, #3
 8004aa2:	db02      	blt.n	8004aaa <_printf_float+0x13a>
 8004aa4:	6863      	ldr	r3, [r4, #4]
 8004aa6:	4299      	cmp	r1, r3
 8004aa8:	dd41      	ble.n	8004b2e <_printf_float+0x1be>
 8004aaa:	f1ab 0b02 	sub.w	fp, fp, #2
 8004aae:	fa5f fb8b 	uxtb.w	fp, fp
 8004ab2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ab6:	d820      	bhi.n	8004afa <_printf_float+0x18a>
 8004ab8:	3901      	subs	r1, #1
 8004aba:	465a      	mov	r2, fp
 8004abc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ac0:	9109      	str	r1, [sp, #36]	; 0x24
 8004ac2:	f7ff ff17 	bl	80048f4 <__exponent>
 8004ac6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ac8:	1813      	adds	r3, r2, r0
 8004aca:	2a01      	cmp	r2, #1
 8004acc:	4681      	mov	r9, r0
 8004ace:	6123      	str	r3, [r4, #16]
 8004ad0:	dc02      	bgt.n	8004ad8 <_printf_float+0x168>
 8004ad2:	6822      	ldr	r2, [r4, #0]
 8004ad4:	07d2      	lsls	r2, r2, #31
 8004ad6:	d501      	bpl.n	8004adc <_printf_float+0x16c>
 8004ad8:	3301      	adds	r3, #1
 8004ada:	6123      	str	r3, [r4, #16]
 8004adc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d09c      	beq.n	8004a1e <_printf_float+0xae>
 8004ae4:	232d      	movs	r3, #45	; 0x2d
 8004ae6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004aea:	e798      	b.n	8004a1e <_printf_float+0xae>
 8004aec:	9a06      	ldr	r2, [sp, #24]
 8004aee:	2a47      	cmp	r2, #71	; 0x47
 8004af0:	d1be      	bne.n	8004a70 <_printf_float+0x100>
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1bc      	bne.n	8004a70 <_printf_float+0x100>
 8004af6:	2301      	movs	r3, #1
 8004af8:	e7b9      	b.n	8004a6e <_printf_float+0xfe>
 8004afa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004afe:	d118      	bne.n	8004b32 <_printf_float+0x1c2>
 8004b00:	2900      	cmp	r1, #0
 8004b02:	6863      	ldr	r3, [r4, #4]
 8004b04:	dd0b      	ble.n	8004b1e <_printf_float+0x1ae>
 8004b06:	6121      	str	r1, [r4, #16]
 8004b08:	b913      	cbnz	r3, 8004b10 <_printf_float+0x1a0>
 8004b0a:	6822      	ldr	r2, [r4, #0]
 8004b0c:	07d0      	lsls	r0, r2, #31
 8004b0e:	d502      	bpl.n	8004b16 <_printf_float+0x1a6>
 8004b10:	3301      	adds	r3, #1
 8004b12:	440b      	add	r3, r1
 8004b14:	6123      	str	r3, [r4, #16]
 8004b16:	65a1      	str	r1, [r4, #88]	; 0x58
 8004b18:	f04f 0900 	mov.w	r9, #0
 8004b1c:	e7de      	b.n	8004adc <_printf_float+0x16c>
 8004b1e:	b913      	cbnz	r3, 8004b26 <_printf_float+0x1b6>
 8004b20:	6822      	ldr	r2, [r4, #0]
 8004b22:	07d2      	lsls	r2, r2, #31
 8004b24:	d501      	bpl.n	8004b2a <_printf_float+0x1ba>
 8004b26:	3302      	adds	r3, #2
 8004b28:	e7f4      	b.n	8004b14 <_printf_float+0x1a4>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e7f2      	b.n	8004b14 <_printf_float+0x1a4>
 8004b2e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004b32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b34:	4299      	cmp	r1, r3
 8004b36:	db05      	blt.n	8004b44 <_printf_float+0x1d4>
 8004b38:	6823      	ldr	r3, [r4, #0]
 8004b3a:	6121      	str	r1, [r4, #16]
 8004b3c:	07d8      	lsls	r0, r3, #31
 8004b3e:	d5ea      	bpl.n	8004b16 <_printf_float+0x1a6>
 8004b40:	1c4b      	adds	r3, r1, #1
 8004b42:	e7e7      	b.n	8004b14 <_printf_float+0x1a4>
 8004b44:	2900      	cmp	r1, #0
 8004b46:	bfd4      	ite	le
 8004b48:	f1c1 0202 	rsble	r2, r1, #2
 8004b4c:	2201      	movgt	r2, #1
 8004b4e:	4413      	add	r3, r2
 8004b50:	e7e0      	b.n	8004b14 <_printf_float+0x1a4>
 8004b52:	6823      	ldr	r3, [r4, #0]
 8004b54:	055a      	lsls	r2, r3, #21
 8004b56:	d407      	bmi.n	8004b68 <_printf_float+0x1f8>
 8004b58:	6923      	ldr	r3, [r4, #16]
 8004b5a:	4642      	mov	r2, r8
 8004b5c:	4631      	mov	r1, r6
 8004b5e:	4628      	mov	r0, r5
 8004b60:	47b8      	blx	r7
 8004b62:	3001      	adds	r0, #1
 8004b64:	d12c      	bne.n	8004bc0 <_printf_float+0x250>
 8004b66:	e764      	b.n	8004a32 <_printf_float+0xc2>
 8004b68:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004b6c:	f240 80e0 	bls.w	8004d30 <_printf_float+0x3c0>
 8004b70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b74:	2200      	movs	r2, #0
 8004b76:	2300      	movs	r3, #0
 8004b78:	f7fb ffae 	bl	8000ad8 <__aeabi_dcmpeq>
 8004b7c:	2800      	cmp	r0, #0
 8004b7e:	d034      	beq.n	8004bea <_printf_float+0x27a>
 8004b80:	4a37      	ldr	r2, [pc, #220]	; (8004c60 <_printf_float+0x2f0>)
 8004b82:	2301      	movs	r3, #1
 8004b84:	4631      	mov	r1, r6
 8004b86:	4628      	mov	r0, r5
 8004b88:	47b8      	blx	r7
 8004b8a:	3001      	adds	r0, #1
 8004b8c:	f43f af51 	beq.w	8004a32 <_printf_float+0xc2>
 8004b90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b94:	429a      	cmp	r2, r3
 8004b96:	db02      	blt.n	8004b9e <_printf_float+0x22e>
 8004b98:	6823      	ldr	r3, [r4, #0]
 8004b9a:	07d8      	lsls	r0, r3, #31
 8004b9c:	d510      	bpl.n	8004bc0 <_printf_float+0x250>
 8004b9e:	ee18 3a10 	vmov	r3, s16
 8004ba2:	4652      	mov	r2, sl
 8004ba4:	4631      	mov	r1, r6
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	47b8      	blx	r7
 8004baa:	3001      	adds	r0, #1
 8004bac:	f43f af41 	beq.w	8004a32 <_printf_float+0xc2>
 8004bb0:	f04f 0800 	mov.w	r8, #0
 8004bb4:	f104 091a 	add.w	r9, r4, #26
 8004bb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	4543      	cmp	r3, r8
 8004bbe:	dc09      	bgt.n	8004bd4 <_printf_float+0x264>
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	079b      	lsls	r3, r3, #30
 8004bc4:	f100 8105 	bmi.w	8004dd2 <_printf_float+0x462>
 8004bc8:	68e0      	ldr	r0, [r4, #12]
 8004bca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bcc:	4298      	cmp	r0, r3
 8004bce:	bfb8      	it	lt
 8004bd0:	4618      	movlt	r0, r3
 8004bd2:	e730      	b.n	8004a36 <_printf_float+0xc6>
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	464a      	mov	r2, r9
 8004bd8:	4631      	mov	r1, r6
 8004bda:	4628      	mov	r0, r5
 8004bdc:	47b8      	blx	r7
 8004bde:	3001      	adds	r0, #1
 8004be0:	f43f af27 	beq.w	8004a32 <_printf_float+0xc2>
 8004be4:	f108 0801 	add.w	r8, r8, #1
 8004be8:	e7e6      	b.n	8004bb8 <_printf_float+0x248>
 8004bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	dc39      	bgt.n	8004c64 <_printf_float+0x2f4>
 8004bf0:	4a1b      	ldr	r2, [pc, #108]	; (8004c60 <_printf_float+0x2f0>)
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	4631      	mov	r1, r6
 8004bf6:	4628      	mov	r0, r5
 8004bf8:	47b8      	blx	r7
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	f43f af19 	beq.w	8004a32 <_printf_float+0xc2>
 8004c00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c04:	4313      	orrs	r3, r2
 8004c06:	d102      	bne.n	8004c0e <_printf_float+0x29e>
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	07d9      	lsls	r1, r3, #31
 8004c0c:	d5d8      	bpl.n	8004bc0 <_printf_float+0x250>
 8004c0e:	ee18 3a10 	vmov	r3, s16
 8004c12:	4652      	mov	r2, sl
 8004c14:	4631      	mov	r1, r6
 8004c16:	4628      	mov	r0, r5
 8004c18:	47b8      	blx	r7
 8004c1a:	3001      	adds	r0, #1
 8004c1c:	f43f af09 	beq.w	8004a32 <_printf_float+0xc2>
 8004c20:	f04f 0900 	mov.w	r9, #0
 8004c24:	f104 0a1a 	add.w	sl, r4, #26
 8004c28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c2a:	425b      	negs	r3, r3
 8004c2c:	454b      	cmp	r3, r9
 8004c2e:	dc01      	bgt.n	8004c34 <_printf_float+0x2c4>
 8004c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c32:	e792      	b.n	8004b5a <_printf_float+0x1ea>
 8004c34:	2301      	movs	r3, #1
 8004c36:	4652      	mov	r2, sl
 8004c38:	4631      	mov	r1, r6
 8004c3a:	4628      	mov	r0, r5
 8004c3c:	47b8      	blx	r7
 8004c3e:	3001      	adds	r0, #1
 8004c40:	f43f aef7 	beq.w	8004a32 <_printf_float+0xc2>
 8004c44:	f109 0901 	add.w	r9, r9, #1
 8004c48:	e7ee      	b.n	8004c28 <_printf_float+0x2b8>
 8004c4a:	bf00      	nop
 8004c4c:	7fefffff 	.word	0x7fefffff
 8004c50:	080091ec 	.word	0x080091ec
 8004c54:	080091f0 	.word	0x080091f0
 8004c58:	080091f8 	.word	0x080091f8
 8004c5c:	080091f4 	.word	0x080091f4
 8004c60:	080091fc 	.word	0x080091fc
 8004c64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c66:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	bfa8      	it	ge
 8004c6c:	461a      	movge	r2, r3
 8004c6e:	2a00      	cmp	r2, #0
 8004c70:	4691      	mov	r9, r2
 8004c72:	dc37      	bgt.n	8004ce4 <_printf_float+0x374>
 8004c74:	f04f 0b00 	mov.w	fp, #0
 8004c78:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c7c:	f104 021a 	add.w	r2, r4, #26
 8004c80:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c82:	9305      	str	r3, [sp, #20]
 8004c84:	eba3 0309 	sub.w	r3, r3, r9
 8004c88:	455b      	cmp	r3, fp
 8004c8a:	dc33      	bgt.n	8004cf4 <_printf_float+0x384>
 8004c8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c90:	429a      	cmp	r2, r3
 8004c92:	db3b      	blt.n	8004d0c <_printf_float+0x39c>
 8004c94:	6823      	ldr	r3, [r4, #0]
 8004c96:	07da      	lsls	r2, r3, #31
 8004c98:	d438      	bmi.n	8004d0c <_printf_float+0x39c>
 8004c9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c9c:	9b05      	ldr	r3, [sp, #20]
 8004c9e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	eba2 0901 	sub.w	r9, r2, r1
 8004ca6:	4599      	cmp	r9, r3
 8004ca8:	bfa8      	it	ge
 8004caa:	4699      	movge	r9, r3
 8004cac:	f1b9 0f00 	cmp.w	r9, #0
 8004cb0:	dc35      	bgt.n	8004d1e <_printf_float+0x3ae>
 8004cb2:	f04f 0800 	mov.w	r8, #0
 8004cb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004cba:	f104 0a1a 	add.w	sl, r4, #26
 8004cbe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cc2:	1a9b      	subs	r3, r3, r2
 8004cc4:	eba3 0309 	sub.w	r3, r3, r9
 8004cc8:	4543      	cmp	r3, r8
 8004cca:	f77f af79 	ble.w	8004bc0 <_printf_float+0x250>
 8004cce:	2301      	movs	r3, #1
 8004cd0:	4652      	mov	r2, sl
 8004cd2:	4631      	mov	r1, r6
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	47b8      	blx	r7
 8004cd8:	3001      	adds	r0, #1
 8004cda:	f43f aeaa 	beq.w	8004a32 <_printf_float+0xc2>
 8004cde:	f108 0801 	add.w	r8, r8, #1
 8004ce2:	e7ec      	b.n	8004cbe <_printf_float+0x34e>
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	4631      	mov	r1, r6
 8004ce8:	4642      	mov	r2, r8
 8004cea:	4628      	mov	r0, r5
 8004cec:	47b8      	blx	r7
 8004cee:	3001      	adds	r0, #1
 8004cf0:	d1c0      	bne.n	8004c74 <_printf_float+0x304>
 8004cf2:	e69e      	b.n	8004a32 <_printf_float+0xc2>
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	4631      	mov	r1, r6
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	9205      	str	r2, [sp, #20]
 8004cfc:	47b8      	blx	r7
 8004cfe:	3001      	adds	r0, #1
 8004d00:	f43f ae97 	beq.w	8004a32 <_printf_float+0xc2>
 8004d04:	9a05      	ldr	r2, [sp, #20]
 8004d06:	f10b 0b01 	add.w	fp, fp, #1
 8004d0a:	e7b9      	b.n	8004c80 <_printf_float+0x310>
 8004d0c:	ee18 3a10 	vmov	r3, s16
 8004d10:	4652      	mov	r2, sl
 8004d12:	4631      	mov	r1, r6
 8004d14:	4628      	mov	r0, r5
 8004d16:	47b8      	blx	r7
 8004d18:	3001      	adds	r0, #1
 8004d1a:	d1be      	bne.n	8004c9a <_printf_float+0x32a>
 8004d1c:	e689      	b.n	8004a32 <_printf_float+0xc2>
 8004d1e:	9a05      	ldr	r2, [sp, #20]
 8004d20:	464b      	mov	r3, r9
 8004d22:	4442      	add	r2, r8
 8004d24:	4631      	mov	r1, r6
 8004d26:	4628      	mov	r0, r5
 8004d28:	47b8      	blx	r7
 8004d2a:	3001      	adds	r0, #1
 8004d2c:	d1c1      	bne.n	8004cb2 <_printf_float+0x342>
 8004d2e:	e680      	b.n	8004a32 <_printf_float+0xc2>
 8004d30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d32:	2a01      	cmp	r2, #1
 8004d34:	dc01      	bgt.n	8004d3a <_printf_float+0x3ca>
 8004d36:	07db      	lsls	r3, r3, #31
 8004d38:	d538      	bpl.n	8004dac <_printf_float+0x43c>
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	4642      	mov	r2, r8
 8004d3e:	4631      	mov	r1, r6
 8004d40:	4628      	mov	r0, r5
 8004d42:	47b8      	blx	r7
 8004d44:	3001      	adds	r0, #1
 8004d46:	f43f ae74 	beq.w	8004a32 <_printf_float+0xc2>
 8004d4a:	ee18 3a10 	vmov	r3, s16
 8004d4e:	4652      	mov	r2, sl
 8004d50:	4631      	mov	r1, r6
 8004d52:	4628      	mov	r0, r5
 8004d54:	47b8      	blx	r7
 8004d56:	3001      	adds	r0, #1
 8004d58:	f43f ae6b 	beq.w	8004a32 <_printf_float+0xc2>
 8004d5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d60:	2200      	movs	r2, #0
 8004d62:	2300      	movs	r3, #0
 8004d64:	f7fb feb8 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d68:	b9d8      	cbnz	r0, 8004da2 <_printf_float+0x432>
 8004d6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d6c:	f108 0201 	add.w	r2, r8, #1
 8004d70:	3b01      	subs	r3, #1
 8004d72:	4631      	mov	r1, r6
 8004d74:	4628      	mov	r0, r5
 8004d76:	47b8      	blx	r7
 8004d78:	3001      	adds	r0, #1
 8004d7a:	d10e      	bne.n	8004d9a <_printf_float+0x42a>
 8004d7c:	e659      	b.n	8004a32 <_printf_float+0xc2>
 8004d7e:	2301      	movs	r3, #1
 8004d80:	4652      	mov	r2, sl
 8004d82:	4631      	mov	r1, r6
 8004d84:	4628      	mov	r0, r5
 8004d86:	47b8      	blx	r7
 8004d88:	3001      	adds	r0, #1
 8004d8a:	f43f ae52 	beq.w	8004a32 <_printf_float+0xc2>
 8004d8e:	f108 0801 	add.w	r8, r8, #1
 8004d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d94:	3b01      	subs	r3, #1
 8004d96:	4543      	cmp	r3, r8
 8004d98:	dcf1      	bgt.n	8004d7e <_printf_float+0x40e>
 8004d9a:	464b      	mov	r3, r9
 8004d9c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004da0:	e6dc      	b.n	8004b5c <_printf_float+0x1ec>
 8004da2:	f04f 0800 	mov.w	r8, #0
 8004da6:	f104 0a1a 	add.w	sl, r4, #26
 8004daa:	e7f2      	b.n	8004d92 <_printf_float+0x422>
 8004dac:	2301      	movs	r3, #1
 8004dae:	4642      	mov	r2, r8
 8004db0:	e7df      	b.n	8004d72 <_printf_float+0x402>
 8004db2:	2301      	movs	r3, #1
 8004db4:	464a      	mov	r2, r9
 8004db6:	4631      	mov	r1, r6
 8004db8:	4628      	mov	r0, r5
 8004dba:	47b8      	blx	r7
 8004dbc:	3001      	adds	r0, #1
 8004dbe:	f43f ae38 	beq.w	8004a32 <_printf_float+0xc2>
 8004dc2:	f108 0801 	add.w	r8, r8, #1
 8004dc6:	68e3      	ldr	r3, [r4, #12]
 8004dc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004dca:	1a5b      	subs	r3, r3, r1
 8004dcc:	4543      	cmp	r3, r8
 8004dce:	dcf0      	bgt.n	8004db2 <_printf_float+0x442>
 8004dd0:	e6fa      	b.n	8004bc8 <_printf_float+0x258>
 8004dd2:	f04f 0800 	mov.w	r8, #0
 8004dd6:	f104 0919 	add.w	r9, r4, #25
 8004dda:	e7f4      	b.n	8004dc6 <_printf_float+0x456>

08004ddc <_printf_common>:
 8004ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004de0:	4616      	mov	r6, r2
 8004de2:	4699      	mov	r9, r3
 8004de4:	688a      	ldr	r2, [r1, #8]
 8004de6:	690b      	ldr	r3, [r1, #16]
 8004de8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004dec:	4293      	cmp	r3, r2
 8004dee:	bfb8      	it	lt
 8004df0:	4613      	movlt	r3, r2
 8004df2:	6033      	str	r3, [r6, #0]
 8004df4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004df8:	4607      	mov	r7, r0
 8004dfa:	460c      	mov	r4, r1
 8004dfc:	b10a      	cbz	r2, 8004e02 <_printf_common+0x26>
 8004dfe:	3301      	adds	r3, #1
 8004e00:	6033      	str	r3, [r6, #0]
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	0699      	lsls	r1, r3, #26
 8004e06:	bf42      	ittt	mi
 8004e08:	6833      	ldrmi	r3, [r6, #0]
 8004e0a:	3302      	addmi	r3, #2
 8004e0c:	6033      	strmi	r3, [r6, #0]
 8004e0e:	6825      	ldr	r5, [r4, #0]
 8004e10:	f015 0506 	ands.w	r5, r5, #6
 8004e14:	d106      	bne.n	8004e24 <_printf_common+0x48>
 8004e16:	f104 0a19 	add.w	sl, r4, #25
 8004e1a:	68e3      	ldr	r3, [r4, #12]
 8004e1c:	6832      	ldr	r2, [r6, #0]
 8004e1e:	1a9b      	subs	r3, r3, r2
 8004e20:	42ab      	cmp	r3, r5
 8004e22:	dc26      	bgt.n	8004e72 <_printf_common+0x96>
 8004e24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e28:	1e13      	subs	r3, r2, #0
 8004e2a:	6822      	ldr	r2, [r4, #0]
 8004e2c:	bf18      	it	ne
 8004e2e:	2301      	movne	r3, #1
 8004e30:	0692      	lsls	r2, r2, #26
 8004e32:	d42b      	bmi.n	8004e8c <_printf_common+0xb0>
 8004e34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e38:	4649      	mov	r1, r9
 8004e3a:	4638      	mov	r0, r7
 8004e3c:	47c0      	blx	r8
 8004e3e:	3001      	adds	r0, #1
 8004e40:	d01e      	beq.n	8004e80 <_printf_common+0xa4>
 8004e42:	6823      	ldr	r3, [r4, #0]
 8004e44:	68e5      	ldr	r5, [r4, #12]
 8004e46:	6832      	ldr	r2, [r6, #0]
 8004e48:	f003 0306 	and.w	r3, r3, #6
 8004e4c:	2b04      	cmp	r3, #4
 8004e4e:	bf08      	it	eq
 8004e50:	1aad      	subeq	r5, r5, r2
 8004e52:	68a3      	ldr	r3, [r4, #8]
 8004e54:	6922      	ldr	r2, [r4, #16]
 8004e56:	bf0c      	ite	eq
 8004e58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e5c:	2500      	movne	r5, #0
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	bfc4      	itt	gt
 8004e62:	1a9b      	subgt	r3, r3, r2
 8004e64:	18ed      	addgt	r5, r5, r3
 8004e66:	2600      	movs	r6, #0
 8004e68:	341a      	adds	r4, #26
 8004e6a:	42b5      	cmp	r5, r6
 8004e6c:	d11a      	bne.n	8004ea4 <_printf_common+0xc8>
 8004e6e:	2000      	movs	r0, #0
 8004e70:	e008      	b.n	8004e84 <_printf_common+0xa8>
 8004e72:	2301      	movs	r3, #1
 8004e74:	4652      	mov	r2, sl
 8004e76:	4649      	mov	r1, r9
 8004e78:	4638      	mov	r0, r7
 8004e7a:	47c0      	blx	r8
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	d103      	bne.n	8004e88 <_printf_common+0xac>
 8004e80:	f04f 30ff 	mov.w	r0, #4294967295
 8004e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e88:	3501      	adds	r5, #1
 8004e8a:	e7c6      	b.n	8004e1a <_printf_common+0x3e>
 8004e8c:	18e1      	adds	r1, r4, r3
 8004e8e:	1c5a      	adds	r2, r3, #1
 8004e90:	2030      	movs	r0, #48	; 0x30
 8004e92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e96:	4422      	add	r2, r4
 8004e98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ea0:	3302      	adds	r3, #2
 8004ea2:	e7c7      	b.n	8004e34 <_printf_common+0x58>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	4622      	mov	r2, r4
 8004ea8:	4649      	mov	r1, r9
 8004eaa:	4638      	mov	r0, r7
 8004eac:	47c0      	blx	r8
 8004eae:	3001      	adds	r0, #1
 8004eb0:	d0e6      	beq.n	8004e80 <_printf_common+0xa4>
 8004eb2:	3601      	adds	r6, #1
 8004eb4:	e7d9      	b.n	8004e6a <_printf_common+0x8e>
	...

08004eb8 <_printf_i>:
 8004eb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ebc:	460c      	mov	r4, r1
 8004ebe:	4691      	mov	r9, r2
 8004ec0:	7e27      	ldrb	r7, [r4, #24]
 8004ec2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004ec4:	2f78      	cmp	r7, #120	; 0x78
 8004ec6:	4680      	mov	r8, r0
 8004ec8:	469a      	mov	sl, r3
 8004eca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ece:	d807      	bhi.n	8004ee0 <_printf_i+0x28>
 8004ed0:	2f62      	cmp	r7, #98	; 0x62
 8004ed2:	d80a      	bhi.n	8004eea <_printf_i+0x32>
 8004ed4:	2f00      	cmp	r7, #0
 8004ed6:	f000 80d8 	beq.w	800508a <_printf_i+0x1d2>
 8004eda:	2f58      	cmp	r7, #88	; 0x58
 8004edc:	f000 80a3 	beq.w	8005026 <_printf_i+0x16e>
 8004ee0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ee4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ee8:	e03a      	b.n	8004f60 <_printf_i+0xa8>
 8004eea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004eee:	2b15      	cmp	r3, #21
 8004ef0:	d8f6      	bhi.n	8004ee0 <_printf_i+0x28>
 8004ef2:	a001      	add	r0, pc, #4	; (adr r0, 8004ef8 <_printf_i+0x40>)
 8004ef4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004ef8:	08004f51 	.word	0x08004f51
 8004efc:	08004f65 	.word	0x08004f65
 8004f00:	08004ee1 	.word	0x08004ee1
 8004f04:	08004ee1 	.word	0x08004ee1
 8004f08:	08004ee1 	.word	0x08004ee1
 8004f0c:	08004ee1 	.word	0x08004ee1
 8004f10:	08004f65 	.word	0x08004f65
 8004f14:	08004ee1 	.word	0x08004ee1
 8004f18:	08004ee1 	.word	0x08004ee1
 8004f1c:	08004ee1 	.word	0x08004ee1
 8004f20:	08004ee1 	.word	0x08004ee1
 8004f24:	08005071 	.word	0x08005071
 8004f28:	08004f95 	.word	0x08004f95
 8004f2c:	08005053 	.word	0x08005053
 8004f30:	08004ee1 	.word	0x08004ee1
 8004f34:	08004ee1 	.word	0x08004ee1
 8004f38:	08005093 	.word	0x08005093
 8004f3c:	08004ee1 	.word	0x08004ee1
 8004f40:	08004f95 	.word	0x08004f95
 8004f44:	08004ee1 	.word	0x08004ee1
 8004f48:	08004ee1 	.word	0x08004ee1
 8004f4c:	0800505b 	.word	0x0800505b
 8004f50:	680b      	ldr	r3, [r1, #0]
 8004f52:	1d1a      	adds	r2, r3, #4
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	600a      	str	r2, [r1, #0]
 8004f58:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004f5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f60:	2301      	movs	r3, #1
 8004f62:	e0a3      	b.n	80050ac <_printf_i+0x1f4>
 8004f64:	6825      	ldr	r5, [r4, #0]
 8004f66:	6808      	ldr	r0, [r1, #0]
 8004f68:	062e      	lsls	r6, r5, #24
 8004f6a:	f100 0304 	add.w	r3, r0, #4
 8004f6e:	d50a      	bpl.n	8004f86 <_printf_i+0xce>
 8004f70:	6805      	ldr	r5, [r0, #0]
 8004f72:	600b      	str	r3, [r1, #0]
 8004f74:	2d00      	cmp	r5, #0
 8004f76:	da03      	bge.n	8004f80 <_printf_i+0xc8>
 8004f78:	232d      	movs	r3, #45	; 0x2d
 8004f7a:	426d      	negs	r5, r5
 8004f7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f80:	485e      	ldr	r0, [pc, #376]	; (80050fc <_printf_i+0x244>)
 8004f82:	230a      	movs	r3, #10
 8004f84:	e019      	b.n	8004fba <_printf_i+0x102>
 8004f86:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004f8a:	6805      	ldr	r5, [r0, #0]
 8004f8c:	600b      	str	r3, [r1, #0]
 8004f8e:	bf18      	it	ne
 8004f90:	b22d      	sxthne	r5, r5
 8004f92:	e7ef      	b.n	8004f74 <_printf_i+0xbc>
 8004f94:	680b      	ldr	r3, [r1, #0]
 8004f96:	6825      	ldr	r5, [r4, #0]
 8004f98:	1d18      	adds	r0, r3, #4
 8004f9a:	6008      	str	r0, [r1, #0]
 8004f9c:	0628      	lsls	r0, r5, #24
 8004f9e:	d501      	bpl.n	8004fa4 <_printf_i+0xec>
 8004fa0:	681d      	ldr	r5, [r3, #0]
 8004fa2:	e002      	b.n	8004faa <_printf_i+0xf2>
 8004fa4:	0669      	lsls	r1, r5, #25
 8004fa6:	d5fb      	bpl.n	8004fa0 <_printf_i+0xe8>
 8004fa8:	881d      	ldrh	r5, [r3, #0]
 8004faa:	4854      	ldr	r0, [pc, #336]	; (80050fc <_printf_i+0x244>)
 8004fac:	2f6f      	cmp	r7, #111	; 0x6f
 8004fae:	bf0c      	ite	eq
 8004fb0:	2308      	moveq	r3, #8
 8004fb2:	230a      	movne	r3, #10
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fba:	6866      	ldr	r6, [r4, #4]
 8004fbc:	60a6      	str	r6, [r4, #8]
 8004fbe:	2e00      	cmp	r6, #0
 8004fc0:	bfa2      	ittt	ge
 8004fc2:	6821      	ldrge	r1, [r4, #0]
 8004fc4:	f021 0104 	bicge.w	r1, r1, #4
 8004fc8:	6021      	strge	r1, [r4, #0]
 8004fca:	b90d      	cbnz	r5, 8004fd0 <_printf_i+0x118>
 8004fcc:	2e00      	cmp	r6, #0
 8004fce:	d04d      	beq.n	800506c <_printf_i+0x1b4>
 8004fd0:	4616      	mov	r6, r2
 8004fd2:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fd6:	fb03 5711 	mls	r7, r3, r1, r5
 8004fda:	5dc7      	ldrb	r7, [r0, r7]
 8004fdc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fe0:	462f      	mov	r7, r5
 8004fe2:	42bb      	cmp	r3, r7
 8004fe4:	460d      	mov	r5, r1
 8004fe6:	d9f4      	bls.n	8004fd2 <_printf_i+0x11a>
 8004fe8:	2b08      	cmp	r3, #8
 8004fea:	d10b      	bne.n	8005004 <_printf_i+0x14c>
 8004fec:	6823      	ldr	r3, [r4, #0]
 8004fee:	07df      	lsls	r7, r3, #31
 8004ff0:	d508      	bpl.n	8005004 <_printf_i+0x14c>
 8004ff2:	6923      	ldr	r3, [r4, #16]
 8004ff4:	6861      	ldr	r1, [r4, #4]
 8004ff6:	4299      	cmp	r1, r3
 8004ff8:	bfde      	ittt	le
 8004ffa:	2330      	movle	r3, #48	; 0x30
 8004ffc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005000:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005004:	1b92      	subs	r2, r2, r6
 8005006:	6122      	str	r2, [r4, #16]
 8005008:	f8cd a000 	str.w	sl, [sp]
 800500c:	464b      	mov	r3, r9
 800500e:	aa03      	add	r2, sp, #12
 8005010:	4621      	mov	r1, r4
 8005012:	4640      	mov	r0, r8
 8005014:	f7ff fee2 	bl	8004ddc <_printf_common>
 8005018:	3001      	adds	r0, #1
 800501a:	d14c      	bne.n	80050b6 <_printf_i+0x1fe>
 800501c:	f04f 30ff 	mov.w	r0, #4294967295
 8005020:	b004      	add	sp, #16
 8005022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005026:	4835      	ldr	r0, [pc, #212]	; (80050fc <_printf_i+0x244>)
 8005028:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800502c:	6823      	ldr	r3, [r4, #0]
 800502e:	680e      	ldr	r6, [r1, #0]
 8005030:	061f      	lsls	r7, r3, #24
 8005032:	f856 5b04 	ldr.w	r5, [r6], #4
 8005036:	600e      	str	r6, [r1, #0]
 8005038:	d514      	bpl.n	8005064 <_printf_i+0x1ac>
 800503a:	07d9      	lsls	r1, r3, #31
 800503c:	bf44      	itt	mi
 800503e:	f043 0320 	orrmi.w	r3, r3, #32
 8005042:	6023      	strmi	r3, [r4, #0]
 8005044:	b91d      	cbnz	r5, 800504e <_printf_i+0x196>
 8005046:	6823      	ldr	r3, [r4, #0]
 8005048:	f023 0320 	bic.w	r3, r3, #32
 800504c:	6023      	str	r3, [r4, #0]
 800504e:	2310      	movs	r3, #16
 8005050:	e7b0      	b.n	8004fb4 <_printf_i+0xfc>
 8005052:	6823      	ldr	r3, [r4, #0]
 8005054:	f043 0320 	orr.w	r3, r3, #32
 8005058:	6023      	str	r3, [r4, #0]
 800505a:	2378      	movs	r3, #120	; 0x78
 800505c:	4828      	ldr	r0, [pc, #160]	; (8005100 <_printf_i+0x248>)
 800505e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005062:	e7e3      	b.n	800502c <_printf_i+0x174>
 8005064:	065e      	lsls	r6, r3, #25
 8005066:	bf48      	it	mi
 8005068:	b2ad      	uxthmi	r5, r5
 800506a:	e7e6      	b.n	800503a <_printf_i+0x182>
 800506c:	4616      	mov	r6, r2
 800506e:	e7bb      	b.n	8004fe8 <_printf_i+0x130>
 8005070:	680b      	ldr	r3, [r1, #0]
 8005072:	6826      	ldr	r6, [r4, #0]
 8005074:	6960      	ldr	r0, [r4, #20]
 8005076:	1d1d      	adds	r5, r3, #4
 8005078:	600d      	str	r5, [r1, #0]
 800507a:	0635      	lsls	r5, r6, #24
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	d501      	bpl.n	8005084 <_printf_i+0x1cc>
 8005080:	6018      	str	r0, [r3, #0]
 8005082:	e002      	b.n	800508a <_printf_i+0x1d2>
 8005084:	0671      	lsls	r1, r6, #25
 8005086:	d5fb      	bpl.n	8005080 <_printf_i+0x1c8>
 8005088:	8018      	strh	r0, [r3, #0]
 800508a:	2300      	movs	r3, #0
 800508c:	6123      	str	r3, [r4, #16]
 800508e:	4616      	mov	r6, r2
 8005090:	e7ba      	b.n	8005008 <_printf_i+0x150>
 8005092:	680b      	ldr	r3, [r1, #0]
 8005094:	1d1a      	adds	r2, r3, #4
 8005096:	600a      	str	r2, [r1, #0]
 8005098:	681e      	ldr	r6, [r3, #0]
 800509a:	6862      	ldr	r2, [r4, #4]
 800509c:	2100      	movs	r1, #0
 800509e:	4630      	mov	r0, r6
 80050a0:	f7fb f8a6 	bl	80001f0 <memchr>
 80050a4:	b108      	cbz	r0, 80050aa <_printf_i+0x1f2>
 80050a6:	1b80      	subs	r0, r0, r6
 80050a8:	6060      	str	r0, [r4, #4]
 80050aa:	6863      	ldr	r3, [r4, #4]
 80050ac:	6123      	str	r3, [r4, #16]
 80050ae:	2300      	movs	r3, #0
 80050b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050b4:	e7a8      	b.n	8005008 <_printf_i+0x150>
 80050b6:	6923      	ldr	r3, [r4, #16]
 80050b8:	4632      	mov	r2, r6
 80050ba:	4649      	mov	r1, r9
 80050bc:	4640      	mov	r0, r8
 80050be:	47d0      	blx	sl
 80050c0:	3001      	adds	r0, #1
 80050c2:	d0ab      	beq.n	800501c <_printf_i+0x164>
 80050c4:	6823      	ldr	r3, [r4, #0]
 80050c6:	079b      	lsls	r3, r3, #30
 80050c8:	d413      	bmi.n	80050f2 <_printf_i+0x23a>
 80050ca:	68e0      	ldr	r0, [r4, #12]
 80050cc:	9b03      	ldr	r3, [sp, #12]
 80050ce:	4298      	cmp	r0, r3
 80050d0:	bfb8      	it	lt
 80050d2:	4618      	movlt	r0, r3
 80050d4:	e7a4      	b.n	8005020 <_printf_i+0x168>
 80050d6:	2301      	movs	r3, #1
 80050d8:	4632      	mov	r2, r6
 80050da:	4649      	mov	r1, r9
 80050dc:	4640      	mov	r0, r8
 80050de:	47d0      	blx	sl
 80050e0:	3001      	adds	r0, #1
 80050e2:	d09b      	beq.n	800501c <_printf_i+0x164>
 80050e4:	3501      	adds	r5, #1
 80050e6:	68e3      	ldr	r3, [r4, #12]
 80050e8:	9903      	ldr	r1, [sp, #12]
 80050ea:	1a5b      	subs	r3, r3, r1
 80050ec:	42ab      	cmp	r3, r5
 80050ee:	dcf2      	bgt.n	80050d6 <_printf_i+0x21e>
 80050f0:	e7eb      	b.n	80050ca <_printf_i+0x212>
 80050f2:	2500      	movs	r5, #0
 80050f4:	f104 0619 	add.w	r6, r4, #25
 80050f8:	e7f5      	b.n	80050e6 <_printf_i+0x22e>
 80050fa:	bf00      	nop
 80050fc:	080091fe 	.word	0x080091fe
 8005100:	0800920f 	.word	0x0800920f

08005104 <_scanf_float>:
 8005104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005108:	b087      	sub	sp, #28
 800510a:	4617      	mov	r7, r2
 800510c:	9303      	str	r3, [sp, #12]
 800510e:	688b      	ldr	r3, [r1, #8]
 8005110:	1e5a      	subs	r2, r3, #1
 8005112:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005116:	bf83      	ittte	hi
 8005118:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800511c:	195b      	addhi	r3, r3, r5
 800511e:	9302      	strhi	r3, [sp, #8]
 8005120:	2300      	movls	r3, #0
 8005122:	bf86      	itte	hi
 8005124:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005128:	608b      	strhi	r3, [r1, #8]
 800512a:	9302      	strls	r3, [sp, #8]
 800512c:	680b      	ldr	r3, [r1, #0]
 800512e:	468b      	mov	fp, r1
 8005130:	2500      	movs	r5, #0
 8005132:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005136:	f84b 3b1c 	str.w	r3, [fp], #28
 800513a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800513e:	4680      	mov	r8, r0
 8005140:	460c      	mov	r4, r1
 8005142:	465e      	mov	r6, fp
 8005144:	46aa      	mov	sl, r5
 8005146:	46a9      	mov	r9, r5
 8005148:	9501      	str	r5, [sp, #4]
 800514a:	68a2      	ldr	r2, [r4, #8]
 800514c:	b152      	cbz	r2, 8005164 <_scanf_float+0x60>
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	2b4e      	cmp	r3, #78	; 0x4e
 8005154:	d864      	bhi.n	8005220 <_scanf_float+0x11c>
 8005156:	2b40      	cmp	r3, #64	; 0x40
 8005158:	d83c      	bhi.n	80051d4 <_scanf_float+0xd0>
 800515a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800515e:	b2c8      	uxtb	r0, r1
 8005160:	280e      	cmp	r0, #14
 8005162:	d93a      	bls.n	80051da <_scanf_float+0xd6>
 8005164:	f1b9 0f00 	cmp.w	r9, #0
 8005168:	d003      	beq.n	8005172 <_scanf_float+0x6e>
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005170:	6023      	str	r3, [r4, #0]
 8005172:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005176:	f1ba 0f01 	cmp.w	sl, #1
 800517a:	f200 8113 	bhi.w	80053a4 <_scanf_float+0x2a0>
 800517e:	455e      	cmp	r6, fp
 8005180:	f200 8105 	bhi.w	800538e <_scanf_float+0x28a>
 8005184:	2501      	movs	r5, #1
 8005186:	4628      	mov	r0, r5
 8005188:	b007      	add	sp, #28
 800518a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800518e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005192:	2a0d      	cmp	r2, #13
 8005194:	d8e6      	bhi.n	8005164 <_scanf_float+0x60>
 8005196:	a101      	add	r1, pc, #4	; (adr r1, 800519c <_scanf_float+0x98>)
 8005198:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800519c:	080052db 	.word	0x080052db
 80051a0:	08005165 	.word	0x08005165
 80051a4:	08005165 	.word	0x08005165
 80051a8:	08005165 	.word	0x08005165
 80051ac:	0800533b 	.word	0x0800533b
 80051b0:	08005313 	.word	0x08005313
 80051b4:	08005165 	.word	0x08005165
 80051b8:	08005165 	.word	0x08005165
 80051bc:	080052e9 	.word	0x080052e9
 80051c0:	08005165 	.word	0x08005165
 80051c4:	08005165 	.word	0x08005165
 80051c8:	08005165 	.word	0x08005165
 80051cc:	08005165 	.word	0x08005165
 80051d0:	080052a1 	.word	0x080052a1
 80051d4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80051d8:	e7db      	b.n	8005192 <_scanf_float+0x8e>
 80051da:	290e      	cmp	r1, #14
 80051dc:	d8c2      	bhi.n	8005164 <_scanf_float+0x60>
 80051de:	a001      	add	r0, pc, #4	; (adr r0, 80051e4 <_scanf_float+0xe0>)
 80051e0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80051e4:	08005293 	.word	0x08005293
 80051e8:	08005165 	.word	0x08005165
 80051ec:	08005293 	.word	0x08005293
 80051f0:	08005327 	.word	0x08005327
 80051f4:	08005165 	.word	0x08005165
 80051f8:	08005241 	.word	0x08005241
 80051fc:	0800527d 	.word	0x0800527d
 8005200:	0800527d 	.word	0x0800527d
 8005204:	0800527d 	.word	0x0800527d
 8005208:	0800527d 	.word	0x0800527d
 800520c:	0800527d 	.word	0x0800527d
 8005210:	0800527d 	.word	0x0800527d
 8005214:	0800527d 	.word	0x0800527d
 8005218:	0800527d 	.word	0x0800527d
 800521c:	0800527d 	.word	0x0800527d
 8005220:	2b6e      	cmp	r3, #110	; 0x6e
 8005222:	d809      	bhi.n	8005238 <_scanf_float+0x134>
 8005224:	2b60      	cmp	r3, #96	; 0x60
 8005226:	d8b2      	bhi.n	800518e <_scanf_float+0x8a>
 8005228:	2b54      	cmp	r3, #84	; 0x54
 800522a:	d077      	beq.n	800531c <_scanf_float+0x218>
 800522c:	2b59      	cmp	r3, #89	; 0x59
 800522e:	d199      	bne.n	8005164 <_scanf_float+0x60>
 8005230:	2d07      	cmp	r5, #7
 8005232:	d197      	bne.n	8005164 <_scanf_float+0x60>
 8005234:	2508      	movs	r5, #8
 8005236:	e029      	b.n	800528c <_scanf_float+0x188>
 8005238:	2b74      	cmp	r3, #116	; 0x74
 800523a:	d06f      	beq.n	800531c <_scanf_float+0x218>
 800523c:	2b79      	cmp	r3, #121	; 0x79
 800523e:	e7f6      	b.n	800522e <_scanf_float+0x12a>
 8005240:	6821      	ldr	r1, [r4, #0]
 8005242:	05c8      	lsls	r0, r1, #23
 8005244:	d51a      	bpl.n	800527c <_scanf_float+0x178>
 8005246:	9b02      	ldr	r3, [sp, #8]
 8005248:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800524c:	6021      	str	r1, [r4, #0]
 800524e:	f109 0901 	add.w	r9, r9, #1
 8005252:	b11b      	cbz	r3, 800525c <_scanf_float+0x158>
 8005254:	3b01      	subs	r3, #1
 8005256:	3201      	adds	r2, #1
 8005258:	9302      	str	r3, [sp, #8]
 800525a:	60a2      	str	r2, [r4, #8]
 800525c:	68a3      	ldr	r3, [r4, #8]
 800525e:	3b01      	subs	r3, #1
 8005260:	60a3      	str	r3, [r4, #8]
 8005262:	6923      	ldr	r3, [r4, #16]
 8005264:	3301      	adds	r3, #1
 8005266:	6123      	str	r3, [r4, #16]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	3b01      	subs	r3, #1
 800526c:	2b00      	cmp	r3, #0
 800526e:	607b      	str	r3, [r7, #4]
 8005270:	f340 8084 	ble.w	800537c <_scanf_float+0x278>
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	3301      	adds	r3, #1
 8005278:	603b      	str	r3, [r7, #0]
 800527a:	e766      	b.n	800514a <_scanf_float+0x46>
 800527c:	eb1a 0f05 	cmn.w	sl, r5
 8005280:	f47f af70 	bne.w	8005164 <_scanf_float+0x60>
 8005284:	6822      	ldr	r2, [r4, #0]
 8005286:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800528a:	6022      	str	r2, [r4, #0]
 800528c:	f806 3b01 	strb.w	r3, [r6], #1
 8005290:	e7e4      	b.n	800525c <_scanf_float+0x158>
 8005292:	6822      	ldr	r2, [r4, #0]
 8005294:	0610      	lsls	r0, r2, #24
 8005296:	f57f af65 	bpl.w	8005164 <_scanf_float+0x60>
 800529a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800529e:	e7f4      	b.n	800528a <_scanf_float+0x186>
 80052a0:	f1ba 0f00 	cmp.w	sl, #0
 80052a4:	d10e      	bne.n	80052c4 <_scanf_float+0x1c0>
 80052a6:	f1b9 0f00 	cmp.w	r9, #0
 80052aa:	d10e      	bne.n	80052ca <_scanf_float+0x1c6>
 80052ac:	6822      	ldr	r2, [r4, #0]
 80052ae:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80052b2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80052b6:	d108      	bne.n	80052ca <_scanf_float+0x1c6>
 80052b8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80052bc:	6022      	str	r2, [r4, #0]
 80052be:	f04f 0a01 	mov.w	sl, #1
 80052c2:	e7e3      	b.n	800528c <_scanf_float+0x188>
 80052c4:	f1ba 0f02 	cmp.w	sl, #2
 80052c8:	d055      	beq.n	8005376 <_scanf_float+0x272>
 80052ca:	2d01      	cmp	r5, #1
 80052cc:	d002      	beq.n	80052d4 <_scanf_float+0x1d0>
 80052ce:	2d04      	cmp	r5, #4
 80052d0:	f47f af48 	bne.w	8005164 <_scanf_float+0x60>
 80052d4:	3501      	adds	r5, #1
 80052d6:	b2ed      	uxtb	r5, r5
 80052d8:	e7d8      	b.n	800528c <_scanf_float+0x188>
 80052da:	f1ba 0f01 	cmp.w	sl, #1
 80052de:	f47f af41 	bne.w	8005164 <_scanf_float+0x60>
 80052e2:	f04f 0a02 	mov.w	sl, #2
 80052e6:	e7d1      	b.n	800528c <_scanf_float+0x188>
 80052e8:	b97d      	cbnz	r5, 800530a <_scanf_float+0x206>
 80052ea:	f1b9 0f00 	cmp.w	r9, #0
 80052ee:	f47f af3c 	bne.w	800516a <_scanf_float+0x66>
 80052f2:	6822      	ldr	r2, [r4, #0]
 80052f4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80052f8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80052fc:	f47f af39 	bne.w	8005172 <_scanf_float+0x6e>
 8005300:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005304:	6022      	str	r2, [r4, #0]
 8005306:	2501      	movs	r5, #1
 8005308:	e7c0      	b.n	800528c <_scanf_float+0x188>
 800530a:	2d03      	cmp	r5, #3
 800530c:	d0e2      	beq.n	80052d4 <_scanf_float+0x1d0>
 800530e:	2d05      	cmp	r5, #5
 8005310:	e7de      	b.n	80052d0 <_scanf_float+0x1cc>
 8005312:	2d02      	cmp	r5, #2
 8005314:	f47f af26 	bne.w	8005164 <_scanf_float+0x60>
 8005318:	2503      	movs	r5, #3
 800531a:	e7b7      	b.n	800528c <_scanf_float+0x188>
 800531c:	2d06      	cmp	r5, #6
 800531e:	f47f af21 	bne.w	8005164 <_scanf_float+0x60>
 8005322:	2507      	movs	r5, #7
 8005324:	e7b2      	b.n	800528c <_scanf_float+0x188>
 8005326:	6822      	ldr	r2, [r4, #0]
 8005328:	0591      	lsls	r1, r2, #22
 800532a:	f57f af1b 	bpl.w	8005164 <_scanf_float+0x60>
 800532e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005332:	6022      	str	r2, [r4, #0]
 8005334:	f8cd 9004 	str.w	r9, [sp, #4]
 8005338:	e7a8      	b.n	800528c <_scanf_float+0x188>
 800533a:	6822      	ldr	r2, [r4, #0]
 800533c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005340:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005344:	d006      	beq.n	8005354 <_scanf_float+0x250>
 8005346:	0550      	lsls	r0, r2, #21
 8005348:	f57f af0c 	bpl.w	8005164 <_scanf_float+0x60>
 800534c:	f1b9 0f00 	cmp.w	r9, #0
 8005350:	f43f af0f 	beq.w	8005172 <_scanf_float+0x6e>
 8005354:	0591      	lsls	r1, r2, #22
 8005356:	bf58      	it	pl
 8005358:	9901      	ldrpl	r1, [sp, #4]
 800535a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800535e:	bf58      	it	pl
 8005360:	eba9 0101 	subpl.w	r1, r9, r1
 8005364:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005368:	bf58      	it	pl
 800536a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800536e:	6022      	str	r2, [r4, #0]
 8005370:	f04f 0900 	mov.w	r9, #0
 8005374:	e78a      	b.n	800528c <_scanf_float+0x188>
 8005376:	f04f 0a03 	mov.w	sl, #3
 800537a:	e787      	b.n	800528c <_scanf_float+0x188>
 800537c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005380:	4639      	mov	r1, r7
 8005382:	4640      	mov	r0, r8
 8005384:	4798      	blx	r3
 8005386:	2800      	cmp	r0, #0
 8005388:	f43f aedf 	beq.w	800514a <_scanf_float+0x46>
 800538c:	e6ea      	b.n	8005164 <_scanf_float+0x60>
 800538e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005392:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005396:	463a      	mov	r2, r7
 8005398:	4640      	mov	r0, r8
 800539a:	4798      	blx	r3
 800539c:	6923      	ldr	r3, [r4, #16]
 800539e:	3b01      	subs	r3, #1
 80053a0:	6123      	str	r3, [r4, #16]
 80053a2:	e6ec      	b.n	800517e <_scanf_float+0x7a>
 80053a4:	1e6b      	subs	r3, r5, #1
 80053a6:	2b06      	cmp	r3, #6
 80053a8:	d825      	bhi.n	80053f6 <_scanf_float+0x2f2>
 80053aa:	2d02      	cmp	r5, #2
 80053ac:	d836      	bhi.n	800541c <_scanf_float+0x318>
 80053ae:	455e      	cmp	r6, fp
 80053b0:	f67f aee8 	bls.w	8005184 <_scanf_float+0x80>
 80053b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053b8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80053bc:	463a      	mov	r2, r7
 80053be:	4640      	mov	r0, r8
 80053c0:	4798      	blx	r3
 80053c2:	6923      	ldr	r3, [r4, #16]
 80053c4:	3b01      	subs	r3, #1
 80053c6:	6123      	str	r3, [r4, #16]
 80053c8:	e7f1      	b.n	80053ae <_scanf_float+0x2aa>
 80053ca:	9802      	ldr	r0, [sp, #8]
 80053cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053d0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80053d4:	9002      	str	r0, [sp, #8]
 80053d6:	463a      	mov	r2, r7
 80053d8:	4640      	mov	r0, r8
 80053da:	4798      	blx	r3
 80053dc:	6923      	ldr	r3, [r4, #16]
 80053de:	3b01      	subs	r3, #1
 80053e0:	6123      	str	r3, [r4, #16]
 80053e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80053e6:	fa5f fa8a 	uxtb.w	sl, sl
 80053ea:	f1ba 0f02 	cmp.w	sl, #2
 80053ee:	d1ec      	bne.n	80053ca <_scanf_float+0x2c6>
 80053f0:	3d03      	subs	r5, #3
 80053f2:	b2ed      	uxtb	r5, r5
 80053f4:	1b76      	subs	r6, r6, r5
 80053f6:	6823      	ldr	r3, [r4, #0]
 80053f8:	05da      	lsls	r2, r3, #23
 80053fa:	d52f      	bpl.n	800545c <_scanf_float+0x358>
 80053fc:	055b      	lsls	r3, r3, #21
 80053fe:	d510      	bpl.n	8005422 <_scanf_float+0x31e>
 8005400:	455e      	cmp	r6, fp
 8005402:	f67f aebf 	bls.w	8005184 <_scanf_float+0x80>
 8005406:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800540a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800540e:	463a      	mov	r2, r7
 8005410:	4640      	mov	r0, r8
 8005412:	4798      	blx	r3
 8005414:	6923      	ldr	r3, [r4, #16]
 8005416:	3b01      	subs	r3, #1
 8005418:	6123      	str	r3, [r4, #16]
 800541a:	e7f1      	b.n	8005400 <_scanf_float+0x2fc>
 800541c:	46aa      	mov	sl, r5
 800541e:	9602      	str	r6, [sp, #8]
 8005420:	e7df      	b.n	80053e2 <_scanf_float+0x2de>
 8005422:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005426:	6923      	ldr	r3, [r4, #16]
 8005428:	2965      	cmp	r1, #101	; 0x65
 800542a:	f103 33ff 	add.w	r3, r3, #4294967295
 800542e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005432:	6123      	str	r3, [r4, #16]
 8005434:	d00c      	beq.n	8005450 <_scanf_float+0x34c>
 8005436:	2945      	cmp	r1, #69	; 0x45
 8005438:	d00a      	beq.n	8005450 <_scanf_float+0x34c>
 800543a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800543e:	463a      	mov	r2, r7
 8005440:	4640      	mov	r0, r8
 8005442:	4798      	blx	r3
 8005444:	6923      	ldr	r3, [r4, #16]
 8005446:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800544a:	3b01      	subs	r3, #1
 800544c:	1eb5      	subs	r5, r6, #2
 800544e:	6123      	str	r3, [r4, #16]
 8005450:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005454:	463a      	mov	r2, r7
 8005456:	4640      	mov	r0, r8
 8005458:	4798      	blx	r3
 800545a:	462e      	mov	r6, r5
 800545c:	6825      	ldr	r5, [r4, #0]
 800545e:	f015 0510 	ands.w	r5, r5, #16
 8005462:	d158      	bne.n	8005516 <_scanf_float+0x412>
 8005464:	7035      	strb	r5, [r6, #0]
 8005466:	6823      	ldr	r3, [r4, #0]
 8005468:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800546c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005470:	d11c      	bne.n	80054ac <_scanf_float+0x3a8>
 8005472:	9b01      	ldr	r3, [sp, #4]
 8005474:	454b      	cmp	r3, r9
 8005476:	eba3 0209 	sub.w	r2, r3, r9
 800547a:	d124      	bne.n	80054c6 <_scanf_float+0x3c2>
 800547c:	2200      	movs	r2, #0
 800547e:	4659      	mov	r1, fp
 8005480:	4640      	mov	r0, r8
 8005482:	f000 feaf 	bl	80061e4 <_strtod_r>
 8005486:	9b03      	ldr	r3, [sp, #12]
 8005488:	6821      	ldr	r1, [r4, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f011 0f02 	tst.w	r1, #2
 8005490:	ec57 6b10 	vmov	r6, r7, d0
 8005494:	f103 0204 	add.w	r2, r3, #4
 8005498:	d020      	beq.n	80054dc <_scanf_float+0x3d8>
 800549a:	9903      	ldr	r1, [sp, #12]
 800549c:	600a      	str	r2, [r1, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	e9c3 6700 	strd	r6, r7, [r3]
 80054a4:	68e3      	ldr	r3, [r4, #12]
 80054a6:	3301      	adds	r3, #1
 80054a8:	60e3      	str	r3, [r4, #12]
 80054aa:	e66c      	b.n	8005186 <_scanf_float+0x82>
 80054ac:	9b04      	ldr	r3, [sp, #16]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d0e4      	beq.n	800547c <_scanf_float+0x378>
 80054b2:	9905      	ldr	r1, [sp, #20]
 80054b4:	230a      	movs	r3, #10
 80054b6:	462a      	mov	r2, r5
 80054b8:	3101      	adds	r1, #1
 80054ba:	4640      	mov	r0, r8
 80054bc:	f000 ff28 	bl	8006310 <_strtol_r>
 80054c0:	9b04      	ldr	r3, [sp, #16]
 80054c2:	9e05      	ldr	r6, [sp, #20]
 80054c4:	1ac2      	subs	r2, r0, r3
 80054c6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80054ca:	429e      	cmp	r6, r3
 80054cc:	bf28      	it	cs
 80054ce:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80054d2:	4912      	ldr	r1, [pc, #72]	; (800551c <_scanf_float+0x418>)
 80054d4:	4630      	mov	r0, r6
 80054d6:	f000 f82b 	bl	8005530 <siprintf>
 80054da:	e7cf      	b.n	800547c <_scanf_float+0x378>
 80054dc:	f011 0f04 	tst.w	r1, #4
 80054e0:	9903      	ldr	r1, [sp, #12]
 80054e2:	600a      	str	r2, [r1, #0]
 80054e4:	d1db      	bne.n	800549e <_scanf_float+0x39a>
 80054e6:	f8d3 8000 	ldr.w	r8, [r3]
 80054ea:	ee10 2a10 	vmov	r2, s0
 80054ee:	ee10 0a10 	vmov	r0, s0
 80054f2:	463b      	mov	r3, r7
 80054f4:	4639      	mov	r1, r7
 80054f6:	f7fb fb21 	bl	8000b3c <__aeabi_dcmpun>
 80054fa:	b128      	cbz	r0, 8005508 <_scanf_float+0x404>
 80054fc:	4808      	ldr	r0, [pc, #32]	; (8005520 <_scanf_float+0x41c>)
 80054fe:	f000 f811 	bl	8005524 <nanf>
 8005502:	ed88 0a00 	vstr	s0, [r8]
 8005506:	e7cd      	b.n	80054a4 <_scanf_float+0x3a0>
 8005508:	4630      	mov	r0, r6
 800550a:	4639      	mov	r1, r7
 800550c:	f7fb fb74 	bl	8000bf8 <__aeabi_d2f>
 8005510:	f8c8 0000 	str.w	r0, [r8]
 8005514:	e7c6      	b.n	80054a4 <_scanf_float+0x3a0>
 8005516:	2500      	movs	r5, #0
 8005518:	e635      	b.n	8005186 <_scanf_float+0x82>
 800551a:	bf00      	nop
 800551c:	08009220 	.word	0x08009220
 8005520:	08009638 	.word	0x08009638

08005524 <nanf>:
 8005524:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800552c <nanf+0x8>
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	7fc00000 	.word	0x7fc00000

08005530 <siprintf>:
 8005530:	b40e      	push	{r1, r2, r3}
 8005532:	b500      	push	{lr}
 8005534:	b09c      	sub	sp, #112	; 0x70
 8005536:	ab1d      	add	r3, sp, #116	; 0x74
 8005538:	9002      	str	r0, [sp, #8]
 800553a:	9006      	str	r0, [sp, #24]
 800553c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005540:	4809      	ldr	r0, [pc, #36]	; (8005568 <siprintf+0x38>)
 8005542:	9107      	str	r1, [sp, #28]
 8005544:	9104      	str	r1, [sp, #16]
 8005546:	4909      	ldr	r1, [pc, #36]	; (800556c <siprintf+0x3c>)
 8005548:	f853 2b04 	ldr.w	r2, [r3], #4
 800554c:	9105      	str	r1, [sp, #20]
 800554e:	6800      	ldr	r0, [r0, #0]
 8005550:	9301      	str	r3, [sp, #4]
 8005552:	a902      	add	r1, sp, #8
 8005554:	f002 feee 	bl	8008334 <_svfiprintf_r>
 8005558:	9b02      	ldr	r3, [sp, #8]
 800555a:	2200      	movs	r2, #0
 800555c:	701a      	strb	r2, [r3, #0]
 800555e:	b01c      	add	sp, #112	; 0x70
 8005560:	f85d eb04 	ldr.w	lr, [sp], #4
 8005564:	b003      	add	sp, #12
 8005566:	4770      	bx	lr
 8005568:	2000000c 	.word	0x2000000c
 800556c:	ffff0208 	.word	0xffff0208

08005570 <strncmp>:
 8005570:	b510      	push	{r4, lr}
 8005572:	b16a      	cbz	r2, 8005590 <strncmp+0x20>
 8005574:	3901      	subs	r1, #1
 8005576:	1884      	adds	r4, r0, r2
 8005578:	f810 3b01 	ldrb.w	r3, [r0], #1
 800557c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005580:	4293      	cmp	r3, r2
 8005582:	d103      	bne.n	800558c <strncmp+0x1c>
 8005584:	42a0      	cmp	r0, r4
 8005586:	d001      	beq.n	800558c <strncmp+0x1c>
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1f5      	bne.n	8005578 <strncmp+0x8>
 800558c:	1a98      	subs	r0, r3, r2
 800558e:	bd10      	pop	{r4, pc}
 8005590:	4610      	mov	r0, r2
 8005592:	e7fc      	b.n	800558e <strncmp+0x1e>

08005594 <sulp>:
 8005594:	b570      	push	{r4, r5, r6, lr}
 8005596:	4604      	mov	r4, r0
 8005598:	460d      	mov	r5, r1
 800559a:	ec45 4b10 	vmov	d0, r4, r5
 800559e:	4616      	mov	r6, r2
 80055a0:	f002 fc64 	bl	8007e6c <__ulp>
 80055a4:	ec51 0b10 	vmov	r0, r1, d0
 80055a8:	b17e      	cbz	r6, 80055ca <sulp+0x36>
 80055aa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80055ae:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	dd09      	ble.n	80055ca <sulp+0x36>
 80055b6:	051b      	lsls	r3, r3, #20
 80055b8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80055bc:	2400      	movs	r4, #0
 80055be:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80055c2:	4622      	mov	r2, r4
 80055c4:	462b      	mov	r3, r5
 80055c6:	f7fb f81f 	bl	8000608 <__aeabi_dmul>
 80055ca:	bd70      	pop	{r4, r5, r6, pc}
 80055cc:	0000      	movs	r0, r0
	...

080055d0 <_strtod_l>:
 80055d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055d4:	b0a3      	sub	sp, #140	; 0x8c
 80055d6:	461f      	mov	r7, r3
 80055d8:	2300      	movs	r3, #0
 80055da:	931e      	str	r3, [sp, #120]	; 0x78
 80055dc:	4ba4      	ldr	r3, [pc, #656]	; (8005870 <_strtod_l+0x2a0>)
 80055de:	9219      	str	r2, [sp, #100]	; 0x64
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	9307      	str	r3, [sp, #28]
 80055e4:	4604      	mov	r4, r0
 80055e6:	4618      	mov	r0, r3
 80055e8:	4688      	mov	r8, r1
 80055ea:	f7fa fdf9 	bl	80001e0 <strlen>
 80055ee:	f04f 0a00 	mov.w	sl, #0
 80055f2:	4605      	mov	r5, r0
 80055f4:	f04f 0b00 	mov.w	fp, #0
 80055f8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80055fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80055fe:	781a      	ldrb	r2, [r3, #0]
 8005600:	2a2b      	cmp	r2, #43	; 0x2b
 8005602:	d04c      	beq.n	800569e <_strtod_l+0xce>
 8005604:	d839      	bhi.n	800567a <_strtod_l+0xaa>
 8005606:	2a0d      	cmp	r2, #13
 8005608:	d832      	bhi.n	8005670 <_strtod_l+0xa0>
 800560a:	2a08      	cmp	r2, #8
 800560c:	d832      	bhi.n	8005674 <_strtod_l+0xa4>
 800560e:	2a00      	cmp	r2, #0
 8005610:	d03c      	beq.n	800568c <_strtod_l+0xbc>
 8005612:	2300      	movs	r3, #0
 8005614:	930e      	str	r3, [sp, #56]	; 0x38
 8005616:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005618:	7833      	ldrb	r3, [r6, #0]
 800561a:	2b30      	cmp	r3, #48	; 0x30
 800561c:	f040 80b4 	bne.w	8005788 <_strtod_l+0x1b8>
 8005620:	7873      	ldrb	r3, [r6, #1]
 8005622:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005626:	2b58      	cmp	r3, #88	; 0x58
 8005628:	d16c      	bne.n	8005704 <_strtod_l+0x134>
 800562a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800562c:	9301      	str	r3, [sp, #4]
 800562e:	ab1e      	add	r3, sp, #120	; 0x78
 8005630:	9702      	str	r7, [sp, #8]
 8005632:	9300      	str	r3, [sp, #0]
 8005634:	4a8f      	ldr	r2, [pc, #572]	; (8005874 <_strtod_l+0x2a4>)
 8005636:	ab1f      	add	r3, sp, #124	; 0x7c
 8005638:	a91d      	add	r1, sp, #116	; 0x74
 800563a:	4620      	mov	r0, r4
 800563c:	f001 fd84 	bl	8007148 <__gethex>
 8005640:	f010 0707 	ands.w	r7, r0, #7
 8005644:	4605      	mov	r5, r0
 8005646:	d005      	beq.n	8005654 <_strtod_l+0x84>
 8005648:	2f06      	cmp	r7, #6
 800564a:	d12a      	bne.n	80056a2 <_strtod_l+0xd2>
 800564c:	3601      	adds	r6, #1
 800564e:	2300      	movs	r3, #0
 8005650:	961d      	str	r6, [sp, #116]	; 0x74
 8005652:	930e      	str	r3, [sp, #56]	; 0x38
 8005654:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005656:	2b00      	cmp	r3, #0
 8005658:	f040 8596 	bne.w	8006188 <_strtod_l+0xbb8>
 800565c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800565e:	b1db      	cbz	r3, 8005698 <_strtod_l+0xc8>
 8005660:	4652      	mov	r2, sl
 8005662:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005666:	ec43 2b10 	vmov	d0, r2, r3
 800566a:	b023      	add	sp, #140	; 0x8c
 800566c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005670:	2a20      	cmp	r2, #32
 8005672:	d1ce      	bne.n	8005612 <_strtod_l+0x42>
 8005674:	3301      	adds	r3, #1
 8005676:	931d      	str	r3, [sp, #116]	; 0x74
 8005678:	e7c0      	b.n	80055fc <_strtod_l+0x2c>
 800567a:	2a2d      	cmp	r2, #45	; 0x2d
 800567c:	d1c9      	bne.n	8005612 <_strtod_l+0x42>
 800567e:	2201      	movs	r2, #1
 8005680:	920e      	str	r2, [sp, #56]	; 0x38
 8005682:	1c5a      	adds	r2, r3, #1
 8005684:	921d      	str	r2, [sp, #116]	; 0x74
 8005686:	785b      	ldrb	r3, [r3, #1]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1c4      	bne.n	8005616 <_strtod_l+0x46>
 800568c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800568e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005692:	2b00      	cmp	r3, #0
 8005694:	f040 8576 	bne.w	8006184 <_strtod_l+0xbb4>
 8005698:	4652      	mov	r2, sl
 800569a:	465b      	mov	r3, fp
 800569c:	e7e3      	b.n	8005666 <_strtod_l+0x96>
 800569e:	2200      	movs	r2, #0
 80056a0:	e7ee      	b.n	8005680 <_strtod_l+0xb0>
 80056a2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80056a4:	b13a      	cbz	r2, 80056b6 <_strtod_l+0xe6>
 80056a6:	2135      	movs	r1, #53	; 0x35
 80056a8:	a820      	add	r0, sp, #128	; 0x80
 80056aa:	f002 fcea 	bl	8008082 <__copybits>
 80056ae:	991e      	ldr	r1, [sp, #120]	; 0x78
 80056b0:	4620      	mov	r0, r4
 80056b2:	f002 f8af 	bl	8007814 <_Bfree>
 80056b6:	3f01      	subs	r7, #1
 80056b8:	2f05      	cmp	r7, #5
 80056ba:	d807      	bhi.n	80056cc <_strtod_l+0xfc>
 80056bc:	e8df f007 	tbb	[pc, r7]
 80056c0:	1d180b0e 	.word	0x1d180b0e
 80056c4:	030e      	.short	0x030e
 80056c6:	f04f 0b00 	mov.w	fp, #0
 80056ca:	46da      	mov	sl, fp
 80056cc:	0728      	lsls	r0, r5, #28
 80056ce:	d5c1      	bpl.n	8005654 <_strtod_l+0x84>
 80056d0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80056d4:	e7be      	b.n	8005654 <_strtod_l+0x84>
 80056d6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80056da:	e7f7      	b.n	80056cc <_strtod_l+0xfc>
 80056dc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80056e0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80056e2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80056e6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80056ea:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80056ee:	e7ed      	b.n	80056cc <_strtod_l+0xfc>
 80056f0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8005878 <_strtod_l+0x2a8>
 80056f4:	f04f 0a00 	mov.w	sl, #0
 80056f8:	e7e8      	b.n	80056cc <_strtod_l+0xfc>
 80056fa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80056fe:	f04f 3aff 	mov.w	sl, #4294967295
 8005702:	e7e3      	b.n	80056cc <_strtod_l+0xfc>
 8005704:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005706:	1c5a      	adds	r2, r3, #1
 8005708:	921d      	str	r2, [sp, #116]	; 0x74
 800570a:	785b      	ldrb	r3, [r3, #1]
 800570c:	2b30      	cmp	r3, #48	; 0x30
 800570e:	d0f9      	beq.n	8005704 <_strtod_l+0x134>
 8005710:	2b00      	cmp	r3, #0
 8005712:	d09f      	beq.n	8005654 <_strtod_l+0x84>
 8005714:	2301      	movs	r3, #1
 8005716:	f04f 0900 	mov.w	r9, #0
 800571a:	9304      	str	r3, [sp, #16]
 800571c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800571e:	930a      	str	r3, [sp, #40]	; 0x28
 8005720:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005724:	464f      	mov	r7, r9
 8005726:	220a      	movs	r2, #10
 8005728:	981d      	ldr	r0, [sp, #116]	; 0x74
 800572a:	7806      	ldrb	r6, [r0, #0]
 800572c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005730:	b2d9      	uxtb	r1, r3
 8005732:	2909      	cmp	r1, #9
 8005734:	d92a      	bls.n	800578c <_strtod_l+0x1bc>
 8005736:	9907      	ldr	r1, [sp, #28]
 8005738:	462a      	mov	r2, r5
 800573a:	f7ff ff19 	bl	8005570 <strncmp>
 800573e:	b398      	cbz	r0, 80057a8 <_strtod_l+0x1d8>
 8005740:	2000      	movs	r0, #0
 8005742:	4633      	mov	r3, r6
 8005744:	463d      	mov	r5, r7
 8005746:	9007      	str	r0, [sp, #28]
 8005748:	4602      	mov	r2, r0
 800574a:	2b65      	cmp	r3, #101	; 0x65
 800574c:	d001      	beq.n	8005752 <_strtod_l+0x182>
 800574e:	2b45      	cmp	r3, #69	; 0x45
 8005750:	d118      	bne.n	8005784 <_strtod_l+0x1b4>
 8005752:	b91d      	cbnz	r5, 800575c <_strtod_l+0x18c>
 8005754:	9b04      	ldr	r3, [sp, #16]
 8005756:	4303      	orrs	r3, r0
 8005758:	d098      	beq.n	800568c <_strtod_l+0xbc>
 800575a:	2500      	movs	r5, #0
 800575c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8005760:	f108 0301 	add.w	r3, r8, #1
 8005764:	931d      	str	r3, [sp, #116]	; 0x74
 8005766:	f898 3001 	ldrb.w	r3, [r8, #1]
 800576a:	2b2b      	cmp	r3, #43	; 0x2b
 800576c:	d075      	beq.n	800585a <_strtod_l+0x28a>
 800576e:	2b2d      	cmp	r3, #45	; 0x2d
 8005770:	d07b      	beq.n	800586a <_strtod_l+0x29a>
 8005772:	f04f 0c00 	mov.w	ip, #0
 8005776:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800577a:	2909      	cmp	r1, #9
 800577c:	f240 8082 	bls.w	8005884 <_strtod_l+0x2b4>
 8005780:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005784:	2600      	movs	r6, #0
 8005786:	e09d      	b.n	80058c4 <_strtod_l+0x2f4>
 8005788:	2300      	movs	r3, #0
 800578a:	e7c4      	b.n	8005716 <_strtod_l+0x146>
 800578c:	2f08      	cmp	r7, #8
 800578e:	bfd8      	it	le
 8005790:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8005792:	f100 0001 	add.w	r0, r0, #1
 8005796:	bfda      	itte	le
 8005798:	fb02 3301 	mlale	r3, r2, r1, r3
 800579c:	9309      	strle	r3, [sp, #36]	; 0x24
 800579e:	fb02 3909 	mlagt	r9, r2, r9, r3
 80057a2:	3701      	adds	r7, #1
 80057a4:	901d      	str	r0, [sp, #116]	; 0x74
 80057a6:	e7bf      	b.n	8005728 <_strtod_l+0x158>
 80057a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80057aa:	195a      	adds	r2, r3, r5
 80057ac:	921d      	str	r2, [sp, #116]	; 0x74
 80057ae:	5d5b      	ldrb	r3, [r3, r5]
 80057b0:	2f00      	cmp	r7, #0
 80057b2:	d037      	beq.n	8005824 <_strtod_l+0x254>
 80057b4:	9007      	str	r0, [sp, #28]
 80057b6:	463d      	mov	r5, r7
 80057b8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80057bc:	2a09      	cmp	r2, #9
 80057be:	d912      	bls.n	80057e6 <_strtod_l+0x216>
 80057c0:	2201      	movs	r2, #1
 80057c2:	e7c2      	b.n	800574a <_strtod_l+0x17a>
 80057c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	921d      	str	r2, [sp, #116]	; 0x74
 80057ca:	785b      	ldrb	r3, [r3, #1]
 80057cc:	3001      	adds	r0, #1
 80057ce:	2b30      	cmp	r3, #48	; 0x30
 80057d0:	d0f8      	beq.n	80057c4 <_strtod_l+0x1f4>
 80057d2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80057d6:	2a08      	cmp	r2, #8
 80057d8:	f200 84db 	bhi.w	8006192 <_strtod_l+0xbc2>
 80057dc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80057de:	9007      	str	r0, [sp, #28]
 80057e0:	2000      	movs	r0, #0
 80057e2:	920a      	str	r2, [sp, #40]	; 0x28
 80057e4:	4605      	mov	r5, r0
 80057e6:	3b30      	subs	r3, #48	; 0x30
 80057e8:	f100 0201 	add.w	r2, r0, #1
 80057ec:	d014      	beq.n	8005818 <_strtod_l+0x248>
 80057ee:	9907      	ldr	r1, [sp, #28]
 80057f0:	4411      	add	r1, r2
 80057f2:	9107      	str	r1, [sp, #28]
 80057f4:	462a      	mov	r2, r5
 80057f6:	eb00 0e05 	add.w	lr, r0, r5
 80057fa:	210a      	movs	r1, #10
 80057fc:	4572      	cmp	r2, lr
 80057fe:	d113      	bne.n	8005828 <_strtod_l+0x258>
 8005800:	182a      	adds	r2, r5, r0
 8005802:	2a08      	cmp	r2, #8
 8005804:	f105 0501 	add.w	r5, r5, #1
 8005808:	4405      	add	r5, r0
 800580a:	dc1c      	bgt.n	8005846 <_strtod_l+0x276>
 800580c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800580e:	220a      	movs	r2, #10
 8005810:	fb02 3301 	mla	r3, r2, r1, r3
 8005814:	9309      	str	r3, [sp, #36]	; 0x24
 8005816:	2200      	movs	r2, #0
 8005818:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800581a:	1c59      	adds	r1, r3, #1
 800581c:	911d      	str	r1, [sp, #116]	; 0x74
 800581e:	785b      	ldrb	r3, [r3, #1]
 8005820:	4610      	mov	r0, r2
 8005822:	e7c9      	b.n	80057b8 <_strtod_l+0x1e8>
 8005824:	4638      	mov	r0, r7
 8005826:	e7d2      	b.n	80057ce <_strtod_l+0x1fe>
 8005828:	2a08      	cmp	r2, #8
 800582a:	dc04      	bgt.n	8005836 <_strtod_l+0x266>
 800582c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800582e:	434e      	muls	r6, r1
 8005830:	9609      	str	r6, [sp, #36]	; 0x24
 8005832:	3201      	adds	r2, #1
 8005834:	e7e2      	b.n	80057fc <_strtod_l+0x22c>
 8005836:	f102 0c01 	add.w	ip, r2, #1
 800583a:	f1bc 0f10 	cmp.w	ip, #16
 800583e:	bfd8      	it	le
 8005840:	fb01 f909 	mulle.w	r9, r1, r9
 8005844:	e7f5      	b.n	8005832 <_strtod_l+0x262>
 8005846:	2d10      	cmp	r5, #16
 8005848:	bfdc      	itt	le
 800584a:	220a      	movle	r2, #10
 800584c:	fb02 3909 	mlale	r9, r2, r9, r3
 8005850:	e7e1      	b.n	8005816 <_strtod_l+0x246>
 8005852:	2300      	movs	r3, #0
 8005854:	9307      	str	r3, [sp, #28]
 8005856:	2201      	movs	r2, #1
 8005858:	e77c      	b.n	8005754 <_strtod_l+0x184>
 800585a:	f04f 0c00 	mov.w	ip, #0
 800585e:	f108 0302 	add.w	r3, r8, #2
 8005862:	931d      	str	r3, [sp, #116]	; 0x74
 8005864:	f898 3002 	ldrb.w	r3, [r8, #2]
 8005868:	e785      	b.n	8005776 <_strtod_l+0x1a6>
 800586a:	f04f 0c01 	mov.w	ip, #1
 800586e:	e7f6      	b.n	800585e <_strtod_l+0x28e>
 8005870:	08009478 	.word	0x08009478
 8005874:	08009228 	.word	0x08009228
 8005878:	7ff00000 	.word	0x7ff00000
 800587c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800587e:	1c59      	adds	r1, r3, #1
 8005880:	911d      	str	r1, [sp, #116]	; 0x74
 8005882:	785b      	ldrb	r3, [r3, #1]
 8005884:	2b30      	cmp	r3, #48	; 0x30
 8005886:	d0f9      	beq.n	800587c <_strtod_l+0x2ac>
 8005888:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800588c:	2908      	cmp	r1, #8
 800588e:	f63f af79 	bhi.w	8005784 <_strtod_l+0x1b4>
 8005892:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005896:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005898:	9308      	str	r3, [sp, #32]
 800589a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800589c:	1c59      	adds	r1, r3, #1
 800589e:	911d      	str	r1, [sp, #116]	; 0x74
 80058a0:	785b      	ldrb	r3, [r3, #1]
 80058a2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80058a6:	2e09      	cmp	r6, #9
 80058a8:	d937      	bls.n	800591a <_strtod_l+0x34a>
 80058aa:	9e08      	ldr	r6, [sp, #32]
 80058ac:	1b89      	subs	r1, r1, r6
 80058ae:	2908      	cmp	r1, #8
 80058b0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80058b4:	dc02      	bgt.n	80058bc <_strtod_l+0x2ec>
 80058b6:	4576      	cmp	r6, lr
 80058b8:	bfa8      	it	ge
 80058ba:	4676      	movge	r6, lr
 80058bc:	f1bc 0f00 	cmp.w	ip, #0
 80058c0:	d000      	beq.n	80058c4 <_strtod_l+0x2f4>
 80058c2:	4276      	negs	r6, r6
 80058c4:	2d00      	cmp	r5, #0
 80058c6:	d14f      	bne.n	8005968 <_strtod_l+0x398>
 80058c8:	9904      	ldr	r1, [sp, #16]
 80058ca:	4301      	orrs	r1, r0
 80058cc:	f47f aec2 	bne.w	8005654 <_strtod_l+0x84>
 80058d0:	2a00      	cmp	r2, #0
 80058d2:	f47f aedb 	bne.w	800568c <_strtod_l+0xbc>
 80058d6:	2b69      	cmp	r3, #105	; 0x69
 80058d8:	d027      	beq.n	800592a <_strtod_l+0x35a>
 80058da:	dc24      	bgt.n	8005926 <_strtod_l+0x356>
 80058dc:	2b49      	cmp	r3, #73	; 0x49
 80058de:	d024      	beq.n	800592a <_strtod_l+0x35a>
 80058e0:	2b4e      	cmp	r3, #78	; 0x4e
 80058e2:	f47f aed3 	bne.w	800568c <_strtod_l+0xbc>
 80058e6:	499e      	ldr	r1, [pc, #632]	; (8005b60 <_strtod_l+0x590>)
 80058e8:	a81d      	add	r0, sp, #116	; 0x74
 80058ea:	f001 fe85 	bl	80075f8 <__match>
 80058ee:	2800      	cmp	r0, #0
 80058f0:	f43f aecc 	beq.w	800568c <_strtod_l+0xbc>
 80058f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	2b28      	cmp	r3, #40	; 0x28
 80058fa:	d12d      	bne.n	8005958 <_strtod_l+0x388>
 80058fc:	4999      	ldr	r1, [pc, #612]	; (8005b64 <_strtod_l+0x594>)
 80058fe:	aa20      	add	r2, sp, #128	; 0x80
 8005900:	a81d      	add	r0, sp, #116	; 0x74
 8005902:	f001 fe8d 	bl	8007620 <__hexnan>
 8005906:	2805      	cmp	r0, #5
 8005908:	d126      	bne.n	8005958 <_strtod_l+0x388>
 800590a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800590c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8005910:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005914:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005918:	e69c      	b.n	8005654 <_strtod_l+0x84>
 800591a:	210a      	movs	r1, #10
 800591c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005920:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005924:	e7b9      	b.n	800589a <_strtod_l+0x2ca>
 8005926:	2b6e      	cmp	r3, #110	; 0x6e
 8005928:	e7db      	b.n	80058e2 <_strtod_l+0x312>
 800592a:	498f      	ldr	r1, [pc, #572]	; (8005b68 <_strtod_l+0x598>)
 800592c:	a81d      	add	r0, sp, #116	; 0x74
 800592e:	f001 fe63 	bl	80075f8 <__match>
 8005932:	2800      	cmp	r0, #0
 8005934:	f43f aeaa 	beq.w	800568c <_strtod_l+0xbc>
 8005938:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800593a:	498c      	ldr	r1, [pc, #560]	; (8005b6c <_strtod_l+0x59c>)
 800593c:	3b01      	subs	r3, #1
 800593e:	a81d      	add	r0, sp, #116	; 0x74
 8005940:	931d      	str	r3, [sp, #116]	; 0x74
 8005942:	f001 fe59 	bl	80075f8 <__match>
 8005946:	b910      	cbnz	r0, 800594e <_strtod_l+0x37e>
 8005948:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800594a:	3301      	adds	r3, #1
 800594c:	931d      	str	r3, [sp, #116]	; 0x74
 800594e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8005b7c <_strtod_l+0x5ac>
 8005952:	f04f 0a00 	mov.w	sl, #0
 8005956:	e67d      	b.n	8005654 <_strtod_l+0x84>
 8005958:	4885      	ldr	r0, [pc, #532]	; (8005b70 <_strtod_l+0x5a0>)
 800595a:	f002 fded 	bl	8008538 <nan>
 800595e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005962:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005966:	e675      	b.n	8005654 <_strtod_l+0x84>
 8005968:	9b07      	ldr	r3, [sp, #28]
 800596a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800596c:	1af3      	subs	r3, r6, r3
 800596e:	2f00      	cmp	r7, #0
 8005970:	bf08      	it	eq
 8005972:	462f      	moveq	r7, r5
 8005974:	2d10      	cmp	r5, #16
 8005976:	9308      	str	r3, [sp, #32]
 8005978:	46a8      	mov	r8, r5
 800597a:	bfa8      	it	ge
 800597c:	f04f 0810 	movge.w	r8, #16
 8005980:	f7fa fdc8 	bl	8000514 <__aeabi_ui2d>
 8005984:	2d09      	cmp	r5, #9
 8005986:	4682      	mov	sl, r0
 8005988:	468b      	mov	fp, r1
 800598a:	dd13      	ble.n	80059b4 <_strtod_l+0x3e4>
 800598c:	4b79      	ldr	r3, [pc, #484]	; (8005b74 <_strtod_l+0x5a4>)
 800598e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005992:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005996:	f7fa fe37 	bl	8000608 <__aeabi_dmul>
 800599a:	4682      	mov	sl, r0
 800599c:	4648      	mov	r0, r9
 800599e:	468b      	mov	fp, r1
 80059a0:	f7fa fdb8 	bl	8000514 <__aeabi_ui2d>
 80059a4:	4602      	mov	r2, r0
 80059a6:	460b      	mov	r3, r1
 80059a8:	4650      	mov	r0, sl
 80059aa:	4659      	mov	r1, fp
 80059ac:	f7fa fc76 	bl	800029c <__adddf3>
 80059b0:	4682      	mov	sl, r0
 80059b2:	468b      	mov	fp, r1
 80059b4:	2d0f      	cmp	r5, #15
 80059b6:	dc38      	bgt.n	8005a2a <_strtod_l+0x45a>
 80059b8:	9b08      	ldr	r3, [sp, #32]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f43f ae4a 	beq.w	8005654 <_strtod_l+0x84>
 80059c0:	dd24      	ble.n	8005a0c <_strtod_l+0x43c>
 80059c2:	2b16      	cmp	r3, #22
 80059c4:	dc0b      	bgt.n	80059de <_strtod_l+0x40e>
 80059c6:	4d6b      	ldr	r5, [pc, #428]	; (8005b74 <_strtod_l+0x5a4>)
 80059c8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80059cc:	e9d5 0100 	ldrd	r0, r1, [r5]
 80059d0:	4652      	mov	r2, sl
 80059d2:	465b      	mov	r3, fp
 80059d4:	f7fa fe18 	bl	8000608 <__aeabi_dmul>
 80059d8:	4682      	mov	sl, r0
 80059da:	468b      	mov	fp, r1
 80059dc:	e63a      	b.n	8005654 <_strtod_l+0x84>
 80059de:	9a08      	ldr	r2, [sp, #32]
 80059e0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80059e4:	4293      	cmp	r3, r2
 80059e6:	db20      	blt.n	8005a2a <_strtod_l+0x45a>
 80059e8:	4c62      	ldr	r4, [pc, #392]	; (8005b74 <_strtod_l+0x5a4>)
 80059ea:	f1c5 050f 	rsb	r5, r5, #15
 80059ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80059f2:	4652      	mov	r2, sl
 80059f4:	465b      	mov	r3, fp
 80059f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059fa:	f7fa fe05 	bl	8000608 <__aeabi_dmul>
 80059fe:	9b08      	ldr	r3, [sp, #32]
 8005a00:	1b5d      	subs	r5, r3, r5
 8005a02:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005a06:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005a0a:	e7e3      	b.n	80059d4 <_strtod_l+0x404>
 8005a0c:	9b08      	ldr	r3, [sp, #32]
 8005a0e:	3316      	adds	r3, #22
 8005a10:	db0b      	blt.n	8005a2a <_strtod_l+0x45a>
 8005a12:	9b07      	ldr	r3, [sp, #28]
 8005a14:	4a57      	ldr	r2, [pc, #348]	; (8005b74 <_strtod_l+0x5a4>)
 8005a16:	1b9e      	subs	r6, r3, r6
 8005a18:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8005a1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005a20:	4650      	mov	r0, sl
 8005a22:	4659      	mov	r1, fp
 8005a24:	f7fa ff1a 	bl	800085c <__aeabi_ddiv>
 8005a28:	e7d6      	b.n	80059d8 <_strtod_l+0x408>
 8005a2a:	9b08      	ldr	r3, [sp, #32]
 8005a2c:	eba5 0808 	sub.w	r8, r5, r8
 8005a30:	4498      	add	r8, r3
 8005a32:	f1b8 0f00 	cmp.w	r8, #0
 8005a36:	dd71      	ble.n	8005b1c <_strtod_l+0x54c>
 8005a38:	f018 030f 	ands.w	r3, r8, #15
 8005a3c:	d00a      	beq.n	8005a54 <_strtod_l+0x484>
 8005a3e:	494d      	ldr	r1, [pc, #308]	; (8005b74 <_strtod_l+0x5a4>)
 8005a40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005a44:	4652      	mov	r2, sl
 8005a46:	465b      	mov	r3, fp
 8005a48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a4c:	f7fa fddc 	bl	8000608 <__aeabi_dmul>
 8005a50:	4682      	mov	sl, r0
 8005a52:	468b      	mov	fp, r1
 8005a54:	f038 080f 	bics.w	r8, r8, #15
 8005a58:	d04d      	beq.n	8005af6 <_strtod_l+0x526>
 8005a5a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005a5e:	dd22      	ble.n	8005aa6 <_strtod_l+0x4d6>
 8005a60:	2500      	movs	r5, #0
 8005a62:	462e      	mov	r6, r5
 8005a64:	9509      	str	r5, [sp, #36]	; 0x24
 8005a66:	9507      	str	r5, [sp, #28]
 8005a68:	2322      	movs	r3, #34	; 0x22
 8005a6a:	f8df b110 	ldr.w	fp, [pc, #272]	; 8005b7c <_strtod_l+0x5ac>
 8005a6e:	6023      	str	r3, [r4, #0]
 8005a70:	f04f 0a00 	mov.w	sl, #0
 8005a74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	f43f adec 	beq.w	8005654 <_strtod_l+0x84>
 8005a7c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005a7e:	4620      	mov	r0, r4
 8005a80:	f001 fec8 	bl	8007814 <_Bfree>
 8005a84:	9907      	ldr	r1, [sp, #28]
 8005a86:	4620      	mov	r0, r4
 8005a88:	f001 fec4 	bl	8007814 <_Bfree>
 8005a8c:	4631      	mov	r1, r6
 8005a8e:	4620      	mov	r0, r4
 8005a90:	f001 fec0 	bl	8007814 <_Bfree>
 8005a94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a96:	4620      	mov	r0, r4
 8005a98:	f001 febc 	bl	8007814 <_Bfree>
 8005a9c:	4629      	mov	r1, r5
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	f001 feb8 	bl	8007814 <_Bfree>
 8005aa4:	e5d6      	b.n	8005654 <_strtod_l+0x84>
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005aac:	4650      	mov	r0, sl
 8005aae:	4659      	mov	r1, fp
 8005ab0:	4699      	mov	r9, r3
 8005ab2:	f1b8 0f01 	cmp.w	r8, #1
 8005ab6:	dc21      	bgt.n	8005afc <_strtod_l+0x52c>
 8005ab8:	b10b      	cbz	r3, 8005abe <_strtod_l+0x4ee>
 8005aba:	4682      	mov	sl, r0
 8005abc:	468b      	mov	fp, r1
 8005abe:	4b2e      	ldr	r3, [pc, #184]	; (8005b78 <_strtod_l+0x5a8>)
 8005ac0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005ac4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005ac8:	4652      	mov	r2, sl
 8005aca:	465b      	mov	r3, fp
 8005acc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005ad0:	f7fa fd9a 	bl	8000608 <__aeabi_dmul>
 8005ad4:	4b29      	ldr	r3, [pc, #164]	; (8005b7c <_strtod_l+0x5ac>)
 8005ad6:	460a      	mov	r2, r1
 8005ad8:	400b      	ands	r3, r1
 8005ada:	4929      	ldr	r1, [pc, #164]	; (8005b80 <_strtod_l+0x5b0>)
 8005adc:	428b      	cmp	r3, r1
 8005ade:	4682      	mov	sl, r0
 8005ae0:	d8be      	bhi.n	8005a60 <_strtod_l+0x490>
 8005ae2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005ae6:	428b      	cmp	r3, r1
 8005ae8:	bf86      	itte	hi
 8005aea:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005b84 <_strtod_l+0x5b4>
 8005aee:	f04f 3aff 	movhi.w	sl, #4294967295
 8005af2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005af6:	2300      	movs	r3, #0
 8005af8:	9304      	str	r3, [sp, #16]
 8005afa:	e081      	b.n	8005c00 <_strtod_l+0x630>
 8005afc:	f018 0f01 	tst.w	r8, #1
 8005b00:	d007      	beq.n	8005b12 <_strtod_l+0x542>
 8005b02:	4b1d      	ldr	r3, [pc, #116]	; (8005b78 <_strtod_l+0x5a8>)
 8005b04:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b0c:	f7fa fd7c 	bl	8000608 <__aeabi_dmul>
 8005b10:	2301      	movs	r3, #1
 8005b12:	f109 0901 	add.w	r9, r9, #1
 8005b16:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005b1a:	e7ca      	b.n	8005ab2 <_strtod_l+0x4e2>
 8005b1c:	d0eb      	beq.n	8005af6 <_strtod_l+0x526>
 8005b1e:	f1c8 0800 	rsb	r8, r8, #0
 8005b22:	f018 020f 	ands.w	r2, r8, #15
 8005b26:	d00a      	beq.n	8005b3e <_strtod_l+0x56e>
 8005b28:	4b12      	ldr	r3, [pc, #72]	; (8005b74 <_strtod_l+0x5a4>)
 8005b2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b2e:	4650      	mov	r0, sl
 8005b30:	4659      	mov	r1, fp
 8005b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b36:	f7fa fe91 	bl	800085c <__aeabi_ddiv>
 8005b3a:	4682      	mov	sl, r0
 8005b3c:	468b      	mov	fp, r1
 8005b3e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005b42:	d0d8      	beq.n	8005af6 <_strtod_l+0x526>
 8005b44:	f1b8 0f1f 	cmp.w	r8, #31
 8005b48:	dd1e      	ble.n	8005b88 <_strtod_l+0x5b8>
 8005b4a:	2500      	movs	r5, #0
 8005b4c:	462e      	mov	r6, r5
 8005b4e:	9509      	str	r5, [sp, #36]	; 0x24
 8005b50:	9507      	str	r5, [sp, #28]
 8005b52:	2322      	movs	r3, #34	; 0x22
 8005b54:	f04f 0a00 	mov.w	sl, #0
 8005b58:	f04f 0b00 	mov.w	fp, #0
 8005b5c:	6023      	str	r3, [r4, #0]
 8005b5e:	e789      	b.n	8005a74 <_strtod_l+0x4a4>
 8005b60:	080091f9 	.word	0x080091f9
 8005b64:	0800923c 	.word	0x0800923c
 8005b68:	080091f1 	.word	0x080091f1
 8005b6c:	0800937c 	.word	0x0800937c
 8005b70:	08009638 	.word	0x08009638
 8005b74:	08009518 	.word	0x08009518
 8005b78:	080094f0 	.word	0x080094f0
 8005b7c:	7ff00000 	.word	0x7ff00000
 8005b80:	7ca00000 	.word	0x7ca00000
 8005b84:	7fefffff 	.word	0x7fefffff
 8005b88:	f018 0310 	ands.w	r3, r8, #16
 8005b8c:	bf18      	it	ne
 8005b8e:	236a      	movne	r3, #106	; 0x6a
 8005b90:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8005f48 <_strtod_l+0x978>
 8005b94:	9304      	str	r3, [sp, #16]
 8005b96:	4650      	mov	r0, sl
 8005b98:	4659      	mov	r1, fp
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	f018 0f01 	tst.w	r8, #1
 8005ba0:	d004      	beq.n	8005bac <_strtod_l+0x5dc>
 8005ba2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005ba6:	f7fa fd2f 	bl	8000608 <__aeabi_dmul>
 8005baa:	2301      	movs	r3, #1
 8005bac:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005bb0:	f109 0908 	add.w	r9, r9, #8
 8005bb4:	d1f2      	bne.n	8005b9c <_strtod_l+0x5cc>
 8005bb6:	b10b      	cbz	r3, 8005bbc <_strtod_l+0x5ec>
 8005bb8:	4682      	mov	sl, r0
 8005bba:	468b      	mov	fp, r1
 8005bbc:	9b04      	ldr	r3, [sp, #16]
 8005bbe:	b1bb      	cbz	r3, 8005bf0 <_strtod_l+0x620>
 8005bc0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005bc4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	4659      	mov	r1, fp
 8005bcc:	dd10      	ble.n	8005bf0 <_strtod_l+0x620>
 8005bce:	2b1f      	cmp	r3, #31
 8005bd0:	f340 8128 	ble.w	8005e24 <_strtod_l+0x854>
 8005bd4:	2b34      	cmp	r3, #52	; 0x34
 8005bd6:	bfde      	ittt	le
 8005bd8:	3b20      	suble	r3, #32
 8005bda:	f04f 32ff 	movle.w	r2, #4294967295
 8005bde:	fa02 f303 	lslle.w	r3, r2, r3
 8005be2:	f04f 0a00 	mov.w	sl, #0
 8005be6:	bfcc      	ite	gt
 8005be8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005bec:	ea03 0b01 	andle.w	fp, r3, r1
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	4650      	mov	r0, sl
 8005bf6:	4659      	mov	r1, fp
 8005bf8:	f7fa ff6e 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	d1a4      	bne.n	8005b4a <_strtod_l+0x57a>
 8005c00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c02:	9300      	str	r3, [sp, #0]
 8005c04:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005c06:	462b      	mov	r3, r5
 8005c08:	463a      	mov	r2, r7
 8005c0a:	4620      	mov	r0, r4
 8005c0c:	f001 fe6e 	bl	80078ec <__s2b>
 8005c10:	9009      	str	r0, [sp, #36]	; 0x24
 8005c12:	2800      	cmp	r0, #0
 8005c14:	f43f af24 	beq.w	8005a60 <_strtod_l+0x490>
 8005c18:	9b07      	ldr	r3, [sp, #28]
 8005c1a:	1b9e      	subs	r6, r3, r6
 8005c1c:	9b08      	ldr	r3, [sp, #32]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	bfb4      	ite	lt
 8005c22:	4633      	movlt	r3, r6
 8005c24:	2300      	movge	r3, #0
 8005c26:	9310      	str	r3, [sp, #64]	; 0x40
 8005c28:	9b08      	ldr	r3, [sp, #32]
 8005c2a:	2500      	movs	r5, #0
 8005c2c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005c30:	9318      	str	r3, [sp, #96]	; 0x60
 8005c32:	462e      	mov	r6, r5
 8005c34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c36:	4620      	mov	r0, r4
 8005c38:	6859      	ldr	r1, [r3, #4]
 8005c3a:	f001 fdab 	bl	8007794 <_Balloc>
 8005c3e:	9007      	str	r0, [sp, #28]
 8005c40:	2800      	cmp	r0, #0
 8005c42:	f43f af11 	beq.w	8005a68 <_strtod_l+0x498>
 8005c46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c48:	691a      	ldr	r2, [r3, #16]
 8005c4a:	3202      	adds	r2, #2
 8005c4c:	f103 010c 	add.w	r1, r3, #12
 8005c50:	0092      	lsls	r2, r2, #2
 8005c52:	300c      	adds	r0, #12
 8005c54:	f7fe fdd6 	bl	8004804 <memcpy>
 8005c58:	ec4b ab10 	vmov	d0, sl, fp
 8005c5c:	aa20      	add	r2, sp, #128	; 0x80
 8005c5e:	a91f      	add	r1, sp, #124	; 0x7c
 8005c60:	4620      	mov	r0, r4
 8005c62:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8005c66:	f002 f97d 	bl	8007f64 <__d2b>
 8005c6a:	901e      	str	r0, [sp, #120]	; 0x78
 8005c6c:	2800      	cmp	r0, #0
 8005c6e:	f43f aefb 	beq.w	8005a68 <_strtod_l+0x498>
 8005c72:	2101      	movs	r1, #1
 8005c74:	4620      	mov	r0, r4
 8005c76:	f001 fed3 	bl	8007a20 <__i2b>
 8005c7a:	4606      	mov	r6, r0
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	f43f aef3 	beq.w	8005a68 <_strtod_l+0x498>
 8005c82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005c84:	9904      	ldr	r1, [sp, #16]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	bfab      	itete	ge
 8005c8a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8005c8c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8005c8e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8005c90:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8005c94:	bfac      	ite	ge
 8005c96:	eb03 0902 	addge.w	r9, r3, r2
 8005c9a:	1ad7      	sublt	r7, r2, r3
 8005c9c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005c9e:	eba3 0801 	sub.w	r8, r3, r1
 8005ca2:	4490      	add	r8, r2
 8005ca4:	4ba3      	ldr	r3, [pc, #652]	; (8005f34 <_strtod_l+0x964>)
 8005ca6:	f108 38ff 	add.w	r8, r8, #4294967295
 8005caa:	4598      	cmp	r8, r3
 8005cac:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005cb0:	f280 80cc 	bge.w	8005e4c <_strtod_l+0x87c>
 8005cb4:	eba3 0308 	sub.w	r3, r3, r8
 8005cb8:	2b1f      	cmp	r3, #31
 8005cba:	eba2 0203 	sub.w	r2, r2, r3
 8005cbe:	f04f 0101 	mov.w	r1, #1
 8005cc2:	f300 80b6 	bgt.w	8005e32 <_strtod_l+0x862>
 8005cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8005cca:	9311      	str	r3, [sp, #68]	; 0x44
 8005ccc:	2300      	movs	r3, #0
 8005cce:	930c      	str	r3, [sp, #48]	; 0x30
 8005cd0:	eb09 0802 	add.w	r8, r9, r2
 8005cd4:	9b04      	ldr	r3, [sp, #16]
 8005cd6:	45c1      	cmp	r9, r8
 8005cd8:	4417      	add	r7, r2
 8005cda:	441f      	add	r7, r3
 8005cdc:	464b      	mov	r3, r9
 8005cde:	bfa8      	it	ge
 8005ce0:	4643      	movge	r3, r8
 8005ce2:	42bb      	cmp	r3, r7
 8005ce4:	bfa8      	it	ge
 8005ce6:	463b      	movge	r3, r7
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	bfc2      	ittt	gt
 8005cec:	eba8 0803 	subgt.w	r8, r8, r3
 8005cf0:	1aff      	subgt	r7, r7, r3
 8005cf2:	eba9 0903 	subgt.w	r9, r9, r3
 8005cf6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	dd17      	ble.n	8005d2c <_strtod_l+0x75c>
 8005cfc:	4631      	mov	r1, r6
 8005cfe:	461a      	mov	r2, r3
 8005d00:	4620      	mov	r0, r4
 8005d02:	f001 ff49 	bl	8007b98 <__pow5mult>
 8005d06:	4606      	mov	r6, r0
 8005d08:	2800      	cmp	r0, #0
 8005d0a:	f43f aead 	beq.w	8005a68 <_strtod_l+0x498>
 8005d0e:	4601      	mov	r1, r0
 8005d10:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005d12:	4620      	mov	r0, r4
 8005d14:	f001 fe9a 	bl	8007a4c <__multiply>
 8005d18:	900f      	str	r0, [sp, #60]	; 0x3c
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	f43f aea4 	beq.w	8005a68 <_strtod_l+0x498>
 8005d20:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005d22:	4620      	mov	r0, r4
 8005d24:	f001 fd76 	bl	8007814 <_Bfree>
 8005d28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005d2a:	931e      	str	r3, [sp, #120]	; 0x78
 8005d2c:	f1b8 0f00 	cmp.w	r8, #0
 8005d30:	f300 8091 	bgt.w	8005e56 <_strtod_l+0x886>
 8005d34:	9b08      	ldr	r3, [sp, #32]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	dd08      	ble.n	8005d4c <_strtod_l+0x77c>
 8005d3a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005d3c:	9907      	ldr	r1, [sp, #28]
 8005d3e:	4620      	mov	r0, r4
 8005d40:	f001 ff2a 	bl	8007b98 <__pow5mult>
 8005d44:	9007      	str	r0, [sp, #28]
 8005d46:	2800      	cmp	r0, #0
 8005d48:	f43f ae8e 	beq.w	8005a68 <_strtod_l+0x498>
 8005d4c:	2f00      	cmp	r7, #0
 8005d4e:	dd08      	ble.n	8005d62 <_strtod_l+0x792>
 8005d50:	9907      	ldr	r1, [sp, #28]
 8005d52:	463a      	mov	r2, r7
 8005d54:	4620      	mov	r0, r4
 8005d56:	f001 ff79 	bl	8007c4c <__lshift>
 8005d5a:	9007      	str	r0, [sp, #28]
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	f43f ae83 	beq.w	8005a68 <_strtod_l+0x498>
 8005d62:	f1b9 0f00 	cmp.w	r9, #0
 8005d66:	dd08      	ble.n	8005d7a <_strtod_l+0x7aa>
 8005d68:	4631      	mov	r1, r6
 8005d6a:	464a      	mov	r2, r9
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	f001 ff6d 	bl	8007c4c <__lshift>
 8005d72:	4606      	mov	r6, r0
 8005d74:	2800      	cmp	r0, #0
 8005d76:	f43f ae77 	beq.w	8005a68 <_strtod_l+0x498>
 8005d7a:	9a07      	ldr	r2, [sp, #28]
 8005d7c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005d7e:	4620      	mov	r0, r4
 8005d80:	f001 ffec 	bl	8007d5c <__mdiff>
 8005d84:	4605      	mov	r5, r0
 8005d86:	2800      	cmp	r0, #0
 8005d88:	f43f ae6e 	beq.w	8005a68 <_strtod_l+0x498>
 8005d8c:	68c3      	ldr	r3, [r0, #12]
 8005d8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d90:	2300      	movs	r3, #0
 8005d92:	60c3      	str	r3, [r0, #12]
 8005d94:	4631      	mov	r1, r6
 8005d96:	f001 ffc5 	bl	8007d24 <__mcmp>
 8005d9a:	2800      	cmp	r0, #0
 8005d9c:	da65      	bge.n	8005e6a <_strtod_l+0x89a>
 8005d9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005da0:	ea53 030a 	orrs.w	r3, r3, sl
 8005da4:	f040 8087 	bne.w	8005eb6 <_strtod_l+0x8e6>
 8005da8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f040 8082 	bne.w	8005eb6 <_strtod_l+0x8e6>
 8005db2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005db6:	0d1b      	lsrs	r3, r3, #20
 8005db8:	051b      	lsls	r3, r3, #20
 8005dba:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005dbe:	d97a      	bls.n	8005eb6 <_strtod_l+0x8e6>
 8005dc0:	696b      	ldr	r3, [r5, #20]
 8005dc2:	b913      	cbnz	r3, 8005dca <_strtod_l+0x7fa>
 8005dc4:	692b      	ldr	r3, [r5, #16]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	dd75      	ble.n	8005eb6 <_strtod_l+0x8e6>
 8005dca:	4629      	mov	r1, r5
 8005dcc:	2201      	movs	r2, #1
 8005dce:	4620      	mov	r0, r4
 8005dd0:	f001 ff3c 	bl	8007c4c <__lshift>
 8005dd4:	4631      	mov	r1, r6
 8005dd6:	4605      	mov	r5, r0
 8005dd8:	f001 ffa4 	bl	8007d24 <__mcmp>
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	dd6a      	ble.n	8005eb6 <_strtod_l+0x8e6>
 8005de0:	9904      	ldr	r1, [sp, #16]
 8005de2:	4a55      	ldr	r2, [pc, #340]	; (8005f38 <_strtod_l+0x968>)
 8005de4:	465b      	mov	r3, fp
 8005de6:	2900      	cmp	r1, #0
 8005de8:	f000 8085 	beq.w	8005ef6 <_strtod_l+0x926>
 8005dec:	ea02 010b 	and.w	r1, r2, fp
 8005df0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005df4:	dc7f      	bgt.n	8005ef6 <_strtod_l+0x926>
 8005df6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005dfa:	f77f aeaa 	ble.w	8005b52 <_strtod_l+0x582>
 8005dfe:	4a4f      	ldr	r2, [pc, #316]	; (8005f3c <_strtod_l+0x96c>)
 8005e00:	2300      	movs	r3, #0
 8005e02:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8005e06:	4650      	mov	r0, sl
 8005e08:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8005e0c:	4659      	mov	r1, fp
 8005e0e:	f7fa fbfb 	bl	8000608 <__aeabi_dmul>
 8005e12:	460b      	mov	r3, r1
 8005e14:	4303      	orrs	r3, r0
 8005e16:	bf08      	it	eq
 8005e18:	2322      	moveq	r3, #34	; 0x22
 8005e1a:	4682      	mov	sl, r0
 8005e1c:	468b      	mov	fp, r1
 8005e1e:	bf08      	it	eq
 8005e20:	6023      	streq	r3, [r4, #0]
 8005e22:	e62b      	b.n	8005a7c <_strtod_l+0x4ac>
 8005e24:	f04f 32ff 	mov.w	r2, #4294967295
 8005e28:	fa02 f303 	lsl.w	r3, r2, r3
 8005e2c:	ea03 0a0a 	and.w	sl, r3, sl
 8005e30:	e6de      	b.n	8005bf0 <_strtod_l+0x620>
 8005e32:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8005e36:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005e3a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005e3e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8005e42:	fa01 f308 	lsl.w	r3, r1, r8
 8005e46:	930c      	str	r3, [sp, #48]	; 0x30
 8005e48:	9111      	str	r1, [sp, #68]	; 0x44
 8005e4a:	e741      	b.n	8005cd0 <_strtod_l+0x700>
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	930c      	str	r3, [sp, #48]	; 0x30
 8005e50:	2301      	movs	r3, #1
 8005e52:	9311      	str	r3, [sp, #68]	; 0x44
 8005e54:	e73c      	b.n	8005cd0 <_strtod_l+0x700>
 8005e56:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005e58:	4642      	mov	r2, r8
 8005e5a:	4620      	mov	r0, r4
 8005e5c:	f001 fef6 	bl	8007c4c <__lshift>
 8005e60:	901e      	str	r0, [sp, #120]	; 0x78
 8005e62:	2800      	cmp	r0, #0
 8005e64:	f47f af66 	bne.w	8005d34 <_strtod_l+0x764>
 8005e68:	e5fe      	b.n	8005a68 <_strtod_l+0x498>
 8005e6a:	465f      	mov	r7, fp
 8005e6c:	d16e      	bne.n	8005f4c <_strtod_l+0x97c>
 8005e6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e74:	b342      	cbz	r2, 8005ec8 <_strtod_l+0x8f8>
 8005e76:	4a32      	ldr	r2, [pc, #200]	; (8005f40 <_strtod_l+0x970>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d128      	bne.n	8005ece <_strtod_l+0x8fe>
 8005e7c:	9b04      	ldr	r3, [sp, #16]
 8005e7e:	4650      	mov	r0, sl
 8005e80:	b1eb      	cbz	r3, 8005ebe <_strtod_l+0x8ee>
 8005e82:	4a2d      	ldr	r2, [pc, #180]	; (8005f38 <_strtod_l+0x968>)
 8005e84:	403a      	ands	r2, r7
 8005e86:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005e8a:	f04f 31ff 	mov.w	r1, #4294967295
 8005e8e:	d819      	bhi.n	8005ec4 <_strtod_l+0x8f4>
 8005e90:	0d12      	lsrs	r2, r2, #20
 8005e92:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005e96:	fa01 f303 	lsl.w	r3, r1, r3
 8005e9a:	4298      	cmp	r0, r3
 8005e9c:	d117      	bne.n	8005ece <_strtod_l+0x8fe>
 8005e9e:	4b29      	ldr	r3, [pc, #164]	; (8005f44 <_strtod_l+0x974>)
 8005ea0:	429f      	cmp	r7, r3
 8005ea2:	d102      	bne.n	8005eaa <_strtod_l+0x8da>
 8005ea4:	3001      	adds	r0, #1
 8005ea6:	f43f addf 	beq.w	8005a68 <_strtod_l+0x498>
 8005eaa:	4b23      	ldr	r3, [pc, #140]	; (8005f38 <_strtod_l+0x968>)
 8005eac:	403b      	ands	r3, r7
 8005eae:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005eb2:	f04f 0a00 	mov.w	sl, #0
 8005eb6:	9b04      	ldr	r3, [sp, #16]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d1a0      	bne.n	8005dfe <_strtod_l+0x82e>
 8005ebc:	e5de      	b.n	8005a7c <_strtod_l+0x4ac>
 8005ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8005ec2:	e7ea      	b.n	8005e9a <_strtod_l+0x8ca>
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	e7e8      	b.n	8005e9a <_strtod_l+0x8ca>
 8005ec8:	ea53 030a 	orrs.w	r3, r3, sl
 8005ecc:	d088      	beq.n	8005de0 <_strtod_l+0x810>
 8005ece:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ed0:	b1db      	cbz	r3, 8005f0a <_strtod_l+0x93a>
 8005ed2:	423b      	tst	r3, r7
 8005ed4:	d0ef      	beq.n	8005eb6 <_strtod_l+0x8e6>
 8005ed6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ed8:	9a04      	ldr	r2, [sp, #16]
 8005eda:	4650      	mov	r0, sl
 8005edc:	4659      	mov	r1, fp
 8005ede:	b1c3      	cbz	r3, 8005f12 <_strtod_l+0x942>
 8005ee0:	f7ff fb58 	bl	8005594 <sulp>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	460b      	mov	r3, r1
 8005ee8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005eec:	f7fa f9d6 	bl	800029c <__adddf3>
 8005ef0:	4682      	mov	sl, r0
 8005ef2:	468b      	mov	fp, r1
 8005ef4:	e7df      	b.n	8005eb6 <_strtod_l+0x8e6>
 8005ef6:	4013      	ands	r3, r2
 8005ef8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005efc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005f00:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005f04:	f04f 3aff 	mov.w	sl, #4294967295
 8005f08:	e7d5      	b.n	8005eb6 <_strtod_l+0x8e6>
 8005f0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f0c:	ea13 0f0a 	tst.w	r3, sl
 8005f10:	e7e0      	b.n	8005ed4 <_strtod_l+0x904>
 8005f12:	f7ff fb3f 	bl	8005594 <sulp>
 8005f16:	4602      	mov	r2, r0
 8005f18:	460b      	mov	r3, r1
 8005f1a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005f1e:	f7fa f9bb 	bl	8000298 <__aeabi_dsub>
 8005f22:	2200      	movs	r2, #0
 8005f24:	2300      	movs	r3, #0
 8005f26:	4682      	mov	sl, r0
 8005f28:	468b      	mov	fp, r1
 8005f2a:	f7fa fdd5 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	d0c1      	beq.n	8005eb6 <_strtod_l+0x8e6>
 8005f32:	e60e      	b.n	8005b52 <_strtod_l+0x582>
 8005f34:	fffffc02 	.word	0xfffffc02
 8005f38:	7ff00000 	.word	0x7ff00000
 8005f3c:	39500000 	.word	0x39500000
 8005f40:	000fffff 	.word	0x000fffff
 8005f44:	7fefffff 	.word	0x7fefffff
 8005f48:	08009250 	.word	0x08009250
 8005f4c:	4631      	mov	r1, r6
 8005f4e:	4628      	mov	r0, r5
 8005f50:	f002 f864 	bl	800801c <__ratio>
 8005f54:	ec59 8b10 	vmov	r8, r9, d0
 8005f58:	ee10 0a10 	vmov	r0, s0
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f62:	4649      	mov	r1, r9
 8005f64:	f7fa fdcc 	bl	8000b00 <__aeabi_dcmple>
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	d07c      	beq.n	8006066 <_strtod_l+0xa96>
 8005f6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d04c      	beq.n	800600c <_strtod_l+0xa3c>
 8005f72:	4b95      	ldr	r3, [pc, #596]	; (80061c8 <_strtod_l+0xbf8>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005f7a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80061c8 <_strtod_l+0xbf8>
 8005f7e:	f04f 0800 	mov.w	r8, #0
 8005f82:	4b92      	ldr	r3, [pc, #584]	; (80061cc <_strtod_l+0xbfc>)
 8005f84:	403b      	ands	r3, r7
 8005f86:	9311      	str	r3, [sp, #68]	; 0x44
 8005f88:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005f8a:	4b91      	ldr	r3, [pc, #580]	; (80061d0 <_strtod_l+0xc00>)
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	f040 80b2 	bne.w	80060f6 <_strtod_l+0xb26>
 8005f92:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005f96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f9a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005f9e:	ec4b ab10 	vmov	d0, sl, fp
 8005fa2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8005fa6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005faa:	f001 ff5f 	bl	8007e6c <__ulp>
 8005fae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005fb2:	ec53 2b10 	vmov	r2, r3, d0
 8005fb6:	f7fa fb27 	bl	8000608 <__aeabi_dmul>
 8005fba:	4652      	mov	r2, sl
 8005fbc:	465b      	mov	r3, fp
 8005fbe:	f7fa f96d 	bl	800029c <__adddf3>
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4981      	ldr	r1, [pc, #516]	; (80061cc <_strtod_l+0xbfc>)
 8005fc6:	4a83      	ldr	r2, [pc, #524]	; (80061d4 <_strtod_l+0xc04>)
 8005fc8:	4019      	ands	r1, r3
 8005fca:	4291      	cmp	r1, r2
 8005fcc:	4682      	mov	sl, r0
 8005fce:	d95e      	bls.n	800608e <_strtod_l+0xabe>
 8005fd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fd2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d103      	bne.n	8005fe2 <_strtod_l+0xa12>
 8005fda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fdc:	3301      	adds	r3, #1
 8005fde:	f43f ad43 	beq.w	8005a68 <_strtod_l+0x498>
 8005fe2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80061e0 <_strtod_l+0xc10>
 8005fe6:	f04f 3aff 	mov.w	sl, #4294967295
 8005fea:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005fec:	4620      	mov	r0, r4
 8005fee:	f001 fc11 	bl	8007814 <_Bfree>
 8005ff2:	9907      	ldr	r1, [sp, #28]
 8005ff4:	4620      	mov	r0, r4
 8005ff6:	f001 fc0d 	bl	8007814 <_Bfree>
 8005ffa:	4631      	mov	r1, r6
 8005ffc:	4620      	mov	r0, r4
 8005ffe:	f001 fc09 	bl	8007814 <_Bfree>
 8006002:	4629      	mov	r1, r5
 8006004:	4620      	mov	r0, r4
 8006006:	f001 fc05 	bl	8007814 <_Bfree>
 800600a:	e613      	b.n	8005c34 <_strtod_l+0x664>
 800600c:	f1ba 0f00 	cmp.w	sl, #0
 8006010:	d11b      	bne.n	800604a <_strtod_l+0xa7a>
 8006012:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006016:	b9f3      	cbnz	r3, 8006056 <_strtod_l+0xa86>
 8006018:	4b6b      	ldr	r3, [pc, #428]	; (80061c8 <_strtod_l+0xbf8>)
 800601a:	2200      	movs	r2, #0
 800601c:	4640      	mov	r0, r8
 800601e:	4649      	mov	r1, r9
 8006020:	f7fa fd64 	bl	8000aec <__aeabi_dcmplt>
 8006024:	b9d0      	cbnz	r0, 800605c <_strtod_l+0xa8c>
 8006026:	4640      	mov	r0, r8
 8006028:	4649      	mov	r1, r9
 800602a:	4b6b      	ldr	r3, [pc, #428]	; (80061d8 <_strtod_l+0xc08>)
 800602c:	2200      	movs	r2, #0
 800602e:	f7fa faeb 	bl	8000608 <__aeabi_dmul>
 8006032:	4680      	mov	r8, r0
 8006034:	4689      	mov	r9, r1
 8006036:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800603a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800603e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006040:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8006044:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006048:	e79b      	b.n	8005f82 <_strtod_l+0x9b2>
 800604a:	f1ba 0f01 	cmp.w	sl, #1
 800604e:	d102      	bne.n	8006056 <_strtod_l+0xa86>
 8006050:	2f00      	cmp	r7, #0
 8006052:	f43f ad7e 	beq.w	8005b52 <_strtod_l+0x582>
 8006056:	4b61      	ldr	r3, [pc, #388]	; (80061dc <_strtod_l+0xc0c>)
 8006058:	2200      	movs	r2, #0
 800605a:	e78c      	b.n	8005f76 <_strtod_l+0x9a6>
 800605c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80061d8 <_strtod_l+0xc08>
 8006060:	f04f 0800 	mov.w	r8, #0
 8006064:	e7e7      	b.n	8006036 <_strtod_l+0xa66>
 8006066:	4b5c      	ldr	r3, [pc, #368]	; (80061d8 <_strtod_l+0xc08>)
 8006068:	4640      	mov	r0, r8
 800606a:	4649      	mov	r1, r9
 800606c:	2200      	movs	r2, #0
 800606e:	f7fa facb 	bl	8000608 <__aeabi_dmul>
 8006072:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006074:	4680      	mov	r8, r0
 8006076:	4689      	mov	r9, r1
 8006078:	b933      	cbnz	r3, 8006088 <_strtod_l+0xab8>
 800607a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800607e:	9012      	str	r0, [sp, #72]	; 0x48
 8006080:	9313      	str	r3, [sp, #76]	; 0x4c
 8006082:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006086:	e7dd      	b.n	8006044 <_strtod_l+0xa74>
 8006088:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800608c:	e7f9      	b.n	8006082 <_strtod_l+0xab2>
 800608e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006092:	9b04      	ldr	r3, [sp, #16]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1a8      	bne.n	8005fea <_strtod_l+0xa1a>
 8006098:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800609c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800609e:	0d1b      	lsrs	r3, r3, #20
 80060a0:	051b      	lsls	r3, r3, #20
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d1a1      	bne.n	8005fea <_strtod_l+0xa1a>
 80060a6:	4640      	mov	r0, r8
 80060a8:	4649      	mov	r1, r9
 80060aa:	f7fa fe0d 	bl	8000cc8 <__aeabi_d2lz>
 80060ae:	f7fa fa7d 	bl	80005ac <__aeabi_l2d>
 80060b2:	4602      	mov	r2, r0
 80060b4:	460b      	mov	r3, r1
 80060b6:	4640      	mov	r0, r8
 80060b8:	4649      	mov	r1, r9
 80060ba:	f7fa f8ed 	bl	8000298 <__aeabi_dsub>
 80060be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80060c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80060c4:	ea43 030a 	orr.w	r3, r3, sl
 80060c8:	4313      	orrs	r3, r2
 80060ca:	4680      	mov	r8, r0
 80060cc:	4689      	mov	r9, r1
 80060ce:	d053      	beq.n	8006178 <_strtod_l+0xba8>
 80060d0:	a335      	add	r3, pc, #212	; (adr r3, 80061a8 <_strtod_l+0xbd8>)
 80060d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d6:	f7fa fd09 	bl	8000aec <__aeabi_dcmplt>
 80060da:	2800      	cmp	r0, #0
 80060dc:	f47f acce 	bne.w	8005a7c <_strtod_l+0x4ac>
 80060e0:	a333      	add	r3, pc, #204	; (adr r3, 80061b0 <_strtod_l+0xbe0>)
 80060e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e6:	4640      	mov	r0, r8
 80060e8:	4649      	mov	r1, r9
 80060ea:	f7fa fd1d 	bl	8000b28 <__aeabi_dcmpgt>
 80060ee:	2800      	cmp	r0, #0
 80060f0:	f43f af7b 	beq.w	8005fea <_strtod_l+0xa1a>
 80060f4:	e4c2      	b.n	8005a7c <_strtod_l+0x4ac>
 80060f6:	9b04      	ldr	r3, [sp, #16]
 80060f8:	b333      	cbz	r3, 8006148 <_strtod_l+0xb78>
 80060fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060fc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006100:	d822      	bhi.n	8006148 <_strtod_l+0xb78>
 8006102:	a32d      	add	r3, pc, #180	; (adr r3, 80061b8 <_strtod_l+0xbe8>)
 8006104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006108:	4640      	mov	r0, r8
 800610a:	4649      	mov	r1, r9
 800610c:	f7fa fcf8 	bl	8000b00 <__aeabi_dcmple>
 8006110:	b1a0      	cbz	r0, 800613c <_strtod_l+0xb6c>
 8006112:	4649      	mov	r1, r9
 8006114:	4640      	mov	r0, r8
 8006116:	f7fa fd4f 	bl	8000bb8 <__aeabi_d2uiz>
 800611a:	2801      	cmp	r0, #1
 800611c:	bf38      	it	cc
 800611e:	2001      	movcc	r0, #1
 8006120:	f7fa f9f8 	bl	8000514 <__aeabi_ui2d>
 8006124:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006126:	4680      	mov	r8, r0
 8006128:	4689      	mov	r9, r1
 800612a:	bb13      	cbnz	r3, 8006172 <_strtod_l+0xba2>
 800612c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006130:	9014      	str	r0, [sp, #80]	; 0x50
 8006132:	9315      	str	r3, [sp, #84]	; 0x54
 8006134:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006138:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800613c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800613e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006140:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006144:	1a9b      	subs	r3, r3, r2
 8006146:	930d      	str	r3, [sp, #52]	; 0x34
 8006148:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800614c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006150:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006154:	f001 fe8a 	bl	8007e6c <__ulp>
 8006158:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800615c:	ec53 2b10 	vmov	r2, r3, d0
 8006160:	f7fa fa52 	bl	8000608 <__aeabi_dmul>
 8006164:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006168:	f7fa f898 	bl	800029c <__adddf3>
 800616c:	4682      	mov	sl, r0
 800616e:	468b      	mov	fp, r1
 8006170:	e78f      	b.n	8006092 <_strtod_l+0xac2>
 8006172:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8006176:	e7dd      	b.n	8006134 <_strtod_l+0xb64>
 8006178:	a311      	add	r3, pc, #68	; (adr r3, 80061c0 <_strtod_l+0xbf0>)
 800617a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617e:	f7fa fcb5 	bl	8000aec <__aeabi_dcmplt>
 8006182:	e7b4      	b.n	80060ee <_strtod_l+0xb1e>
 8006184:	2300      	movs	r3, #0
 8006186:	930e      	str	r3, [sp, #56]	; 0x38
 8006188:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800618a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800618c:	6013      	str	r3, [r2, #0]
 800618e:	f7ff ba65 	b.w	800565c <_strtod_l+0x8c>
 8006192:	2b65      	cmp	r3, #101	; 0x65
 8006194:	f43f ab5d 	beq.w	8005852 <_strtod_l+0x282>
 8006198:	2b45      	cmp	r3, #69	; 0x45
 800619a:	f43f ab5a 	beq.w	8005852 <_strtod_l+0x282>
 800619e:	2201      	movs	r2, #1
 80061a0:	f7ff bb92 	b.w	80058c8 <_strtod_l+0x2f8>
 80061a4:	f3af 8000 	nop.w
 80061a8:	94a03595 	.word	0x94a03595
 80061ac:	3fdfffff 	.word	0x3fdfffff
 80061b0:	35afe535 	.word	0x35afe535
 80061b4:	3fe00000 	.word	0x3fe00000
 80061b8:	ffc00000 	.word	0xffc00000
 80061bc:	41dfffff 	.word	0x41dfffff
 80061c0:	94a03595 	.word	0x94a03595
 80061c4:	3fcfffff 	.word	0x3fcfffff
 80061c8:	3ff00000 	.word	0x3ff00000
 80061cc:	7ff00000 	.word	0x7ff00000
 80061d0:	7fe00000 	.word	0x7fe00000
 80061d4:	7c9fffff 	.word	0x7c9fffff
 80061d8:	3fe00000 	.word	0x3fe00000
 80061dc:	bff00000 	.word	0xbff00000
 80061e0:	7fefffff 	.word	0x7fefffff

080061e4 <_strtod_r>:
 80061e4:	4b01      	ldr	r3, [pc, #4]	; (80061ec <_strtod_r+0x8>)
 80061e6:	f7ff b9f3 	b.w	80055d0 <_strtod_l>
 80061ea:	bf00      	nop
 80061ec:	20000074 	.word	0x20000074

080061f0 <strtod>:
 80061f0:	460a      	mov	r2, r1
 80061f2:	4601      	mov	r1, r0
 80061f4:	4802      	ldr	r0, [pc, #8]	; (8006200 <strtod+0x10>)
 80061f6:	4b03      	ldr	r3, [pc, #12]	; (8006204 <strtod+0x14>)
 80061f8:	6800      	ldr	r0, [r0, #0]
 80061fa:	f7ff b9e9 	b.w	80055d0 <_strtod_l>
 80061fe:	bf00      	nop
 8006200:	2000000c 	.word	0x2000000c
 8006204:	20000074 	.word	0x20000074

08006208 <_strtol_l.isra.0>:
 8006208:	2b01      	cmp	r3, #1
 800620a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800620e:	d001      	beq.n	8006214 <_strtol_l.isra.0+0xc>
 8006210:	2b24      	cmp	r3, #36	; 0x24
 8006212:	d906      	bls.n	8006222 <_strtol_l.isra.0+0x1a>
 8006214:	f7fe facc 	bl	80047b0 <__errno>
 8006218:	2316      	movs	r3, #22
 800621a:	6003      	str	r3, [r0, #0]
 800621c:	2000      	movs	r0, #0
 800621e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006222:	4f3a      	ldr	r7, [pc, #232]	; (800630c <_strtol_l.isra.0+0x104>)
 8006224:	468e      	mov	lr, r1
 8006226:	4676      	mov	r6, lr
 8006228:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800622c:	5de5      	ldrb	r5, [r4, r7]
 800622e:	f015 0508 	ands.w	r5, r5, #8
 8006232:	d1f8      	bne.n	8006226 <_strtol_l.isra.0+0x1e>
 8006234:	2c2d      	cmp	r4, #45	; 0x2d
 8006236:	d134      	bne.n	80062a2 <_strtol_l.isra.0+0x9a>
 8006238:	f89e 4000 	ldrb.w	r4, [lr]
 800623c:	f04f 0801 	mov.w	r8, #1
 8006240:	f106 0e02 	add.w	lr, r6, #2
 8006244:	2b00      	cmp	r3, #0
 8006246:	d05c      	beq.n	8006302 <_strtol_l.isra.0+0xfa>
 8006248:	2b10      	cmp	r3, #16
 800624a:	d10c      	bne.n	8006266 <_strtol_l.isra.0+0x5e>
 800624c:	2c30      	cmp	r4, #48	; 0x30
 800624e:	d10a      	bne.n	8006266 <_strtol_l.isra.0+0x5e>
 8006250:	f89e 4000 	ldrb.w	r4, [lr]
 8006254:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006258:	2c58      	cmp	r4, #88	; 0x58
 800625a:	d14d      	bne.n	80062f8 <_strtol_l.isra.0+0xf0>
 800625c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8006260:	2310      	movs	r3, #16
 8006262:	f10e 0e02 	add.w	lr, lr, #2
 8006266:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800626a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800626e:	2600      	movs	r6, #0
 8006270:	fbbc f9f3 	udiv	r9, ip, r3
 8006274:	4635      	mov	r5, r6
 8006276:	fb03 ca19 	mls	sl, r3, r9, ip
 800627a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800627e:	2f09      	cmp	r7, #9
 8006280:	d818      	bhi.n	80062b4 <_strtol_l.isra.0+0xac>
 8006282:	463c      	mov	r4, r7
 8006284:	42a3      	cmp	r3, r4
 8006286:	dd24      	ble.n	80062d2 <_strtol_l.isra.0+0xca>
 8006288:	2e00      	cmp	r6, #0
 800628a:	db1f      	blt.n	80062cc <_strtol_l.isra.0+0xc4>
 800628c:	45a9      	cmp	r9, r5
 800628e:	d31d      	bcc.n	80062cc <_strtol_l.isra.0+0xc4>
 8006290:	d101      	bne.n	8006296 <_strtol_l.isra.0+0x8e>
 8006292:	45a2      	cmp	sl, r4
 8006294:	db1a      	blt.n	80062cc <_strtol_l.isra.0+0xc4>
 8006296:	fb05 4503 	mla	r5, r5, r3, r4
 800629a:	2601      	movs	r6, #1
 800629c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80062a0:	e7eb      	b.n	800627a <_strtol_l.isra.0+0x72>
 80062a2:	2c2b      	cmp	r4, #43	; 0x2b
 80062a4:	bf08      	it	eq
 80062a6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80062aa:	46a8      	mov	r8, r5
 80062ac:	bf08      	it	eq
 80062ae:	f106 0e02 	addeq.w	lr, r6, #2
 80062b2:	e7c7      	b.n	8006244 <_strtol_l.isra.0+0x3c>
 80062b4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80062b8:	2f19      	cmp	r7, #25
 80062ba:	d801      	bhi.n	80062c0 <_strtol_l.isra.0+0xb8>
 80062bc:	3c37      	subs	r4, #55	; 0x37
 80062be:	e7e1      	b.n	8006284 <_strtol_l.isra.0+0x7c>
 80062c0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80062c4:	2f19      	cmp	r7, #25
 80062c6:	d804      	bhi.n	80062d2 <_strtol_l.isra.0+0xca>
 80062c8:	3c57      	subs	r4, #87	; 0x57
 80062ca:	e7db      	b.n	8006284 <_strtol_l.isra.0+0x7c>
 80062cc:	f04f 36ff 	mov.w	r6, #4294967295
 80062d0:	e7e4      	b.n	800629c <_strtol_l.isra.0+0x94>
 80062d2:	2e00      	cmp	r6, #0
 80062d4:	da05      	bge.n	80062e2 <_strtol_l.isra.0+0xda>
 80062d6:	2322      	movs	r3, #34	; 0x22
 80062d8:	6003      	str	r3, [r0, #0]
 80062da:	4665      	mov	r5, ip
 80062dc:	b942      	cbnz	r2, 80062f0 <_strtol_l.isra.0+0xe8>
 80062de:	4628      	mov	r0, r5
 80062e0:	e79d      	b.n	800621e <_strtol_l.isra.0+0x16>
 80062e2:	f1b8 0f00 	cmp.w	r8, #0
 80062e6:	d000      	beq.n	80062ea <_strtol_l.isra.0+0xe2>
 80062e8:	426d      	negs	r5, r5
 80062ea:	2a00      	cmp	r2, #0
 80062ec:	d0f7      	beq.n	80062de <_strtol_l.isra.0+0xd6>
 80062ee:	b10e      	cbz	r6, 80062f4 <_strtol_l.isra.0+0xec>
 80062f0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80062f4:	6011      	str	r1, [r2, #0]
 80062f6:	e7f2      	b.n	80062de <_strtol_l.isra.0+0xd6>
 80062f8:	2430      	movs	r4, #48	; 0x30
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1b3      	bne.n	8006266 <_strtol_l.isra.0+0x5e>
 80062fe:	2308      	movs	r3, #8
 8006300:	e7b1      	b.n	8006266 <_strtol_l.isra.0+0x5e>
 8006302:	2c30      	cmp	r4, #48	; 0x30
 8006304:	d0a4      	beq.n	8006250 <_strtol_l.isra.0+0x48>
 8006306:	230a      	movs	r3, #10
 8006308:	e7ad      	b.n	8006266 <_strtol_l.isra.0+0x5e>
 800630a:	bf00      	nop
 800630c:	08009279 	.word	0x08009279

08006310 <_strtol_r>:
 8006310:	f7ff bf7a 	b.w	8006208 <_strtol_l.isra.0>

08006314 <_vsniprintf_r>:
 8006314:	b530      	push	{r4, r5, lr}
 8006316:	1e14      	subs	r4, r2, #0
 8006318:	4605      	mov	r5, r0
 800631a:	b09b      	sub	sp, #108	; 0x6c
 800631c:	4618      	mov	r0, r3
 800631e:	da05      	bge.n	800632c <_vsniprintf_r+0x18>
 8006320:	238b      	movs	r3, #139	; 0x8b
 8006322:	602b      	str	r3, [r5, #0]
 8006324:	f04f 30ff 	mov.w	r0, #4294967295
 8006328:	b01b      	add	sp, #108	; 0x6c
 800632a:	bd30      	pop	{r4, r5, pc}
 800632c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006330:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006334:	bf14      	ite	ne
 8006336:	f104 33ff 	addne.w	r3, r4, #4294967295
 800633a:	4623      	moveq	r3, r4
 800633c:	9302      	str	r3, [sp, #8]
 800633e:	9305      	str	r3, [sp, #20]
 8006340:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006344:	9100      	str	r1, [sp, #0]
 8006346:	9104      	str	r1, [sp, #16]
 8006348:	f8ad 300e 	strh.w	r3, [sp, #14]
 800634c:	4602      	mov	r2, r0
 800634e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006350:	4669      	mov	r1, sp
 8006352:	4628      	mov	r0, r5
 8006354:	f001 ffee 	bl	8008334 <_svfiprintf_r>
 8006358:	1c43      	adds	r3, r0, #1
 800635a:	bfbc      	itt	lt
 800635c:	238b      	movlt	r3, #139	; 0x8b
 800635e:	602b      	strlt	r3, [r5, #0]
 8006360:	2c00      	cmp	r4, #0
 8006362:	d0e1      	beq.n	8006328 <_vsniprintf_r+0x14>
 8006364:	9b00      	ldr	r3, [sp, #0]
 8006366:	2200      	movs	r2, #0
 8006368:	701a      	strb	r2, [r3, #0]
 800636a:	e7dd      	b.n	8006328 <_vsniprintf_r+0x14>

0800636c <vsniprintf>:
 800636c:	b507      	push	{r0, r1, r2, lr}
 800636e:	9300      	str	r3, [sp, #0]
 8006370:	4613      	mov	r3, r2
 8006372:	460a      	mov	r2, r1
 8006374:	4601      	mov	r1, r0
 8006376:	4803      	ldr	r0, [pc, #12]	; (8006384 <vsniprintf+0x18>)
 8006378:	6800      	ldr	r0, [r0, #0]
 800637a:	f7ff ffcb 	bl	8006314 <_vsniprintf_r>
 800637e:	b003      	add	sp, #12
 8006380:	f85d fb04 	ldr.w	pc, [sp], #4
 8006384:	2000000c 	.word	0x2000000c

08006388 <quorem>:
 8006388:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800638c:	6903      	ldr	r3, [r0, #16]
 800638e:	690c      	ldr	r4, [r1, #16]
 8006390:	42a3      	cmp	r3, r4
 8006392:	4607      	mov	r7, r0
 8006394:	f2c0 8081 	blt.w	800649a <quorem+0x112>
 8006398:	3c01      	subs	r4, #1
 800639a:	f101 0814 	add.w	r8, r1, #20
 800639e:	f100 0514 	add.w	r5, r0, #20
 80063a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063a6:	9301      	str	r3, [sp, #4]
 80063a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063b0:	3301      	adds	r3, #1
 80063b2:	429a      	cmp	r2, r3
 80063b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80063b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80063c0:	d331      	bcc.n	8006426 <quorem+0x9e>
 80063c2:	f04f 0e00 	mov.w	lr, #0
 80063c6:	4640      	mov	r0, r8
 80063c8:	46ac      	mov	ip, r5
 80063ca:	46f2      	mov	sl, lr
 80063cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80063d0:	b293      	uxth	r3, r2
 80063d2:	fb06 e303 	mla	r3, r6, r3, lr
 80063d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80063da:	b29b      	uxth	r3, r3
 80063dc:	ebaa 0303 	sub.w	r3, sl, r3
 80063e0:	0c12      	lsrs	r2, r2, #16
 80063e2:	f8dc a000 	ldr.w	sl, [ip]
 80063e6:	fb06 e202 	mla	r2, r6, r2, lr
 80063ea:	fa13 f38a 	uxtah	r3, r3, sl
 80063ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80063f2:	fa1f fa82 	uxth.w	sl, r2
 80063f6:	f8dc 2000 	ldr.w	r2, [ip]
 80063fa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80063fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006402:	b29b      	uxth	r3, r3
 8006404:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006408:	4581      	cmp	r9, r0
 800640a:	f84c 3b04 	str.w	r3, [ip], #4
 800640e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006412:	d2db      	bcs.n	80063cc <quorem+0x44>
 8006414:	f855 300b 	ldr.w	r3, [r5, fp]
 8006418:	b92b      	cbnz	r3, 8006426 <quorem+0x9e>
 800641a:	9b01      	ldr	r3, [sp, #4]
 800641c:	3b04      	subs	r3, #4
 800641e:	429d      	cmp	r5, r3
 8006420:	461a      	mov	r2, r3
 8006422:	d32e      	bcc.n	8006482 <quorem+0xfa>
 8006424:	613c      	str	r4, [r7, #16]
 8006426:	4638      	mov	r0, r7
 8006428:	f001 fc7c 	bl	8007d24 <__mcmp>
 800642c:	2800      	cmp	r0, #0
 800642e:	db24      	blt.n	800647a <quorem+0xf2>
 8006430:	3601      	adds	r6, #1
 8006432:	4628      	mov	r0, r5
 8006434:	f04f 0c00 	mov.w	ip, #0
 8006438:	f858 2b04 	ldr.w	r2, [r8], #4
 800643c:	f8d0 e000 	ldr.w	lr, [r0]
 8006440:	b293      	uxth	r3, r2
 8006442:	ebac 0303 	sub.w	r3, ip, r3
 8006446:	0c12      	lsrs	r2, r2, #16
 8006448:	fa13 f38e 	uxtah	r3, r3, lr
 800644c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006450:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006454:	b29b      	uxth	r3, r3
 8006456:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800645a:	45c1      	cmp	r9, r8
 800645c:	f840 3b04 	str.w	r3, [r0], #4
 8006460:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006464:	d2e8      	bcs.n	8006438 <quorem+0xb0>
 8006466:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800646a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800646e:	b922      	cbnz	r2, 800647a <quorem+0xf2>
 8006470:	3b04      	subs	r3, #4
 8006472:	429d      	cmp	r5, r3
 8006474:	461a      	mov	r2, r3
 8006476:	d30a      	bcc.n	800648e <quorem+0x106>
 8006478:	613c      	str	r4, [r7, #16]
 800647a:	4630      	mov	r0, r6
 800647c:	b003      	add	sp, #12
 800647e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006482:	6812      	ldr	r2, [r2, #0]
 8006484:	3b04      	subs	r3, #4
 8006486:	2a00      	cmp	r2, #0
 8006488:	d1cc      	bne.n	8006424 <quorem+0x9c>
 800648a:	3c01      	subs	r4, #1
 800648c:	e7c7      	b.n	800641e <quorem+0x96>
 800648e:	6812      	ldr	r2, [r2, #0]
 8006490:	3b04      	subs	r3, #4
 8006492:	2a00      	cmp	r2, #0
 8006494:	d1f0      	bne.n	8006478 <quorem+0xf0>
 8006496:	3c01      	subs	r4, #1
 8006498:	e7eb      	b.n	8006472 <quorem+0xea>
 800649a:	2000      	movs	r0, #0
 800649c:	e7ee      	b.n	800647c <quorem+0xf4>
	...

080064a0 <_dtoa_r>:
 80064a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a4:	ed2d 8b02 	vpush	{d8}
 80064a8:	ec57 6b10 	vmov	r6, r7, d0
 80064ac:	b095      	sub	sp, #84	; 0x54
 80064ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80064b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80064b4:	9105      	str	r1, [sp, #20]
 80064b6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80064ba:	4604      	mov	r4, r0
 80064bc:	9209      	str	r2, [sp, #36]	; 0x24
 80064be:	930f      	str	r3, [sp, #60]	; 0x3c
 80064c0:	b975      	cbnz	r5, 80064e0 <_dtoa_r+0x40>
 80064c2:	2010      	movs	r0, #16
 80064c4:	f001 f94c 	bl	8007760 <malloc>
 80064c8:	4602      	mov	r2, r0
 80064ca:	6260      	str	r0, [r4, #36]	; 0x24
 80064cc:	b920      	cbnz	r0, 80064d8 <_dtoa_r+0x38>
 80064ce:	4bb2      	ldr	r3, [pc, #712]	; (8006798 <_dtoa_r+0x2f8>)
 80064d0:	21ea      	movs	r1, #234	; 0xea
 80064d2:	48b2      	ldr	r0, [pc, #712]	; (800679c <_dtoa_r+0x2fc>)
 80064d4:	f002 f856 	bl	8008584 <__assert_func>
 80064d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80064dc:	6005      	str	r5, [r0, #0]
 80064de:	60c5      	str	r5, [r0, #12]
 80064e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064e2:	6819      	ldr	r1, [r3, #0]
 80064e4:	b151      	cbz	r1, 80064fc <_dtoa_r+0x5c>
 80064e6:	685a      	ldr	r2, [r3, #4]
 80064e8:	604a      	str	r2, [r1, #4]
 80064ea:	2301      	movs	r3, #1
 80064ec:	4093      	lsls	r3, r2
 80064ee:	608b      	str	r3, [r1, #8]
 80064f0:	4620      	mov	r0, r4
 80064f2:	f001 f98f 	bl	8007814 <_Bfree>
 80064f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064f8:	2200      	movs	r2, #0
 80064fa:	601a      	str	r2, [r3, #0]
 80064fc:	1e3b      	subs	r3, r7, #0
 80064fe:	bfb9      	ittee	lt
 8006500:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006504:	9303      	strlt	r3, [sp, #12]
 8006506:	2300      	movge	r3, #0
 8006508:	f8c8 3000 	strge.w	r3, [r8]
 800650c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006510:	4ba3      	ldr	r3, [pc, #652]	; (80067a0 <_dtoa_r+0x300>)
 8006512:	bfbc      	itt	lt
 8006514:	2201      	movlt	r2, #1
 8006516:	f8c8 2000 	strlt.w	r2, [r8]
 800651a:	ea33 0309 	bics.w	r3, r3, r9
 800651e:	d11b      	bne.n	8006558 <_dtoa_r+0xb8>
 8006520:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006522:	f242 730f 	movw	r3, #9999	; 0x270f
 8006526:	6013      	str	r3, [r2, #0]
 8006528:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800652c:	4333      	orrs	r3, r6
 800652e:	f000 857a 	beq.w	8007026 <_dtoa_r+0xb86>
 8006532:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006534:	b963      	cbnz	r3, 8006550 <_dtoa_r+0xb0>
 8006536:	4b9b      	ldr	r3, [pc, #620]	; (80067a4 <_dtoa_r+0x304>)
 8006538:	e024      	b.n	8006584 <_dtoa_r+0xe4>
 800653a:	4b9b      	ldr	r3, [pc, #620]	; (80067a8 <_dtoa_r+0x308>)
 800653c:	9300      	str	r3, [sp, #0]
 800653e:	3308      	adds	r3, #8
 8006540:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006542:	6013      	str	r3, [r2, #0]
 8006544:	9800      	ldr	r0, [sp, #0]
 8006546:	b015      	add	sp, #84	; 0x54
 8006548:	ecbd 8b02 	vpop	{d8}
 800654c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006550:	4b94      	ldr	r3, [pc, #592]	; (80067a4 <_dtoa_r+0x304>)
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	3303      	adds	r3, #3
 8006556:	e7f3      	b.n	8006540 <_dtoa_r+0xa0>
 8006558:	ed9d 7b02 	vldr	d7, [sp, #8]
 800655c:	2200      	movs	r2, #0
 800655e:	ec51 0b17 	vmov	r0, r1, d7
 8006562:	2300      	movs	r3, #0
 8006564:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006568:	f7fa fab6 	bl	8000ad8 <__aeabi_dcmpeq>
 800656c:	4680      	mov	r8, r0
 800656e:	b158      	cbz	r0, 8006588 <_dtoa_r+0xe8>
 8006570:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006572:	2301      	movs	r3, #1
 8006574:	6013      	str	r3, [r2, #0]
 8006576:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006578:	2b00      	cmp	r3, #0
 800657a:	f000 8551 	beq.w	8007020 <_dtoa_r+0xb80>
 800657e:	488b      	ldr	r0, [pc, #556]	; (80067ac <_dtoa_r+0x30c>)
 8006580:	6018      	str	r0, [r3, #0]
 8006582:	1e43      	subs	r3, r0, #1
 8006584:	9300      	str	r3, [sp, #0]
 8006586:	e7dd      	b.n	8006544 <_dtoa_r+0xa4>
 8006588:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800658c:	aa12      	add	r2, sp, #72	; 0x48
 800658e:	a913      	add	r1, sp, #76	; 0x4c
 8006590:	4620      	mov	r0, r4
 8006592:	f001 fce7 	bl	8007f64 <__d2b>
 8006596:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800659a:	4683      	mov	fp, r0
 800659c:	2d00      	cmp	r5, #0
 800659e:	d07c      	beq.n	800669a <_dtoa_r+0x1fa>
 80065a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065a2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80065a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065aa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80065ae:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80065b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80065b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80065ba:	4b7d      	ldr	r3, [pc, #500]	; (80067b0 <_dtoa_r+0x310>)
 80065bc:	2200      	movs	r2, #0
 80065be:	4630      	mov	r0, r6
 80065c0:	4639      	mov	r1, r7
 80065c2:	f7f9 fe69 	bl	8000298 <__aeabi_dsub>
 80065c6:	a36e      	add	r3, pc, #440	; (adr r3, 8006780 <_dtoa_r+0x2e0>)
 80065c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065cc:	f7fa f81c 	bl	8000608 <__aeabi_dmul>
 80065d0:	a36d      	add	r3, pc, #436	; (adr r3, 8006788 <_dtoa_r+0x2e8>)
 80065d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d6:	f7f9 fe61 	bl	800029c <__adddf3>
 80065da:	4606      	mov	r6, r0
 80065dc:	4628      	mov	r0, r5
 80065de:	460f      	mov	r7, r1
 80065e0:	f7f9 ffa8 	bl	8000534 <__aeabi_i2d>
 80065e4:	a36a      	add	r3, pc, #424	; (adr r3, 8006790 <_dtoa_r+0x2f0>)
 80065e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ea:	f7fa f80d 	bl	8000608 <__aeabi_dmul>
 80065ee:	4602      	mov	r2, r0
 80065f0:	460b      	mov	r3, r1
 80065f2:	4630      	mov	r0, r6
 80065f4:	4639      	mov	r1, r7
 80065f6:	f7f9 fe51 	bl	800029c <__adddf3>
 80065fa:	4606      	mov	r6, r0
 80065fc:	460f      	mov	r7, r1
 80065fe:	f7fa fab3 	bl	8000b68 <__aeabi_d2iz>
 8006602:	2200      	movs	r2, #0
 8006604:	4682      	mov	sl, r0
 8006606:	2300      	movs	r3, #0
 8006608:	4630      	mov	r0, r6
 800660a:	4639      	mov	r1, r7
 800660c:	f7fa fa6e 	bl	8000aec <__aeabi_dcmplt>
 8006610:	b148      	cbz	r0, 8006626 <_dtoa_r+0x186>
 8006612:	4650      	mov	r0, sl
 8006614:	f7f9 ff8e 	bl	8000534 <__aeabi_i2d>
 8006618:	4632      	mov	r2, r6
 800661a:	463b      	mov	r3, r7
 800661c:	f7fa fa5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006620:	b908      	cbnz	r0, 8006626 <_dtoa_r+0x186>
 8006622:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006626:	f1ba 0f16 	cmp.w	sl, #22
 800662a:	d854      	bhi.n	80066d6 <_dtoa_r+0x236>
 800662c:	4b61      	ldr	r3, [pc, #388]	; (80067b4 <_dtoa_r+0x314>)
 800662e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006636:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800663a:	f7fa fa57 	bl	8000aec <__aeabi_dcmplt>
 800663e:	2800      	cmp	r0, #0
 8006640:	d04b      	beq.n	80066da <_dtoa_r+0x23a>
 8006642:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006646:	2300      	movs	r3, #0
 8006648:	930e      	str	r3, [sp, #56]	; 0x38
 800664a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800664c:	1b5d      	subs	r5, r3, r5
 800664e:	1e6b      	subs	r3, r5, #1
 8006650:	9304      	str	r3, [sp, #16]
 8006652:	bf43      	ittte	mi
 8006654:	2300      	movmi	r3, #0
 8006656:	f1c5 0801 	rsbmi	r8, r5, #1
 800665a:	9304      	strmi	r3, [sp, #16]
 800665c:	f04f 0800 	movpl.w	r8, #0
 8006660:	f1ba 0f00 	cmp.w	sl, #0
 8006664:	db3b      	blt.n	80066de <_dtoa_r+0x23e>
 8006666:	9b04      	ldr	r3, [sp, #16]
 8006668:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800666c:	4453      	add	r3, sl
 800666e:	9304      	str	r3, [sp, #16]
 8006670:	2300      	movs	r3, #0
 8006672:	9306      	str	r3, [sp, #24]
 8006674:	9b05      	ldr	r3, [sp, #20]
 8006676:	2b09      	cmp	r3, #9
 8006678:	d869      	bhi.n	800674e <_dtoa_r+0x2ae>
 800667a:	2b05      	cmp	r3, #5
 800667c:	bfc4      	itt	gt
 800667e:	3b04      	subgt	r3, #4
 8006680:	9305      	strgt	r3, [sp, #20]
 8006682:	9b05      	ldr	r3, [sp, #20]
 8006684:	f1a3 0302 	sub.w	r3, r3, #2
 8006688:	bfcc      	ite	gt
 800668a:	2500      	movgt	r5, #0
 800668c:	2501      	movle	r5, #1
 800668e:	2b03      	cmp	r3, #3
 8006690:	d869      	bhi.n	8006766 <_dtoa_r+0x2c6>
 8006692:	e8df f003 	tbb	[pc, r3]
 8006696:	4e2c      	.short	0x4e2c
 8006698:	5a4c      	.short	0x5a4c
 800669a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800669e:	441d      	add	r5, r3
 80066a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80066a4:	2b20      	cmp	r3, #32
 80066a6:	bfc1      	itttt	gt
 80066a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80066ac:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80066b0:	fa09 f303 	lslgt.w	r3, r9, r3
 80066b4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80066b8:	bfda      	itte	le
 80066ba:	f1c3 0320 	rsble	r3, r3, #32
 80066be:	fa06 f003 	lslle.w	r0, r6, r3
 80066c2:	4318      	orrgt	r0, r3
 80066c4:	f7f9 ff26 	bl	8000514 <__aeabi_ui2d>
 80066c8:	2301      	movs	r3, #1
 80066ca:	4606      	mov	r6, r0
 80066cc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80066d0:	3d01      	subs	r5, #1
 80066d2:	9310      	str	r3, [sp, #64]	; 0x40
 80066d4:	e771      	b.n	80065ba <_dtoa_r+0x11a>
 80066d6:	2301      	movs	r3, #1
 80066d8:	e7b6      	b.n	8006648 <_dtoa_r+0x1a8>
 80066da:	900e      	str	r0, [sp, #56]	; 0x38
 80066dc:	e7b5      	b.n	800664a <_dtoa_r+0x1aa>
 80066de:	f1ca 0300 	rsb	r3, sl, #0
 80066e2:	9306      	str	r3, [sp, #24]
 80066e4:	2300      	movs	r3, #0
 80066e6:	eba8 080a 	sub.w	r8, r8, sl
 80066ea:	930d      	str	r3, [sp, #52]	; 0x34
 80066ec:	e7c2      	b.n	8006674 <_dtoa_r+0x1d4>
 80066ee:	2300      	movs	r3, #0
 80066f0:	9308      	str	r3, [sp, #32]
 80066f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	dc39      	bgt.n	800676c <_dtoa_r+0x2cc>
 80066f8:	f04f 0901 	mov.w	r9, #1
 80066fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006700:	464b      	mov	r3, r9
 8006702:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006706:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006708:	2200      	movs	r2, #0
 800670a:	6042      	str	r2, [r0, #4]
 800670c:	2204      	movs	r2, #4
 800670e:	f102 0614 	add.w	r6, r2, #20
 8006712:	429e      	cmp	r6, r3
 8006714:	6841      	ldr	r1, [r0, #4]
 8006716:	d92f      	bls.n	8006778 <_dtoa_r+0x2d8>
 8006718:	4620      	mov	r0, r4
 800671a:	f001 f83b 	bl	8007794 <_Balloc>
 800671e:	9000      	str	r0, [sp, #0]
 8006720:	2800      	cmp	r0, #0
 8006722:	d14b      	bne.n	80067bc <_dtoa_r+0x31c>
 8006724:	4b24      	ldr	r3, [pc, #144]	; (80067b8 <_dtoa_r+0x318>)
 8006726:	4602      	mov	r2, r0
 8006728:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800672c:	e6d1      	b.n	80064d2 <_dtoa_r+0x32>
 800672e:	2301      	movs	r3, #1
 8006730:	e7de      	b.n	80066f0 <_dtoa_r+0x250>
 8006732:	2300      	movs	r3, #0
 8006734:	9308      	str	r3, [sp, #32]
 8006736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006738:	eb0a 0903 	add.w	r9, sl, r3
 800673c:	f109 0301 	add.w	r3, r9, #1
 8006740:	2b01      	cmp	r3, #1
 8006742:	9301      	str	r3, [sp, #4]
 8006744:	bfb8      	it	lt
 8006746:	2301      	movlt	r3, #1
 8006748:	e7dd      	b.n	8006706 <_dtoa_r+0x266>
 800674a:	2301      	movs	r3, #1
 800674c:	e7f2      	b.n	8006734 <_dtoa_r+0x294>
 800674e:	2501      	movs	r5, #1
 8006750:	2300      	movs	r3, #0
 8006752:	9305      	str	r3, [sp, #20]
 8006754:	9508      	str	r5, [sp, #32]
 8006756:	f04f 39ff 	mov.w	r9, #4294967295
 800675a:	2200      	movs	r2, #0
 800675c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006760:	2312      	movs	r3, #18
 8006762:	9209      	str	r2, [sp, #36]	; 0x24
 8006764:	e7cf      	b.n	8006706 <_dtoa_r+0x266>
 8006766:	2301      	movs	r3, #1
 8006768:	9308      	str	r3, [sp, #32]
 800676a:	e7f4      	b.n	8006756 <_dtoa_r+0x2b6>
 800676c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006770:	f8cd 9004 	str.w	r9, [sp, #4]
 8006774:	464b      	mov	r3, r9
 8006776:	e7c6      	b.n	8006706 <_dtoa_r+0x266>
 8006778:	3101      	adds	r1, #1
 800677a:	6041      	str	r1, [r0, #4]
 800677c:	0052      	lsls	r2, r2, #1
 800677e:	e7c6      	b.n	800670e <_dtoa_r+0x26e>
 8006780:	636f4361 	.word	0x636f4361
 8006784:	3fd287a7 	.word	0x3fd287a7
 8006788:	8b60c8b3 	.word	0x8b60c8b3
 800678c:	3fc68a28 	.word	0x3fc68a28
 8006790:	509f79fb 	.word	0x509f79fb
 8006794:	3fd34413 	.word	0x3fd34413
 8006798:	08009386 	.word	0x08009386
 800679c:	0800939d 	.word	0x0800939d
 80067a0:	7ff00000 	.word	0x7ff00000
 80067a4:	08009382 	.word	0x08009382
 80067a8:	08009379 	.word	0x08009379
 80067ac:	080091fd 	.word	0x080091fd
 80067b0:	3ff80000 	.word	0x3ff80000
 80067b4:	08009518 	.word	0x08009518
 80067b8:	080093fc 	.word	0x080093fc
 80067bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067be:	9a00      	ldr	r2, [sp, #0]
 80067c0:	601a      	str	r2, [r3, #0]
 80067c2:	9b01      	ldr	r3, [sp, #4]
 80067c4:	2b0e      	cmp	r3, #14
 80067c6:	f200 80ad 	bhi.w	8006924 <_dtoa_r+0x484>
 80067ca:	2d00      	cmp	r5, #0
 80067cc:	f000 80aa 	beq.w	8006924 <_dtoa_r+0x484>
 80067d0:	f1ba 0f00 	cmp.w	sl, #0
 80067d4:	dd36      	ble.n	8006844 <_dtoa_r+0x3a4>
 80067d6:	4ac3      	ldr	r2, [pc, #780]	; (8006ae4 <_dtoa_r+0x644>)
 80067d8:	f00a 030f 	and.w	r3, sl, #15
 80067dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80067e0:	ed93 7b00 	vldr	d7, [r3]
 80067e4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80067e8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80067ec:	eeb0 8a47 	vmov.f32	s16, s14
 80067f0:	eef0 8a67 	vmov.f32	s17, s15
 80067f4:	d016      	beq.n	8006824 <_dtoa_r+0x384>
 80067f6:	4bbc      	ldr	r3, [pc, #752]	; (8006ae8 <_dtoa_r+0x648>)
 80067f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80067fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006800:	f7fa f82c 	bl	800085c <__aeabi_ddiv>
 8006804:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006808:	f007 070f 	and.w	r7, r7, #15
 800680c:	2503      	movs	r5, #3
 800680e:	4eb6      	ldr	r6, [pc, #728]	; (8006ae8 <_dtoa_r+0x648>)
 8006810:	b957      	cbnz	r7, 8006828 <_dtoa_r+0x388>
 8006812:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006816:	ec53 2b18 	vmov	r2, r3, d8
 800681a:	f7fa f81f 	bl	800085c <__aeabi_ddiv>
 800681e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006822:	e029      	b.n	8006878 <_dtoa_r+0x3d8>
 8006824:	2502      	movs	r5, #2
 8006826:	e7f2      	b.n	800680e <_dtoa_r+0x36e>
 8006828:	07f9      	lsls	r1, r7, #31
 800682a:	d508      	bpl.n	800683e <_dtoa_r+0x39e>
 800682c:	ec51 0b18 	vmov	r0, r1, d8
 8006830:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006834:	f7f9 fee8 	bl	8000608 <__aeabi_dmul>
 8006838:	ec41 0b18 	vmov	d8, r0, r1
 800683c:	3501      	adds	r5, #1
 800683e:	107f      	asrs	r7, r7, #1
 8006840:	3608      	adds	r6, #8
 8006842:	e7e5      	b.n	8006810 <_dtoa_r+0x370>
 8006844:	f000 80a6 	beq.w	8006994 <_dtoa_r+0x4f4>
 8006848:	f1ca 0600 	rsb	r6, sl, #0
 800684c:	4ba5      	ldr	r3, [pc, #660]	; (8006ae4 <_dtoa_r+0x644>)
 800684e:	4fa6      	ldr	r7, [pc, #664]	; (8006ae8 <_dtoa_r+0x648>)
 8006850:	f006 020f 	and.w	r2, r6, #15
 8006854:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800685c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006860:	f7f9 fed2 	bl	8000608 <__aeabi_dmul>
 8006864:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006868:	1136      	asrs	r6, r6, #4
 800686a:	2300      	movs	r3, #0
 800686c:	2502      	movs	r5, #2
 800686e:	2e00      	cmp	r6, #0
 8006870:	f040 8085 	bne.w	800697e <_dtoa_r+0x4de>
 8006874:	2b00      	cmp	r3, #0
 8006876:	d1d2      	bne.n	800681e <_dtoa_r+0x37e>
 8006878:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800687a:	2b00      	cmp	r3, #0
 800687c:	f000 808c 	beq.w	8006998 <_dtoa_r+0x4f8>
 8006880:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006884:	4b99      	ldr	r3, [pc, #612]	; (8006aec <_dtoa_r+0x64c>)
 8006886:	2200      	movs	r2, #0
 8006888:	4630      	mov	r0, r6
 800688a:	4639      	mov	r1, r7
 800688c:	f7fa f92e 	bl	8000aec <__aeabi_dcmplt>
 8006890:	2800      	cmp	r0, #0
 8006892:	f000 8081 	beq.w	8006998 <_dtoa_r+0x4f8>
 8006896:	9b01      	ldr	r3, [sp, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d07d      	beq.n	8006998 <_dtoa_r+0x4f8>
 800689c:	f1b9 0f00 	cmp.w	r9, #0
 80068a0:	dd3c      	ble.n	800691c <_dtoa_r+0x47c>
 80068a2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80068a6:	9307      	str	r3, [sp, #28]
 80068a8:	2200      	movs	r2, #0
 80068aa:	4b91      	ldr	r3, [pc, #580]	; (8006af0 <_dtoa_r+0x650>)
 80068ac:	4630      	mov	r0, r6
 80068ae:	4639      	mov	r1, r7
 80068b0:	f7f9 feaa 	bl	8000608 <__aeabi_dmul>
 80068b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068b8:	3501      	adds	r5, #1
 80068ba:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80068be:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80068c2:	4628      	mov	r0, r5
 80068c4:	f7f9 fe36 	bl	8000534 <__aeabi_i2d>
 80068c8:	4632      	mov	r2, r6
 80068ca:	463b      	mov	r3, r7
 80068cc:	f7f9 fe9c 	bl	8000608 <__aeabi_dmul>
 80068d0:	4b88      	ldr	r3, [pc, #544]	; (8006af4 <_dtoa_r+0x654>)
 80068d2:	2200      	movs	r2, #0
 80068d4:	f7f9 fce2 	bl	800029c <__adddf3>
 80068d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80068dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068e0:	9303      	str	r3, [sp, #12]
 80068e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d15c      	bne.n	80069a2 <_dtoa_r+0x502>
 80068e8:	4b83      	ldr	r3, [pc, #524]	; (8006af8 <_dtoa_r+0x658>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	4630      	mov	r0, r6
 80068ee:	4639      	mov	r1, r7
 80068f0:	f7f9 fcd2 	bl	8000298 <__aeabi_dsub>
 80068f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068f8:	4606      	mov	r6, r0
 80068fa:	460f      	mov	r7, r1
 80068fc:	f7fa f914 	bl	8000b28 <__aeabi_dcmpgt>
 8006900:	2800      	cmp	r0, #0
 8006902:	f040 8296 	bne.w	8006e32 <_dtoa_r+0x992>
 8006906:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800690a:	4630      	mov	r0, r6
 800690c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006910:	4639      	mov	r1, r7
 8006912:	f7fa f8eb 	bl	8000aec <__aeabi_dcmplt>
 8006916:	2800      	cmp	r0, #0
 8006918:	f040 8288 	bne.w	8006e2c <_dtoa_r+0x98c>
 800691c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006920:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006924:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006926:	2b00      	cmp	r3, #0
 8006928:	f2c0 8158 	blt.w	8006bdc <_dtoa_r+0x73c>
 800692c:	f1ba 0f0e 	cmp.w	sl, #14
 8006930:	f300 8154 	bgt.w	8006bdc <_dtoa_r+0x73c>
 8006934:	4b6b      	ldr	r3, [pc, #428]	; (8006ae4 <_dtoa_r+0x644>)
 8006936:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800693a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800693e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006940:	2b00      	cmp	r3, #0
 8006942:	f280 80e3 	bge.w	8006b0c <_dtoa_r+0x66c>
 8006946:	9b01      	ldr	r3, [sp, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	f300 80df 	bgt.w	8006b0c <_dtoa_r+0x66c>
 800694e:	f040 826d 	bne.w	8006e2c <_dtoa_r+0x98c>
 8006952:	4b69      	ldr	r3, [pc, #420]	; (8006af8 <_dtoa_r+0x658>)
 8006954:	2200      	movs	r2, #0
 8006956:	4640      	mov	r0, r8
 8006958:	4649      	mov	r1, r9
 800695a:	f7f9 fe55 	bl	8000608 <__aeabi_dmul>
 800695e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006962:	f7fa f8d7 	bl	8000b14 <__aeabi_dcmpge>
 8006966:	9e01      	ldr	r6, [sp, #4]
 8006968:	4637      	mov	r7, r6
 800696a:	2800      	cmp	r0, #0
 800696c:	f040 8243 	bne.w	8006df6 <_dtoa_r+0x956>
 8006970:	9d00      	ldr	r5, [sp, #0]
 8006972:	2331      	movs	r3, #49	; 0x31
 8006974:	f805 3b01 	strb.w	r3, [r5], #1
 8006978:	f10a 0a01 	add.w	sl, sl, #1
 800697c:	e23f      	b.n	8006dfe <_dtoa_r+0x95e>
 800697e:	07f2      	lsls	r2, r6, #31
 8006980:	d505      	bpl.n	800698e <_dtoa_r+0x4ee>
 8006982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006986:	f7f9 fe3f 	bl	8000608 <__aeabi_dmul>
 800698a:	3501      	adds	r5, #1
 800698c:	2301      	movs	r3, #1
 800698e:	1076      	asrs	r6, r6, #1
 8006990:	3708      	adds	r7, #8
 8006992:	e76c      	b.n	800686e <_dtoa_r+0x3ce>
 8006994:	2502      	movs	r5, #2
 8006996:	e76f      	b.n	8006878 <_dtoa_r+0x3d8>
 8006998:	9b01      	ldr	r3, [sp, #4]
 800699a:	f8cd a01c 	str.w	sl, [sp, #28]
 800699e:	930c      	str	r3, [sp, #48]	; 0x30
 80069a0:	e78d      	b.n	80068be <_dtoa_r+0x41e>
 80069a2:	9900      	ldr	r1, [sp, #0]
 80069a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80069a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069a8:	4b4e      	ldr	r3, [pc, #312]	; (8006ae4 <_dtoa_r+0x644>)
 80069aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069ae:	4401      	add	r1, r0
 80069b0:	9102      	str	r1, [sp, #8]
 80069b2:	9908      	ldr	r1, [sp, #32]
 80069b4:	eeb0 8a47 	vmov.f32	s16, s14
 80069b8:	eef0 8a67 	vmov.f32	s17, s15
 80069bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069c4:	2900      	cmp	r1, #0
 80069c6:	d045      	beq.n	8006a54 <_dtoa_r+0x5b4>
 80069c8:	494c      	ldr	r1, [pc, #304]	; (8006afc <_dtoa_r+0x65c>)
 80069ca:	2000      	movs	r0, #0
 80069cc:	f7f9 ff46 	bl	800085c <__aeabi_ddiv>
 80069d0:	ec53 2b18 	vmov	r2, r3, d8
 80069d4:	f7f9 fc60 	bl	8000298 <__aeabi_dsub>
 80069d8:	9d00      	ldr	r5, [sp, #0]
 80069da:	ec41 0b18 	vmov	d8, r0, r1
 80069de:	4639      	mov	r1, r7
 80069e0:	4630      	mov	r0, r6
 80069e2:	f7fa f8c1 	bl	8000b68 <__aeabi_d2iz>
 80069e6:	900c      	str	r0, [sp, #48]	; 0x30
 80069e8:	f7f9 fda4 	bl	8000534 <__aeabi_i2d>
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	4630      	mov	r0, r6
 80069f2:	4639      	mov	r1, r7
 80069f4:	f7f9 fc50 	bl	8000298 <__aeabi_dsub>
 80069f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069fa:	3330      	adds	r3, #48	; 0x30
 80069fc:	f805 3b01 	strb.w	r3, [r5], #1
 8006a00:	ec53 2b18 	vmov	r2, r3, d8
 8006a04:	4606      	mov	r6, r0
 8006a06:	460f      	mov	r7, r1
 8006a08:	f7fa f870 	bl	8000aec <__aeabi_dcmplt>
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	d165      	bne.n	8006adc <_dtoa_r+0x63c>
 8006a10:	4632      	mov	r2, r6
 8006a12:	463b      	mov	r3, r7
 8006a14:	4935      	ldr	r1, [pc, #212]	; (8006aec <_dtoa_r+0x64c>)
 8006a16:	2000      	movs	r0, #0
 8006a18:	f7f9 fc3e 	bl	8000298 <__aeabi_dsub>
 8006a1c:	ec53 2b18 	vmov	r2, r3, d8
 8006a20:	f7fa f864 	bl	8000aec <__aeabi_dcmplt>
 8006a24:	2800      	cmp	r0, #0
 8006a26:	f040 80b9 	bne.w	8006b9c <_dtoa_r+0x6fc>
 8006a2a:	9b02      	ldr	r3, [sp, #8]
 8006a2c:	429d      	cmp	r5, r3
 8006a2e:	f43f af75 	beq.w	800691c <_dtoa_r+0x47c>
 8006a32:	4b2f      	ldr	r3, [pc, #188]	; (8006af0 <_dtoa_r+0x650>)
 8006a34:	ec51 0b18 	vmov	r0, r1, d8
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f7f9 fde5 	bl	8000608 <__aeabi_dmul>
 8006a3e:	4b2c      	ldr	r3, [pc, #176]	; (8006af0 <_dtoa_r+0x650>)
 8006a40:	ec41 0b18 	vmov	d8, r0, r1
 8006a44:	2200      	movs	r2, #0
 8006a46:	4630      	mov	r0, r6
 8006a48:	4639      	mov	r1, r7
 8006a4a:	f7f9 fddd 	bl	8000608 <__aeabi_dmul>
 8006a4e:	4606      	mov	r6, r0
 8006a50:	460f      	mov	r7, r1
 8006a52:	e7c4      	b.n	80069de <_dtoa_r+0x53e>
 8006a54:	ec51 0b17 	vmov	r0, r1, d7
 8006a58:	f7f9 fdd6 	bl	8000608 <__aeabi_dmul>
 8006a5c:	9b02      	ldr	r3, [sp, #8]
 8006a5e:	9d00      	ldr	r5, [sp, #0]
 8006a60:	930c      	str	r3, [sp, #48]	; 0x30
 8006a62:	ec41 0b18 	vmov	d8, r0, r1
 8006a66:	4639      	mov	r1, r7
 8006a68:	4630      	mov	r0, r6
 8006a6a:	f7fa f87d 	bl	8000b68 <__aeabi_d2iz>
 8006a6e:	9011      	str	r0, [sp, #68]	; 0x44
 8006a70:	f7f9 fd60 	bl	8000534 <__aeabi_i2d>
 8006a74:	4602      	mov	r2, r0
 8006a76:	460b      	mov	r3, r1
 8006a78:	4630      	mov	r0, r6
 8006a7a:	4639      	mov	r1, r7
 8006a7c:	f7f9 fc0c 	bl	8000298 <__aeabi_dsub>
 8006a80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a82:	3330      	adds	r3, #48	; 0x30
 8006a84:	f805 3b01 	strb.w	r3, [r5], #1
 8006a88:	9b02      	ldr	r3, [sp, #8]
 8006a8a:	429d      	cmp	r5, r3
 8006a8c:	4606      	mov	r6, r0
 8006a8e:	460f      	mov	r7, r1
 8006a90:	f04f 0200 	mov.w	r2, #0
 8006a94:	d134      	bne.n	8006b00 <_dtoa_r+0x660>
 8006a96:	4b19      	ldr	r3, [pc, #100]	; (8006afc <_dtoa_r+0x65c>)
 8006a98:	ec51 0b18 	vmov	r0, r1, d8
 8006a9c:	f7f9 fbfe 	bl	800029c <__adddf3>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	4630      	mov	r0, r6
 8006aa6:	4639      	mov	r1, r7
 8006aa8:	f7fa f83e 	bl	8000b28 <__aeabi_dcmpgt>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	d175      	bne.n	8006b9c <_dtoa_r+0x6fc>
 8006ab0:	ec53 2b18 	vmov	r2, r3, d8
 8006ab4:	4911      	ldr	r1, [pc, #68]	; (8006afc <_dtoa_r+0x65c>)
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	f7f9 fbee 	bl	8000298 <__aeabi_dsub>
 8006abc:	4602      	mov	r2, r0
 8006abe:	460b      	mov	r3, r1
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	4639      	mov	r1, r7
 8006ac4:	f7fa f812 	bl	8000aec <__aeabi_dcmplt>
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	f43f af27 	beq.w	800691c <_dtoa_r+0x47c>
 8006ace:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006ad0:	1e6b      	subs	r3, r5, #1
 8006ad2:	930c      	str	r3, [sp, #48]	; 0x30
 8006ad4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ad8:	2b30      	cmp	r3, #48	; 0x30
 8006ada:	d0f8      	beq.n	8006ace <_dtoa_r+0x62e>
 8006adc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006ae0:	e04a      	b.n	8006b78 <_dtoa_r+0x6d8>
 8006ae2:	bf00      	nop
 8006ae4:	08009518 	.word	0x08009518
 8006ae8:	080094f0 	.word	0x080094f0
 8006aec:	3ff00000 	.word	0x3ff00000
 8006af0:	40240000 	.word	0x40240000
 8006af4:	401c0000 	.word	0x401c0000
 8006af8:	40140000 	.word	0x40140000
 8006afc:	3fe00000 	.word	0x3fe00000
 8006b00:	4baf      	ldr	r3, [pc, #700]	; (8006dc0 <_dtoa_r+0x920>)
 8006b02:	f7f9 fd81 	bl	8000608 <__aeabi_dmul>
 8006b06:	4606      	mov	r6, r0
 8006b08:	460f      	mov	r7, r1
 8006b0a:	e7ac      	b.n	8006a66 <_dtoa_r+0x5c6>
 8006b0c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006b10:	9d00      	ldr	r5, [sp, #0]
 8006b12:	4642      	mov	r2, r8
 8006b14:	464b      	mov	r3, r9
 8006b16:	4630      	mov	r0, r6
 8006b18:	4639      	mov	r1, r7
 8006b1a:	f7f9 fe9f 	bl	800085c <__aeabi_ddiv>
 8006b1e:	f7fa f823 	bl	8000b68 <__aeabi_d2iz>
 8006b22:	9002      	str	r0, [sp, #8]
 8006b24:	f7f9 fd06 	bl	8000534 <__aeabi_i2d>
 8006b28:	4642      	mov	r2, r8
 8006b2a:	464b      	mov	r3, r9
 8006b2c:	f7f9 fd6c 	bl	8000608 <__aeabi_dmul>
 8006b30:	4602      	mov	r2, r0
 8006b32:	460b      	mov	r3, r1
 8006b34:	4630      	mov	r0, r6
 8006b36:	4639      	mov	r1, r7
 8006b38:	f7f9 fbae 	bl	8000298 <__aeabi_dsub>
 8006b3c:	9e02      	ldr	r6, [sp, #8]
 8006b3e:	9f01      	ldr	r7, [sp, #4]
 8006b40:	3630      	adds	r6, #48	; 0x30
 8006b42:	f805 6b01 	strb.w	r6, [r5], #1
 8006b46:	9e00      	ldr	r6, [sp, #0]
 8006b48:	1bae      	subs	r6, r5, r6
 8006b4a:	42b7      	cmp	r7, r6
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	460b      	mov	r3, r1
 8006b50:	d137      	bne.n	8006bc2 <_dtoa_r+0x722>
 8006b52:	f7f9 fba3 	bl	800029c <__adddf3>
 8006b56:	4642      	mov	r2, r8
 8006b58:	464b      	mov	r3, r9
 8006b5a:	4606      	mov	r6, r0
 8006b5c:	460f      	mov	r7, r1
 8006b5e:	f7f9 ffe3 	bl	8000b28 <__aeabi_dcmpgt>
 8006b62:	b9c8      	cbnz	r0, 8006b98 <_dtoa_r+0x6f8>
 8006b64:	4642      	mov	r2, r8
 8006b66:	464b      	mov	r3, r9
 8006b68:	4630      	mov	r0, r6
 8006b6a:	4639      	mov	r1, r7
 8006b6c:	f7f9 ffb4 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b70:	b110      	cbz	r0, 8006b78 <_dtoa_r+0x6d8>
 8006b72:	9b02      	ldr	r3, [sp, #8]
 8006b74:	07d9      	lsls	r1, r3, #31
 8006b76:	d40f      	bmi.n	8006b98 <_dtoa_r+0x6f8>
 8006b78:	4620      	mov	r0, r4
 8006b7a:	4659      	mov	r1, fp
 8006b7c:	f000 fe4a 	bl	8007814 <_Bfree>
 8006b80:	2300      	movs	r3, #0
 8006b82:	702b      	strb	r3, [r5, #0]
 8006b84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b86:	f10a 0001 	add.w	r0, sl, #1
 8006b8a:	6018      	str	r0, [r3, #0]
 8006b8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	f43f acd8 	beq.w	8006544 <_dtoa_r+0xa4>
 8006b94:	601d      	str	r5, [r3, #0]
 8006b96:	e4d5      	b.n	8006544 <_dtoa_r+0xa4>
 8006b98:	f8cd a01c 	str.w	sl, [sp, #28]
 8006b9c:	462b      	mov	r3, r5
 8006b9e:	461d      	mov	r5, r3
 8006ba0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ba4:	2a39      	cmp	r2, #57	; 0x39
 8006ba6:	d108      	bne.n	8006bba <_dtoa_r+0x71a>
 8006ba8:	9a00      	ldr	r2, [sp, #0]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d1f7      	bne.n	8006b9e <_dtoa_r+0x6fe>
 8006bae:	9a07      	ldr	r2, [sp, #28]
 8006bb0:	9900      	ldr	r1, [sp, #0]
 8006bb2:	3201      	adds	r2, #1
 8006bb4:	9207      	str	r2, [sp, #28]
 8006bb6:	2230      	movs	r2, #48	; 0x30
 8006bb8:	700a      	strb	r2, [r1, #0]
 8006bba:	781a      	ldrb	r2, [r3, #0]
 8006bbc:	3201      	adds	r2, #1
 8006bbe:	701a      	strb	r2, [r3, #0]
 8006bc0:	e78c      	b.n	8006adc <_dtoa_r+0x63c>
 8006bc2:	4b7f      	ldr	r3, [pc, #508]	; (8006dc0 <_dtoa_r+0x920>)
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f7f9 fd1f 	bl	8000608 <__aeabi_dmul>
 8006bca:	2200      	movs	r2, #0
 8006bcc:	2300      	movs	r3, #0
 8006bce:	4606      	mov	r6, r0
 8006bd0:	460f      	mov	r7, r1
 8006bd2:	f7f9 ff81 	bl	8000ad8 <__aeabi_dcmpeq>
 8006bd6:	2800      	cmp	r0, #0
 8006bd8:	d09b      	beq.n	8006b12 <_dtoa_r+0x672>
 8006bda:	e7cd      	b.n	8006b78 <_dtoa_r+0x6d8>
 8006bdc:	9a08      	ldr	r2, [sp, #32]
 8006bde:	2a00      	cmp	r2, #0
 8006be0:	f000 80c4 	beq.w	8006d6c <_dtoa_r+0x8cc>
 8006be4:	9a05      	ldr	r2, [sp, #20]
 8006be6:	2a01      	cmp	r2, #1
 8006be8:	f300 80a8 	bgt.w	8006d3c <_dtoa_r+0x89c>
 8006bec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006bee:	2a00      	cmp	r2, #0
 8006bf0:	f000 80a0 	beq.w	8006d34 <_dtoa_r+0x894>
 8006bf4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006bf8:	9e06      	ldr	r6, [sp, #24]
 8006bfa:	4645      	mov	r5, r8
 8006bfc:	9a04      	ldr	r2, [sp, #16]
 8006bfe:	2101      	movs	r1, #1
 8006c00:	441a      	add	r2, r3
 8006c02:	4620      	mov	r0, r4
 8006c04:	4498      	add	r8, r3
 8006c06:	9204      	str	r2, [sp, #16]
 8006c08:	f000 ff0a 	bl	8007a20 <__i2b>
 8006c0c:	4607      	mov	r7, r0
 8006c0e:	2d00      	cmp	r5, #0
 8006c10:	dd0b      	ble.n	8006c2a <_dtoa_r+0x78a>
 8006c12:	9b04      	ldr	r3, [sp, #16]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	dd08      	ble.n	8006c2a <_dtoa_r+0x78a>
 8006c18:	42ab      	cmp	r3, r5
 8006c1a:	9a04      	ldr	r2, [sp, #16]
 8006c1c:	bfa8      	it	ge
 8006c1e:	462b      	movge	r3, r5
 8006c20:	eba8 0803 	sub.w	r8, r8, r3
 8006c24:	1aed      	subs	r5, r5, r3
 8006c26:	1ad3      	subs	r3, r2, r3
 8006c28:	9304      	str	r3, [sp, #16]
 8006c2a:	9b06      	ldr	r3, [sp, #24]
 8006c2c:	b1fb      	cbz	r3, 8006c6e <_dtoa_r+0x7ce>
 8006c2e:	9b08      	ldr	r3, [sp, #32]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	f000 809f 	beq.w	8006d74 <_dtoa_r+0x8d4>
 8006c36:	2e00      	cmp	r6, #0
 8006c38:	dd11      	ble.n	8006c5e <_dtoa_r+0x7be>
 8006c3a:	4639      	mov	r1, r7
 8006c3c:	4632      	mov	r2, r6
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f000 ffaa 	bl	8007b98 <__pow5mult>
 8006c44:	465a      	mov	r2, fp
 8006c46:	4601      	mov	r1, r0
 8006c48:	4607      	mov	r7, r0
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	f000 fefe 	bl	8007a4c <__multiply>
 8006c50:	4659      	mov	r1, fp
 8006c52:	9007      	str	r0, [sp, #28]
 8006c54:	4620      	mov	r0, r4
 8006c56:	f000 fddd 	bl	8007814 <_Bfree>
 8006c5a:	9b07      	ldr	r3, [sp, #28]
 8006c5c:	469b      	mov	fp, r3
 8006c5e:	9b06      	ldr	r3, [sp, #24]
 8006c60:	1b9a      	subs	r2, r3, r6
 8006c62:	d004      	beq.n	8006c6e <_dtoa_r+0x7ce>
 8006c64:	4659      	mov	r1, fp
 8006c66:	4620      	mov	r0, r4
 8006c68:	f000 ff96 	bl	8007b98 <__pow5mult>
 8006c6c:	4683      	mov	fp, r0
 8006c6e:	2101      	movs	r1, #1
 8006c70:	4620      	mov	r0, r4
 8006c72:	f000 fed5 	bl	8007a20 <__i2b>
 8006c76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	4606      	mov	r6, r0
 8006c7c:	dd7c      	ble.n	8006d78 <_dtoa_r+0x8d8>
 8006c7e:	461a      	mov	r2, r3
 8006c80:	4601      	mov	r1, r0
 8006c82:	4620      	mov	r0, r4
 8006c84:	f000 ff88 	bl	8007b98 <__pow5mult>
 8006c88:	9b05      	ldr	r3, [sp, #20]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	4606      	mov	r6, r0
 8006c8e:	dd76      	ble.n	8006d7e <_dtoa_r+0x8de>
 8006c90:	2300      	movs	r3, #0
 8006c92:	9306      	str	r3, [sp, #24]
 8006c94:	6933      	ldr	r3, [r6, #16]
 8006c96:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006c9a:	6918      	ldr	r0, [r3, #16]
 8006c9c:	f000 fe70 	bl	8007980 <__hi0bits>
 8006ca0:	f1c0 0020 	rsb	r0, r0, #32
 8006ca4:	9b04      	ldr	r3, [sp, #16]
 8006ca6:	4418      	add	r0, r3
 8006ca8:	f010 001f 	ands.w	r0, r0, #31
 8006cac:	f000 8086 	beq.w	8006dbc <_dtoa_r+0x91c>
 8006cb0:	f1c0 0320 	rsb	r3, r0, #32
 8006cb4:	2b04      	cmp	r3, #4
 8006cb6:	dd7f      	ble.n	8006db8 <_dtoa_r+0x918>
 8006cb8:	f1c0 001c 	rsb	r0, r0, #28
 8006cbc:	9b04      	ldr	r3, [sp, #16]
 8006cbe:	4403      	add	r3, r0
 8006cc0:	4480      	add	r8, r0
 8006cc2:	4405      	add	r5, r0
 8006cc4:	9304      	str	r3, [sp, #16]
 8006cc6:	f1b8 0f00 	cmp.w	r8, #0
 8006cca:	dd05      	ble.n	8006cd8 <_dtoa_r+0x838>
 8006ccc:	4659      	mov	r1, fp
 8006cce:	4642      	mov	r2, r8
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	f000 ffbb 	bl	8007c4c <__lshift>
 8006cd6:	4683      	mov	fp, r0
 8006cd8:	9b04      	ldr	r3, [sp, #16]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	dd05      	ble.n	8006cea <_dtoa_r+0x84a>
 8006cde:	4631      	mov	r1, r6
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	f000 ffb2 	bl	8007c4c <__lshift>
 8006ce8:	4606      	mov	r6, r0
 8006cea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d069      	beq.n	8006dc4 <_dtoa_r+0x924>
 8006cf0:	4631      	mov	r1, r6
 8006cf2:	4658      	mov	r0, fp
 8006cf4:	f001 f816 	bl	8007d24 <__mcmp>
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	da63      	bge.n	8006dc4 <_dtoa_r+0x924>
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	4659      	mov	r1, fp
 8006d00:	220a      	movs	r2, #10
 8006d02:	4620      	mov	r0, r4
 8006d04:	f000 fda8 	bl	8007858 <__multadd>
 8006d08:	9b08      	ldr	r3, [sp, #32]
 8006d0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d0e:	4683      	mov	fp, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	f000 818f 	beq.w	8007034 <_dtoa_r+0xb94>
 8006d16:	4639      	mov	r1, r7
 8006d18:	2300      	movs	r3, #0
 8006d1a:	220a      	movs	r2, #10
 8006d1c:	4620      	mov	r0, r4
 8006d1e:	f000 fd9b 	bl	8007858 <__multadd>
 8006d22:	f1b9 0f00 	cmp.w	r9, #0
 8006d26:	4607      	mov	r7, r0
 8006d28:	f300 808e 	bgt.w	8006e48 <_dtoa_r+0x9a8>
 8006d2c:	9b05      	ldr	r3, [sp, #20]
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	dc50      	bgt.n	8006dd4 <_dtoa_r+0x934>
 8006d32:	e089      	b.n	8006e48 <_dtoa_r+0x9a8>
 8006d34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d3a:	e75d      	b.n	8006bf8 <_dtoa_r+0x758>
 8006d3c:	9b01      	ldr	r3, [sp, #4]
 8006d3e:	1e5e      	subs	r6, r3, #1
 8006d40:	9b06      	ldr	r3, [sp, #24]
 8006d42:	42b3      	cmp	r3, r6
 8006d44:	bfbf      	itttt	lt
 8006d46:	9b06      	ldrlt	r3, [sp, #24]
 8006d48:	9606      	strlt	r6, [sp, #24]
 8006d4a:	1af2      	sublt	r2, r6, r3
 8006d4c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006d4e:	bfb6      	itet	lt
 8006d50:	189b      	addlt	r3, r3, r2
 8006d52:	1b9e      	subge	r6, r3, r6
 8006d54:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006d56:	9b01      	ldr	r3, [sp, #4]
 8006d58:	bfb8      	it	lt
 8006d5a:	2600      	movlt	r6, #0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	bfb5      	itete	lt
 8006d60:	eba8 0503 	sublt.w	r5, r8, r3
 8006d64:	9b01      	ldrge	r3, [sp, #4]
 8006d66:	2300      	movlt	r3, #0
 8006d68:	4645      	movge	r5, r8
 8006d6a:	e747      	b.n	8006bfc <_dtoa_r+0x75c>
 8006d6c:	9e06      	ldr	r6, [sp, #24]
 8006d6e:	9f08      	ldr	r7, [sp, #32]
 8006d70:	4645      	mov	r5, r8
 8006d72:	e74c      	b.n	8006c0e <_dtoa_r+0x76e>
 8006d74:	9a06      	ldr	r2, [sp, #24]
 8006d76:	e775      	b.n	8006c64 <_dtoa_r+0x7c4>
 8006d78:	9b05      	ldr	r3, [sp, #20]
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	dc18      	bgt.n	8006db0 <_dtoa_r+0x910>
 8006d7e:	9b02      	ldr	r3, [sp, #8]
 8006d80:	b9b3      	cbnz	r3, 8006db0 <_dtoa_r+0x910>
 8006d82:	9b03      	ldr	r3, [sp, #12]
 8006d84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d88:	b9a3      	cbnz	r3, 8006db4 <_dtoa_r+0x914>
 8006d8a:	9b03      	ldr	r3, [sp, #12]
 8006d8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d90:	0d1b      	lsrs	r3, r3, #20
 8006d92:	051b      	lsls	r3, r3, #20
 8006d94:	b12b      	cbz	r3, 8006da2 <_dtoa_r+0x902>
 8006d96:	9b04      	ldr	r3, [sp, #16]
 8006d98:	3301      	adds	r3, #1
 8006d9a:	9304      	str	r3, [sp, #16]
 8006d9c:	f108 0801 	add.w	r8, r8, #1
 8006da0:	2301      	movs	r3, #1
 8006da2:	9306      	str	r3, [sp, #24]
 8006da4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	f47f af74 	bne.w	8006c94 <_dtoa_r+0x7f4>
 8006dac:	2001      	movs	r0, #1
 8006dae:	e779      	b.n	8006ca4 <_dtoa_r+0x804>
 8006db0:	2300      	movs	r3, #0
 8006db2:	e7f6      	b.n	8006da2 <_dtoa_r+0x902>
 8006db4:	9b02      	ldr	r3, [sp, #8]
 8006db6:	e7f4      	b.n	8006da2 <_dtoa_r+0x902>
 8006db8:	d085      	beq.n	8006cc6 <_dtoa_r+0x826>
 8006dba:	4618      	mov	r0, r3
 8006dbc:	301c      	adds	r0, #28
 8006dbe:	e77d      	b.n	8006cbc <_dtoa_r+0x81c>
 8006dc0:	40240000 	.word	0x40240000
 8006dc4:	9b01      	ldr	r3, [sp, #4]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	dc38      	bgt.n	8006e3c <_dtoa_r+0x99c>
 8006dca:	9b05      	ldr	r3, [sp, #20]
 8006dcc:	2b02      	cmp	r3, #2
 8006dce:	dd35      	ble.n	8006e3c <_dtoa_r+0x99c>
 8006dd0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006dd4:	f1b9 0f00 	cmp.w	r9, #0
 8006dd8:	d10d      	bne.n	8006df6 <_dtoa_r+0x956>
 8006dda:	4631      	mov	r1, r6
 8006ddc:	464b      	mov	r3, r9
 8006dde:	2205      	movs	r2, #5
 8006de0:	4620      	mov	r0, r4
 8006de2:	f000 fd39 	bl	8007858 <__multadd>
 8006de6:	4601      	mov	r1, r0
 8006de8:	4606      	mov	r6, r0
 8006dea:	4658      	mov	r0, fp
 8006dec:	f000 ff9a 	bl	8007d24 <__mcmp>
 8006df0:	2800      	cmp	r0, #0
 8006df2:	f73f adbd 	bgt.w	8006970 <_dtoa_r+0x4d0>
 8006df6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006df8:	9d00      	ldr	r5, [sp, #0]
 8006dfa:	ea6f 0a03 	mvn.w	sl, r3
 8006dfe:	f04f 0800 	mov.w	r8, #0
 8006e02:	4631      	mov	r1, r6
 8006e04:	4620      	mov	r0, r4
 8006e06:	f000 fd05 	bl	8007814 <_Bfree>
 8006e0a:	2f00      	cmp	r7, #0
 8006e0c:	f43f aeb4 	beq.w	8006b78 <_dtoa_r+0x6d8>
 8006e10:	f1b8 0f00 	cmp.w	r8, #0
 8006e14:	d005      	beq.n	8006e22 <_dtoa_r+0x982>
 8006e16:	45b8      	cmp	r8, r7
 8006e18:	d003      	beq.n	8006e22 <_dtoa_r+0x982>
 8006e1a:	4641      	mov	r1, r8
 8006e1c:	4620      	mov	r0, r4
 8006e1e:	f000 fcf9 	bl	8007814 <_Bfree>
 8006e22:	4639      	mov	r1, r7
 8006e24:	4620      	mov	r0, r4
 8006e26:	f000 fcf5 	bl	8007814 <_Bfree>
 8006e2a:	e6a5      	b.n	8006b78 <_dtoa_r+0x6d8>
 8006e2c:	2600      	movs	r6, #0
 8006e2e:	4637      	mov	r7, r6
 8006e30:	e7e1      	b.n	8006df6 <_dtoa_r+0x956>
 8006e32:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006e34:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006e38:	4637      	mov	r7, r6
 8006e3a:	e599      	b.n	8006970 <_dtoa_r+0x4d0>
 8006e3c:	9b08      	ldr	r3, [sp, #32]
 8006e3e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f000 80fd 	beq.w	8007042 <_dtoa_r+0xba2>
 8006e48:	2d00      	cmp	r5, #0
 8006e4a:	dd05      	ble.n	8006e58 <_dtoa_r+0x9b8>
 8006e4c:	4639      	mov	r1, r7
 8006e4e:	462a      	mov	r2, r5
 8006e50:	4620      	mov	r0, r4
 8006e52:	f000 fefb 	bl	8007c4c <__lshift>
 8006e56:	4607      	mov	r7, r0
 8006e58:	9b06      	ldr	r3, [sp, #24]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d05c      	beq.n	8006f18 <_dtoa_r+0xa78>
 8006e5e:	6879      	ldr	r1, [r7, #4]
 8006e60:	4620      	mov	r0, r4
 8006e62:	f000 fc97 	bl	8007794 <_Balloc>
 8006e66:	4605      	mov	r5, r0
 8006e68:	b928      	cbnz	r0, 8006e76 <_dtoa_r+0x9d6>
 8006e6a:	4b80      	ldr	r3, [pc, #512]	; (800706c <_dtoa_r+0xbcc>)
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006e72:	f7ff bb2e 	b.w	80064d2 <_dtoa_r+0x32>
 8006e76:	693a      	ldr	r2, [r7, #16]
 8006e78:	3202      	adds	r2, #2
 8006e7a:	0092      	lsls	r2, r2, #2
 8006e7c:	f107 010c 	add.w	r1, r7, #12
 8006e80:	300c      	adds	r0, #12
 8006e82:	f7fd fcbf 	bl	8004804 <memcpy>
 8006e86:	2201      	movs	r2, #1
 8006e88:	4629      	mov	r1, r5
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	f000 fede 	bl	8007c4c <__lshift>
 8006e90:	9b00      	ldr	r3, [sp, #0]
 8006e92:	3301      	adds	r3, #1
 8006e94:	9301      	str	r3, [sp, #4]
 8006e96:	9b00      	ldr	r3, [sp, #0]
 8006e98:	444b      	add	r3, r9
 8006e9a:	9307      	str	r3, [sp, #28]
 8006e9c:	9b02      	ldr	r3, [sp, #8]
 8006e9e:	f003 0301 	and.w	r3, r3, #1
 8006ea2:	46b8      	mov	r8, r7
 8006ea4:	9306      	str	r3, [sp, #24]
 8006ea6:	4607      	mov	r7, r0
 8006ea8:	9b01      	ldr	r3, [sp, #4]
 8006eaa:	4631      	mov	r1, r6
 8006eac:	3b01      	subs	r3, #1
 8006eae:	4658      	mov	r0, fp
 8006eb0:	9302      	str	r3, [sp, #8]
 8006eb2:	f7ff fa69 	bl	8006388 <quorem>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	3330      	adds	r3, #48	; 0x30
 8006eba:	9004      	str	r0, [sp, #16]
 8006ebc:	4641      	mov	r1, r8
 8006ebe:	4658      	mov	r0, fp
 8006ec0:	9308      	str	r3, [sp, #32]
 8006ec2:	f000 ff2f 	bl	8007d24 <__mcmp>
 8006ec6:	463a      	mov	r2, r7
 8006ec8:	4681      	mov	r9, r0
 8006eca:	4631      	mov	r1, r6
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f000 ff45 	bl	8007d5c <__mdiff>
 8006ed2:	68c2      	ldr	r2, [r0, #12]
 8006ed4:	9b08      	ldr	r3, [sp, #32]
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	bb02      	cbnz	r2, 8006f1c <_dtoa_r+0xa7c>
 8006eda:	4601      	mov	r1, r0
 8006edc:	4658      	mov	r0, fp
 8006ede:	f000 ff21 	bl	8007d24 <__mcmp>
 8006ee2:	9b08      	ldr	r3, [sp, #32]
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	4629      	mov	r1, r5
 8006ee8:	4620      	mov	r0, r4
 8006eea:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006eee:	f000 fc91 	bl	8007814 <_Bfree>
 8006ef2:	9b05      	ldr	r3, [sp, #20]
 8006ef4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ef6:	9d01      	ldr	r5, [sp, #4]
 8006ef8:	ea43 0102 	orr.w	r1, r3, r2
 8006efc:	9b06      	ldr	r3, [sp, #24]
 8006efe:	430b      	orrs	r3, r1
 8006f00:	9b08      	ldr	r3, [sp, #32]
 8006f02:	d10d      	bne.n	8006f20 <_dtoa_r+0xa80>
 8006f04:	2b39      	cmp	r3, #57	; 0x39
 8006f06:	d029      	beq.n	8006f5c <_dtoa_r+0xabc>
 8006f08:	f1b9 0f00 	cmp.w	r9, #0
 8006f0c:	dd01      	ble.n	8006f12 <_dtoa_r+0xa72>
 8006f0e:	9b04      	ldr	r3, [sp, #16]
 8006f10:	3331      	adds	r3, #49	; 0x31
 8006f12:	9a02      	ldr	r2, [sp, #8]
 8006f14:	7013      	strb	r3, [r2, #0]
 8006f16:	e774      	b.n	8006e02 <_dtoa_r+0x962>
 8006f18:	4638      	mov	r0, r7
 8006f1a:	e7b9      	b.n	8006e90 <_dtoa_r+0x9f0>
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	e7e2      	b.n	8006ee6 <_dtoa_r+0xa46>
 8006f20:	f1b9 0f00 	cmp.w	r9, #0
 8006f24:	db06      	blt.n	8006f34 <_dtoa_r+0xa94>
 8006f26:	9905      	ldr	r1, [sp, #20]
 8006f28:	ea41 0909 	orr.w	r9, r1, r9
 8006f2c:	9906      	ldr	r1, [sp, #24]
 8006f2e:	ea59 0101 	orrs.w	r1, r9, r1
 8006f32:	d120      	bne.n	8006f76 <_dtoa_r+0xad6>
 8006f34:	2a00      	cmp	r2, #0
 8006f36:	ddec      	ble.n	8006f12 <_dtoa_r+0xa72>
 8006f38:	4659      	mov	r1, fp
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	4620      	mov	r0, r4
 8006f3e:	9301      	str	r3, [sp, #4]
 8006f40:	f000 fe84 	bl	8007c4c <__lshift>
 8006f44:	4631      	mov	r1, r6
 8006f46:	4683      	mov	fp, r0
 8006f48:	f000 feec 	bl	8007d24 <__mcmp>
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	9b01      	ldr	r3, [sp, #4]
 8006f50:	dc02      	bgt.n	8006f58 <_dtoa_r+0xab8>
 8006f52:	d1de      	bne.n	8006f12 <_dtoa_r+0xa72>
 8006f54:	07da      	lsls	r2, r3, #31
 8006f56:	d5dc      	bpl.n	8006f12 <_dtoa_r+0xa72>
 8006f58:	2b39      	cmp	r3, #57	; 0x39
 8006f5a:	d1d8      	bne.n	8006f0e <_dtoa_r+0xa6e>
 8006f5c:	9a02      	ldr	r2, [sp, #8]
 8006f5e:	2339      	movs	r3, #57	; 0x39
 8006f60:	7013      	strb	r3, [r2, #0]
 8006f62:	462b      	mov	r3, r5
 8006f64:	461d      	mov	r5, r3
 8006f66:	3b01      	subs	r3, #1
 8006f68:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006f6c:	2a39      	cmp	r2, #57	; 0x39
 8006f6e:	d050      	beq.n	8007012 <_dtoa_r+0xb72>
 8006f70:	3201      	adds	r2, #1
 8006f72:	701a      	strb	r2, [r3, #0]
 8006f74:	e745      	b.n	8006e02 <_dtoa_r+0x962>
 8006f76:	2a00      	cmp	r2, #0
 8006f78:	dd03      	ble.n	8006f82 <_dtoa_r+0xae2>
 8006f7a:	2b39      	cmp	r3, #57	; 0x39
 8006f7c:	d0ee      	beq.n	8006f5c <_dtoa_r+0xabc>
 8006f7e:	3301      	adds	r3, #1
 8006f80:	e7c7      	b.n	8006f12 <_dtoa_r+0xa72>
 8006f82:	9a01      	ldr	r2, [sp, #4]
 8006f84:	9907      	ldr	r1, [sp, #28]
 8006f86:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f8a:	428a      	cmp	r2, r1
 8006f8c:	d02a      	beq.n	8006fe4 <_dtoa_r+0xb44>
 8006f8e:	4659      	mov	r1, fp
 8006f90:	2300      	movs	r3, #0
 8006f92:	220a      	movs	r2, #10
 8006f94:	4620      	mov	r0, r4
 8006f96:	f000 fc5f 	bl	8007858 <__multadd>
 8006f9a:	45b8      	cmp	r8, r7
 8006f9c:	4683      	mov	fp, r0
 8006f9e:	f04f 0300 	mov.w	r3, #0
 8006fa2:	f04f 020a 	mov.w	r2, #10
 8006fa6:	4641      	mov	r1, r8
 8006fa8:	4620      	mov	r0, r4
 8006faa:	d107      	bne.n	8006fbc <_dtoa_r+0xb1c>
 8006fac:	f000 fc54 	bl	8007858 <__multadd>
 8006fb0:	4680      	mov	r8, r0
 8006fb2:	4607      	mov	r7, r0
 8006fb4:	9b01      	ldr	r3, [sp, #4]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	9301      	str	r3, [sp, #4]
 8006fba:	e775      	b.n	8006ea8 <_dtoa_r+0xa08>
 8006fbc:	f000 fc4c 	bl	8007858 <__multadd>
 8006fc0:	4639      	mov	r1, r7
 8006fc2:	4680      	mov	r8, r0
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	220a      	movs	r2, #10
 8006fc8:	4620      	mov	r0, r4
 8006fca:	f000 fc45 	bl	8007858 <__multadd>
 8006fce:	4607      	mov	r7, r0
 8006fd0:	e7f0      	b.n	8006fb4 <_dtoa_r+0xb14>
 8006fd2:	f1b9 0f00 	cmp.w	r9, #0
 8006fd6:	9a00      	ldr	r2, [sp, #0]
 8006fd8:	bfcc      	ite	gt
 8006fda:	464d      	movgt	r5, r9
 8006fdc:	2501      	movle	r5, #1
 8006fde:	4415      	add	r5, r2
 8006fe0:	f04f 0800 	mov.w	r8, #0
 8006fe4:	4659      	mov	r1, fp
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	4620      	mov	r0, r4
 8006fea:	9301      	str	r3, [sp, #4]
 8006fec:	f000 fe2e 	bl	8007c4c <__lshift>
 8006ff0:	4631      	mov	r1, r6
 8006ff2:	4683      	mov	fp, r0
 8006ff4:	f000 fe96 	bl	8007d24 <__mcmp>
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	dcb2      	bgt.n	8006f62 <_dtoa_r+0xac2>
 8006ffc:	d102      	bne.n	8007004 <_dtoa_r+0xb64>
 8006ffe:	9b01      	ldr	r3, [sp, #4]
 8007000:	07db      	lsls	r3, r3, #31
 8007002:	d4ae      	bmi.n	8006f62 <_dtoa_r+0xac2>
 8007004:	462b      	mov	r3, r5
 8007006:	461d      	mov	r5, r3
 8007008:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800700c:	2a30      	cmp	r2, #48	; 0x30
 800700e:	d0fa      	beq.n	8007006 <_dtoa_r+0xb66>
 8007010:	e6f7      	b.n	8006e02 <_dtoa_r+0x962>
 8007012:	9a00      	ldr	r2, [sp, #0]
 8007014:	429a      	cmp	r2, r3
 8007016:	d1a5      	bne.n	8006f64 <_dtoa_r+0xac4>
 8007018:	f10a 0a01 	add.w	sl, sl, #1
 800701c:	2331      	movs	r3, #49	; 0x31
 800701e:	e779      	b.n	8006f14 <_dtoa_r+0xa74>
 8007020:	4b13      	ldr	r3, [pc, #76]	; (8007070 <_dtoa_r+0xbd0>)
 8007022:	f7ff baaf 	b.w	8006584 <_dtoa_r+0xe4>
 8007026:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007028:	2b00      	cmp	r3, #0
 800702a:	f47f aa86 	bne.w	800653a <_dtoa_r+0x9a>
 800702e:	4b11      	ldr	r3, [pc, #68]	; (8007074 <_dtoa_r+0xbd4>)
 8007030:	f7ff baa8 	b.w	8006584 <_dtoa_r+0xe4>
 8007034:	f1b9 0f00 	cmp.w	r9, #0
 8007038:	dc03      	bgt.n	8007042 <_dtoa_r+0xba2>
 800703a:	9b05      	ldr	r3, [sp, #20]
 800703c:	2b02      	cmp	r3, #2
 800703e:	f73f aec9 	bgt.w	8006dd4 <_dtoa_r+0x934>
 8007042:	9d00      	ldr	r5, [sp, #0]
 8007044:	4631      	mov	r1, r6
 8007046:	4658      	mov	r0, fp
 8007048:	f7ff f99e 	bl	8006388 <quorem>
 800704c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007050:	f805 3b01 	strb.w	r3, [r5], #1
 8007054:	9a00      	ldr	r2, [sp, #0]
 8007056:	1aaa      	subs	r2, r5, r2
 8007058:	4591      	cmp	r9, r2
 800705a:	ddba      	ble.n	8006fd2 <_dtoa_r+0xb32>
 800705c:	4659      	mov	r1, fp
 800705e:	2300      	movs	r3, #0
 8007060:	220a      	movs	r2, #10
 8007062:	4620      	mov	r0, r4
 8007064:	f000 fbf8 	bl	8007858 <__multadd>
 8007068:	4683      	mov	fp, r0
 800706a:	e7eb      	b.n	8007044 <_dtoa_r+0xba4>
 800706c:	080093fc 	.word	0x080093fc
 8007070:	080091fc 	.word	0x080091fc
 8007074:	08009379 	.word	0x08009379

08007078 <rshift>:
 8007078:	6903      	ldr	r3, [r0, #16]
 800707a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800707e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007082:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007086:	f100 0414 	add.w	r4, r0, #20
 800708a:	dd45      	ble.n	8007118 <rshift+0xa0>
 800708c:	f011 011f 	ands.w	r1, r1, #31
 8007090:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007094:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007098:	d10c      	bne.n	80070b4 <rshift+0x3c>
 800709a:	f100 0710 	add.w	r7, r0, #16
 800709e:	4629      	mov	r1, r5
 80070a0:	42b1      	cmp	r1, r6
 80070a2:	d334      	bcc.n	800710e <rshift+0x96>
 80070a4:	1a9b      	subs	r3, r3, r2
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	1eea      	subs	r2, r5, #3
 80070aa:	4296      	cmp	r6, r2
 80070ac:	bf38      	it	cc
 80070ae:	2300      	movcc	r3, #0
 80070b0:	4423      	add	r3, r4
 80070b2:	e015      	b.n	80070e0 <rshift+0x68>
 80070b4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80070b8:	f1c1 0820 	rsb	r8, r1, #32
 80070bc:	40cf      	lsrs	r7, r1
 80070be:	f105 0e04 	add.w	lr, r5, #4
 80070c2:	46a1      	mov	r9, r4
 80070c4:	4576      	cmp	r6, lr
 80070c6:	46f4      	mov	ip, lr
 80070c8:	d815      	bhi.n	80070f6 <rshift+0x7e>
 80070ca:	1a9b      	subs	r3, r3, r2
 80070cc:	009a      	lsls	r2, r3, #2
 80070ce:	3a04      	subs	r2, #4
 80070d0:	3501      	adds	r5, #1
 80070d2:	42ae      	cmp	r6, r5
 80070d4:	bf38      	it	cc
 80070d6:	2200      	movcc	r2, #0
 80070d8:	18a3      	adds	r3, r4, r2
 80070da:	50a7      	str	r7, [r4, r2]
 80070dc:	b107      	cbz	r7, 80070e0 <rshift+0x68>
 80070de:	3304      	adds	r3, #4
 80070e0:	1b1a      	subs	r2, r3, r4
 80070e2:	42a3      	cmp	r3, r4
 80070e4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80070e8:	bf08      	it	eq
 80070ea:	2300      	moveq	r3, #0
 80070ec:	6102      	str	r2, [r0, #16]
 80070ee:	bf08      	it	eq
 80070f0:	6143      	streq	r3, [r0, #20]
 80070f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80070f6:	f8dc c000 	ldr.w	ip, [ip]
 80070fa:	fa0c fc08 	lsl.w	ip, ip, r8
 80070fe:	ea4c 0707 	orr.w	r7, ip, r7
 8007102:	f849 7b04 	str.w	r7, [r9], #4
 8007106:	f85e 7b04 	ldr.w	r7, [lr], #4
 800710a:	40cf      	lsrs	r7, r1
 800710c:	e7da      	b.n	80070c4 <rshift+0x4c>
 800710e:	f851 cb04 	ldr.w	ip, [r1], #4
 8007112:	f847 cf04 	str.w	ip, [r7, #4]!
 8007116:	e7c3      	b.n	80070a0 <rshift+0x28>
 8007118:	4623      	mov	r3, r4
 800711a:	e7e1      	b.n	80070e0 <rshift+0x68>

0800711c <__hexdig_fun>:
 800711c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007120:	2b09      	cmp	r3, #9
 8007122:	d802      	bhi.n	800712a <__hexdig_fun+0xe>
 8007124:	3820      	subs	r0, #32
 8007126:	b2c0      	uxtb	r0, r0
 8007128:	4770      	bx	lr
 800712a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800712e:	2b05      	cmp	r3, #5
 8007130:	d801      	bhi.n	8007136 <__hexdig_fun+0x1a>
 8007132:	3847      	subs	r0, #71	; 0x47
 8007134:	e7f7      	b.n	8007126 <__hexdig_fun+0xa>
 8007136:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800713a:	2b05      	cmp	r3, #5
 800713c:	d801      	bhi.n	8007142 <__hexdig_fun+0x26>
 800713e:	3827      	subs	r0, #39	; 0x27
 8007140:	e7f1      	b.n	8007126 <__hexdig_fun+0xa>
 8007142:	2000      	movs	r0, #0
 8007144:	4770      	bx	lr
	...

08007148 <__gethex>:
 8007148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800714c:	ed2d 8b02 	vpush	{d8}
 8007150:	b089      	sub	sp, #36	; 0x24
 8007152:	ee08 0a10 	vmov	s16, r0
 8007156:	9304      	str	r3, [sp, #16]
 8007158:	4bbc      	ldr	r3, [pc, #752]	; (800744c <__gethex+0x304>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	9301      	str	r3, [sp, #4]
 800715e:	4618      	mov	r0, r3
 8007160:	468b      	mov	fp, r1
 8007162:	4690      	mov	r8, r2
 8007164:	f7f9 f83c 	bl	80001e0 <strlen>
 8007168:	9b01      	ldr	r3, [sp, #4]
 800716a:	f8db 2000 	ldr.w	r2, [fp]
 800716e:	4403      	add	r3, r0
 8007170:	4682      	mov	sl, r0
 8007172:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007176:	9305      	str	r3, [sp, #20]
 8007178:	1c93      	adds	r3, r2, #2
 800717a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800717e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007182:	32fe      	adds	r2, #254	; 0xfe
 8007184:	18d1      	adds	r1, r2, r3
 8007186:	461f      	mov	r7, r3
 8007188:	f813 0b01 	ldrb.w	r0, [r3], #1
 800718c:	9100      	str	r1, [sp, #0]
 800718e:	2830      	cmp	r0, #48	; 0x30
 8007190:	d0f8      	beq.n	8007184 <__gethex+0x3c>
 8007192:	f7ff ffc3 	bl	800711c <__hexdig_fun>
 8007196:	4604      	mov	r4, r0
 8007198:	2800      	cmp	r0, #0
 800719a:	d13a      	bne.n	8007212 <__gethex+0xca>
 800719c:	9901      	ldr	r1, [sp, #4]
 800719e:	4652      	mov	r2, sl
 80071a0:	4638      	mov	r0, r7
 80071a2:	f7fe f9e5 	bl	8005570 <strncmp>
 80071a6:	4605      	mov	r5, r0
 80071a8:	2800      	cmp	r0, #0
 80071aa:	d168      	bne.n	800727e <__gethex+0x136>
 80071ac:	f817 000a 	ldrb.w	r0, [r7, sl]
 80071b0:	eb07 060a 	add.w	r6, r7, sl
 80071b4:	f7ff ffb2 	bl	800711c <__hexdig_fun>
 80071b8:	2800      	cmp	r0, #0
 80071ba:	d062      	beq.n	8007282 <__gethex+0x13a>
 80071bc:	4633      	mov	r3, r6
 80071be:	7818      	ldrb	r0, [r3, #0]
 80071c0:	2830      	cmp	r0, #48	; 0x30
 80071c2:	461f      	mov	r7, r3
 80071c4:	f103 0301 	add.w	r3, r3, #1
 80071c8:	d0f9      	beq.n	80071be <__gethex+0x76>
 80071ca:	f7ff ffa7 	bl	800711c <__hexdig_fun>
 80071ce:	2301      	movs	r3, #1
 80071d0:	fab0 f480 	clz	r4, r0
 80071d4:	0964      	lsrs	r4, r4, #5
 80071d6:	4635      	mov	r5, r6
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	463a      	mov	r2, r7
 80071dc:	4616      	mov	r6, r2
 80071de:	3201      	adds	r2, #1
 80071e0:	7830      	ldrb	r0, [r6, #0]
 80071e2:	f7ff ff9b 	bl	800711c <__hexdig_fun>
 80071e6:	2800      	cmp	r0, #0
 80071e8:	d1f8      	bne.n	80071dc <__gethex+0x94>
 80071ea:	9901      	ldr	r1, [sp, #4]
 80071ec:	4652      	mov	r2, sl
 80071ee:	4630      	mov	r0, r6
 80071f0:	f7fe f9be 	bl	8005570 <strncmp>
 80071f4:	b980      	cbnz	r0, 8007218 <__gethex+0xd0>
 80071f6:	b94d      	cbnz	r5, 800720c <__gethex+0xc4>
 80071f8:	eb06 050a 	add.w	r5, r6, sl
 80071fc:	462a      	mov	r2, r5
 80071fe:	4616      	mov	r6, r2
 8007200:	3201      	adds	r2, #1
 8007202:	7830      	ldrb	r0, [r6, #0]
 8007204:	f7ff ff8a 	bl	800711c <__hexdig_fun>
 8007208:	2800      	cmp	r0, #0
 800720a:	d1f8      	bne.n	80071fe <__gethex+0xb6>
 800720c:	1bad      	subs	r5, r5, r6
 800720e:	00ad      	lsls	r5, r5, #2
 8007210:	e004      	b.n	800721c <__gethex+0xd4>
 8007212:	2400      	movs	r4, #0
 8007214:	4625      	mov	r5, r4
 8007216:	e7e0      	b.n	80071da <__gethex+0x92>
 8007218:	2d00      	cmp	r5, #0
 800721a:	d1f7      	bne.n	800720c <__gethex+0xc4>
 800721c:	7833      	ldrb	r3, [r6, #0]
 800721e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007222:	2b50      	cmp	r3, #80	; 0x50
 8007224:	d13b      	bne.n	800729e <__gethex+0x156>
 8007226:	7873      	ldrb	r3, [r6, #1]
 8007228:	2b2b      	cmp	r3, #43	; 0x2b
 800722a:	d02c      	beq.n	8007286 <__gethex+0x13e>
 800722c:	2b2d      	cmp	r3, #45	; 0x2d
 800722e:	d02e      	beq.n	800728e <__gethex+0x146>
 8007230:	1c71      	adds	r1, r6, #1
 8007232:	f04f 0900 	mov.w	r9, #0
 8007236:	7808      	ldrb	r0, [r1, #0]
 8007238:	f7ff ff70 	bl	800711c <__hexdig_fun>
 800723c:	1e43      	subs	r3, r0, #1
 800723e:	b2db      	uxtb	r3, r3
 8007240:	2b18      	cmp	r3, #24
 8007242:	d82c      	bhi.n	800729e <__gethex+0x156>
 8007244:	f1a0 0210 	sub.w	r2, r0, #16
 8007248:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800724c:	f7ff ff66 	bl	800711c <__hexdig_fun>
 8007250:	1e43      	subs	r3, r0, #1
 8007252:	b2db      	uxtb	r3, r3
 8007254:	2b18      	cmp	r3, #24
 8007256:	d91d      	bls.n	8007294 <__gethex+0x14c>
 8007258:	f1b9 0f00 	cmp.w	r9, #0
 800725c:	d000      	beq.n	8007260 <__gethex+0x118>
 800725e:	4252      	negs	r2, r2
 8007260:	4415      	add	r5, r2
 8007262:	f8cb 1000 	str.w	r1, [fp]
 8007266:	b1e4      	cbz	r4, 80072a2 <__gethex+0x15a>
 8007268:	9b00      	ldr	r3, [sp, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	bf14      	ite	ne
 800726e:	2700      	movne	r7, #0
 8007270:	2706      	moveq	r7, #6
 8007272:	4638      	mov	r0, r7
 8007274:	b009      	add	sp, #36	; 0x24
 8007276:	ecbd 8b02 	vpop	{d8}
 800727a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800727e:	463e      	mov	r6, r7
 8007280:	4625      	mov	r5, r4
 8007282:	2401      	movs	r4, #1
 8007284:	e7ca      	b.n	800721c <__gethex+0xd4>
 8007286:	f04f 0900 	mov.w	r9, #0
 800728a:	1cb1      	adds	r1, r6, #2
 800728c:	e7d3      	b.n	8007236 <__gethex+0xee>
 800728e:	f04f 0901 	mov.w	r9, #1
 8007292:	e7fa      	b.n	800728a <__gethex+0x142>
 8007294:	230a      	movs	r3, #10
 8007296:	fb03 0202 	mla	r2, r3, r2, r0
 800729a:	3a10      	subs	r2, #16
 800729c:	e7d4      	b.n	8007248 <__gethex+0x100>
 800729e:	4631      	mov	r1, r6
 80072a0:	e7df      	b.n	8007262 <__gethex+0x11a>
 80072a2:	1bf3      	subs	r3, r6, r7
 80072a4:	3b01      	subs	r3, #1
 80072a6:	4621      	mov	r1, r4
 80072a8:	2b07      	cmp	r3, #7
 80072aa:	dc0b      	bgt.n	80072c4 <__gethex+0x17c>
 80072ac:	ee18 0a10 	vmov	r0, s16
 80072b0:	f000 fa70 	bl	8007794 <_Balloc>
 80072b4:	4604      	mov	r4, r0
 80072b6:	b940      	cbnz	r0, 80072ca <__gethex+0x182>
 80072b8:	4b65      	ldr	r3, [pc, #404]	; (8007450 <__gethex+0x308>)
 80072ba:	4602      	mov	r2, r0
 80072bc:	21de      	movs	r1, #222	; 0xde
 80072be:	4865      	ldr	r0, [pc, #404]	; (8007454 <__gethex+0x30c>)
 80072c0:	f001 f960 	bl	8008584 <__assert_func>
 80072c4:	3101      	adds	r1, #1
 80072c6:	105b      	asrs	r3, r3, #1
 80072c8:	e7ee      	b.n	80072a8 <__gethex+0x160>
 80072ca:	f100 0914 	add.w	r9, r0, #20
 80072ce:	f04f 0b00 	mov.w	fp, #0
 80072d2:	f1ca 0301 	rsb	r3, sl, #1
 80072d6:	f8cd 9008 	str.w	r9, [sp, #8]
 80072da:	f8cd b000 	str.w	fp, [sp]
 80072de:	9306      	str	r3, [sp, #24]
 80072e0:	42b7      	cmp	r7, r6
 80072e2:	d340      	bcc.n	8007366 <__gethex+0x21e>
 80072e4:	9802      	ldr	r0, [sp, #8]
 80072e6:	9b00      	ldr	r3, [sp, #0]
 80072e8:	f840 3b04 	str.w	r3, [r0], #4
 80072ec:	eba0 0009 	sub.w	r0, r0, r9
 80072f0:	1080      	asrs	r0, r0, #2
 80072f2:	0146      	lsls	r6, r0, #5
 80072f4:	6120      	str	r0, [r4, #16]
 80072f6:	4618      	mov	r0, r3
 80072f8:	f000 fb42 	bl	8007980 <__hi0bits>
 80072fc:	1a30      	subs	r0, r6, r0
 80072fe:	f8d8 6000 	ldr.w	r6, [r8]
 8007302:	42b0      	cmp	r0, r6
 8007304:	dd63      	ble.n	80073ce <__gethex+0x286>
 8007306:	1b87      	subs	r7, r0, r6
 8007308:	4639      	mov	r1, r7
 800730a:	4620      	mov	r0, r4
 800730c:	f000 fedc 	bl	80080c8 <__any_on>
 8007310:	4682      	mov	sl, r0
 8007312:	b1a8      	cbz	r0, 8007340 <__gethex+0x1f8>
 8007314:	1e7b      	subs	r3, r7, #1
 8007316:	1159      	asrs	r1, r3, #5
 8007318:	f003 021f 	and.w	r2, r3, #31
 800731c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007320:	f04f 0a01 	mov.w	sl, #1
 8007324:	fa0a f202 	lsl.w	r2, sl, r2
 8007328:	420a      	tst	r2, r1
 800732a:	d009      	beq.n	8007340 <__gethex+0x1f8>
 800732c:	4553      	cmp	r3, sl
 800732e:	dd05      	ble.n	800733c <__gethex+0x1f4>
 8007330:	1eb9      	subs	r1, r7, #2
 8007332:	4620      	mov	r0, r4
 8007334:	f000 fec8 	bl	80080c8 <__any_on>
 8007338:	2800      	cmp	r0, #0
 800733a:	d145      	bne.n	80073c8 <__gethex+0x280>
 800733c:	f04f 0a02 	mov.w	sl, #2
 8007340:	4639      	mov	r1, r7
 8007342:	4620      	mov	r0, r4
 8007344:	f7ff fe98 	bl	8007078 <rshift>
 8007348:	443d      	add	r5, r7
 800734a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800734e:	42ab      	cmp	r3, r5
 8007350:	da4c      	bge.n	80073ec <__gethex+0x2a4>
 8007352:	ee18 0a10 	vmov	r0, s16
 8007356:	4621      	mov	r1, r4
 8007358:	f000 fa5c 	bl	8007814 <_Bfree>
 800735c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800735e:	2300      	movs	r3, #0
 8007360:	6013      	str	r3, [r2, #0]
 8007362:	27a3      	movs	r7, #163	; 0xa3
 8007364:	e785      	b.n	8007272 <__gethex+0x12a>
 8007366:	1e73      	subs	r3, r6, #1
 8007368:	9a05      	ldr	r2, [sp, #20]
 800736a:	9303      	str	r3, [sp, #12]
 800736c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007370:	4293      	cmp	r3, r2
 8007372:	d019      	beq.n	80073a8 <__gethex+0x260>
 8007374:	f1bb 0f20 	cmp.w	fp, #32
 8007378:	d107      	bne.n	800738a <__gethex+0x242>
 800737a:	9b02      	ldr	r3, [sp, #8]
 800737c:	9a00      	ldr	r2, [sp, #0]
 800737e:	f843 2b04 	str.w	r2, [r3], #4
 8007382:	9302      	str	r3, [sp, #8]
 8007384:	2300      	movs	r3, #0
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	469b      	mov	fp, r3
 800738a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800738e:	f7ff fec5 	bl	800711c <__hexdig_fun>
 8007392:	9b00      	ldr	r3, [sp, #0]
 8007394:	f000 000f 	and.w	r0, r0, #15
 8007398:	fa00 f00b 	lsl.w	r0, r0, fp
 800739c:	4303      	orrs	r3, r0
 800739e:	9300      	str	r3, [sp, #0]
 80073a0:	f10b 0b04 	add.w	fp, fp, #4
 80073a4:	9b03      	ldr	r3, [sp, #12]
 80073a6:	e00d      	b.n	80073c4 <__gethex+0x27c>
 80073a8:	9b03      	ldr	r3, [sp, #12]
 80073aa:	9a06      	ldr	r2, [sp, #24]
 80073ac:	4413      	add	r3, r2
 80073ae:	42bb      	cmp	r3, r7
 80073b0:	d3e0      	bcc.n	8007374 <__gethex+0x22c>
 80073b2:	4618      	mov	r0, r3
 80073b4:	9901      	ldr	r1, [sp, #4]
 80073b6:	9307      	str	r3, [sp, #28]
 80073b8:	4652      	mov	r2, sl
 80073ba:	f7fe f8d9 	bl	8005570 <strncmp>
 80073be:	9b07      	ldr	r3, [sp, #28]
 80073c0:	2800      	cmp	r0, #0
 80073c2:	d1d7      	bne.n	8007374 <__gethex+0x22c>
 80073c4:	461e      	mov	r6, r3
 80073c6:	e78b      	b.n	80072e0 <__gethex+0x198>
 80073c8:	f04f 0a03 	mov.w	sl, #3
 80073cc:	e7b8      	b.n	8007340 <__gethex+0x1f8>
 80073ce:	da0a      	bge.n	80073e6 <__gethex+0x29e>
 80073d0:	1a37      	subs	r7, r6, r0
 80073d2:	4621      	mov	r1, r4
 80073d4:	ee18 0a10 	vmov	r0, s16
 80073d8:	463a      	mov	r2, r7
 80073da:	f000 fc37 	bl	8007c4c <__lshift>
 80073de:	1bed      	subs	r5, r5, r7
 80073e0:	4604      	mov	r4, r0
 80073e2:	f100 0914 	add.w	r9, r0, #20
 80073e6:	f04f 0a00 	mov.w	sl, #0
 80073ea:	e7ae      	b.n	800734a <__gethex+0x202>
 80073ec:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80073f0:	42a8      	cmp	r0, r5
 80073f2:	dd72      	ble.n	80074da <__gethex+0x392>
 80073f4:	1b45      	subs	r5, r0, r5
 80073f6:	42ae      	cmp	r6, r5
 80073f8:	dc36      	bgt.n	8007468 <__gethex+0x320>
 80073fa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80073fe:	2b02      	cmp	r3, #2
 8007400:	d02a      	beq.n	8007458 <__gethex+0x310>
 8007402:	2b03      	cmp	r3, #3
 8007404:	d02c      	beq.n	8007460 <__gethex+0x318>
 8007406:	2b01      	cmp	r3, #1
 8007408:	d115      	bne.n	8007436 <__gethex+0x2ee>
 800740a:	42ae      	cmp	r6, r5
 800740c:	d113      	bne.n	8007436 <__gethex+0x2ee>
 800740e:	2e01      	cmp	r6, #1
 8007410:	d10b      	bne.n	800742a <__gethex+0x2e2>
 8007412:	9a04      	ldr	r2, [sp, #16]
 8007414:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007418:	6013      	str	r3, [r2, #0]
 800741a:	2301      	movs	r3, #1
 800741c:	6123      	str	r3, [r4, #16]
 800741e:	f8c9 3000 	str.w	r3, [r9]
 8007422:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007424:	2762      	movs	r7, #98	; 0x62
 8007426:	601c      	str	r4, [r3, #0]
 8007428:	e723      	b.n	8007272 <__gethex+0x12a>
 800742a:	1e71      	subs	r1, r6, #1
 800742c:	4620      	mov	r0, r4
 800742e:	f000 fe4b 	bl	80080c8 <__any_on>
 8007432:	2800      	cmp	r0, #0
 8007434:	d1ed      	bne.n	8007412 <__gethex+0x2ca>
 8007436:	ee18 0a10 	vmov	r0, s16
 800743a:	4621      	mov	r1, r4
 800743c:	f000 f9ea 	bl	8007814 <_Bfree>
 8007440:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007442:	2300      	movs	r3, #0
 8007444:	6013      	str	r3, [r2, #0]
 8007446:	2750      	movs	r7, #80	; 0x50
 8007448:	e713      	b.n	8007272 <__gethex+0x12a>
 800744a:	bf00      	nop
 800744c:	08009478 	.word	0x08009478
 8007450:	080093fc 	.word	0x080093fc
 8007454:	0800940d 	.word	0x0800940d
 8007458:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1eb      	bne.n	8007436 <__gethex+0x2ee>
 800745e:	e7d8      	b.n	8007412 <__gethex+0x2ca>
 8007460:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1d5      	bne.n	8007412 <__gethex+0x2ca>
 8007466:	e7e6      	b.n	8007436 <__gethex+0x2ee>
 8007468:	1e6f      	subs	r7, r5, #1
 800746a:	f1ba 0f00 	cmp.w	sl, #0
 800746e:	d131      	bne.n	80074d4 <__gethex+0x38c>
 8007470:	b127      	cbz	r7, 800747c <__gethex+0x334>
 8007472:	4639      	mov	r1, r7
 8007474:	4620      	mov	r0, r4
 8007476:	f000 fe27 	bl	80080c8 <__any_on>
 800747a:	4682      	mov	sl, r0
 800747c:	117b      	asrs	r3, r7, #5
 800747e:	2101      	movs	r1, #1
 8007480:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007484:	f007 071f 	and.w	r7, r7, #31
 8007488:	fa01 f707 	lsl.w	r7, r1, r7
 800748c:	421f      	tst	r7, r3
 800748e:	4629      	mov	r1, r5
 8007490:	4620      	mov	r0, r4
 8007492:	bf18      	it	ne
 8007494:	f04a 0a02 	orrne.w	sl, sl, #2
 8007498:	1b76      	subs	r6, r6, r5
 800749a:	f7ff fded 	bl	8007078 <rshift>
 800749e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80074a2:	2702      	movs	r7, #2
 80074a4:	f1ba 0f00 	cmp.w	sl, #0
 80074a8:	d048      	beq.n	800753c <__gethex+0x3f4>
 80074aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d015      	beq.n	80074de <__gethex+0x396>
 80074b2:	2b03      	cmp	r3, #3
 80074b4:	d017      	beq.n	80074e6 <__gethex+0x39e>
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	d109      	bne.n	80074ce <__gethex+0x386>
 80074ba:	f01a 0f02 	tst.w	sl, #2
 80074be:	d006      	beq.n	80074ce <__gethex+0x386>
 80074c0:	f8d9 0000 	ldr.w	r0, [r9]
 80074c4:	ea4a 0a00 	orr.w	sl, sl, r0
 80074c8:	f01a 0f01 	tst.w	sl, #1
 80074cc:	d10e      	bne.n	80074ec <__gethex+0x3a4>
 80074ce:	f047 0710 	orr.w	r7, r7, #16
 80074d2:	e033      	b.n	800753c <__gethex+0x3f4>
 80074d4:	f04f 0a01 	mov.w	sl, #1
 80074d8:	e7d0      	b.n	800747c <__gethex+0x334>
 80074da:	2701      	movs	r7, #1
 80074dc:	e7e2      	b.n	80074a4 <__gethex+0x35c>
 80074de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80074e0:	f1c3 0301 	rsb	r3, r3, #1
 80074e4:	9315      	str	r3, [sp, #84]	; 0x54
 80074e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d0f0      	beq.n	80074ce <__gethex+0x386>
 80074ec:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80074f0:	f104 0314 	add.w	r3, r4, #20
 80074f4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80074f8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80074fc:	f04f 0c00 	mov.w	ip, #0
 8007500:	4618      	mov	r0, r3
 8007502:	f853 2b04 	ldr.w	r2, [r3], #4
 8007506:	f1b2 3fff 	cmp.w	r2, #4294967295
 800750a:	d01c      	beq.n	8007546 <__gethex+0x3fe>
 800750c:	3201      	adds	r2, #1
 800750e:	6002      	str	r2, [r0, #0]
 8007510:	2f02      	cmp	r7, #2
 8007512:	f104 0314 	add.w	r3, r4, #20
 8007516:	d13f      	bne.n	8007598 <__gethex+0x450>
 8007518:	f8d8 2000 	ldr.w	r2, [r8]
 800751c:	3a01      	subs	r2, #1
 800751e:	42b2      	cmp	r2, r6
 8007520:	d10a      	bne.n	8007538 <__gethex+0x3f0>
 8007522:	1171      	asrs	r1, r6, #5
 8007524:	2201      	movs	r2, #1
 8007526:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800752a:	f006 061f 	and.w	r6, r6, #31
 800752e:	fa02 f606 	lsl.w	r6, r2, r6
 8007532:	421e      	tst	r6, r3
 8007534:	bf18      	it	ne
 8007536:	4617      	movne	r7, r2
 8007538:	f047 0720 	orr.w	r7, r7, #32
 800753c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800753e:	601c      	str	r4, [r3, #0]
 8007540:	9b04      	ldr	r3, [sp, #16]
 8007542:	601d      	str	r5, [r3, #0]
 8007544:	e695      	b.n	8007272 <__gethex+0x12a>
 8007546:	4299      	cmp	r1, r3
 8007548:	f843 cc04 	str.w	ip, [r3, #-4]
 800754c:	d8d8      	bhi.n	8007500 <__gethex+0x3b8>
 800754e:	68a3      	ldr	r3, [r4, #8]
 8007550:	459b      	cmp	fp, r3
 8007552:	db19      	blt.n	8007588 <__gethex+0x440>
 8007554:	6861      	ldr	r1, [r4, #4]
 8007556:	ee18 0a10 	vmov	r0, s16
 800755a:	3101      	adds	r1, #1
 800755c:	f000 f91a 	bl	8007794 <_Balloc>
 8007560:	4681      	mov	r9, r0
 8007562:	b918      	cbnz	r0, 800756c <__gethex+0x424>
 8007564:	4b1a      	ldr	r3, [pc, #104]	; (80075d0 <__gethex+0x488>)
 8007566:	4602      	mov	r2, r0
 8007568:	2184      	movs	r1, #132	; 0x84
 800756a:	e6a8      	b.n	80072be <__gethex+0x176>
 800756c:	6922      	ldr	r2, [r4, #16]
 800756e:	3202      	adds	r2, #2
 8007570:	f104 010c 	add.w	r1, r4, #12
 8007574:	0092      	lsls	r2, r2, #2
 8007576:	300c      	adds	r0, #12
 8007578:	f7fd f944 	bl	8004804 <memcpy>
 800757c:	4621      	mov	r1, r4
 800757e:	ee18 0a10 	vmov	r0, s16
 8007582:	f000 f947 	bl	8007814 <_Bfree>
 8007586:	464c      	mov	r4, r9
 8007588:	6923      	ldr	r3, [r4, #16]
 800758a:	1c5a      	adds	r2, r3, #1
 800758c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007590:	6122      	str	r2, [r4, #16]
 8007592:	2201      	movs	r2, #1
 8007594:	615a      	str	r2, [r3, #20]
 8007596:	e7bb      	b.n	8007510 <__gethex+0x3c8>
 8007598:	6922      	ldr	r2, [r4, #16]
 800759a:	455a      	cmp	r2, fp
 800759c:	dd0b      	ble.n	80075b6 <__gethex+0x46e>
 800759e:	2101      	movs	r1, #1
 80075a0:	4620      	mov	r0, r4
 80075a2:	f7ff fd69 	bl	8007078 <rshift>
 80075a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80075aa:	3501      	adds	r5, #1
 80075ac:	42ab      	cmp	r3, r5
 80075ae:	f6ff aed0 	blt.w	8007352 <__gethex+0x20a>
 80075b2:	2701      	movs	r7, #1
 80075b4:	e7c0      	b.n	8007538 <__gethex+0x3f0>
 80075b6:	f016 061f 	ands.w	r6, r6, #31
 80075ba:	d0fa      	beq.n	80075b2 <__gethex+0x46a>
 80075bc:	449a      	add	sl, r3
 80075be:	f1c6 0620 	rsb	r6, r6, #32
 80075c2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80075c6:	f000 f9db 	bl	8007980 <__hi0bits>
 80075ca:	42b0      	cmp	r0, r6
 80075cc:	dbe7      	blt.n	800759e <__gethex+0x456>
 80075ce:	e7f0      	b.n	80075b2 <__gethex+0x46a>
 80075d0:	080093fc 	.word	0x080093fc

080075d4 <L_shift>:
 80075d4:	f1c2 0208 	rsb	r2, r2, #8
 80075d8:	0092      	lsls	r2, r2, #2
 80075da:	b570      	push	{r4, r5, r6, lr}
 80075dc:	f1c2 0620 	rsb	r6, r2, #32
 80075e0:	6843      	ldr	r3, [r0, #4]
 80075e2:	6804      	ldr	r4, [r0, #0]
 80075e4:	fa03 f506 	lsl.w	r5, r3, r6
 80075e8:	432c      	orrs	r4, r5
 80075ea:	40d3      	lsrs	r3, r2
 80075ec:	6004      	str	r4, [r0, #0]
 80075ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80075f2:	4288      	cmp	r0, r1
 80075f4:	d3f4      	bcc.n	80075e0 <L_shift+0xc>
 80075f6:	bd70      	pop	{r4, r5, r6, pc}

080075f8 <__match>:
 80075f8:	b530      	push	{r4, r5, lr}
 80075fa:	6803      	ldr	r3, [r0, #0]
 80075fc:	3301      	adds	r3, #1
 80075fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007602:	b914      	cbnz	r4, 800760a <__match+0x12>
 8007604:	6003      	str	r3, [r0, #0]
 8007606:	2001      	movs	r0, #1
 8007608:	bd30      	pop	{r4, r5, pc}
 800760a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800760e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007612:	2d19      	cmp	r5, #25
 8007614:	bf98      	it	ls
 8007616:	3220      	addls	r2, #32
 8007618:	42a2      	cmp	r2, r4
 800761a:	d0f0      	beq.n	80075fe <__match+0x6>
 800761c:	2000      	movs	r0, #0
 800761e:	e7f3      	b.n	8007608 <__match+0x10>

08007620 <__hexnan>:
 8007620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007624:	680b      	ldr	r3, [r1, #0]
 8007626:	6801      	ldr	r1, [r0, #0]
 8007628:	115e      	asrs	r6, r3, #5
 800762a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800762e:	f013 031f 	ands.w	r3, r3, #31
 8007632:	b087      	sub	sp, #28
 8007634:	bf18      	it	ne
 8007636:	3604      	addne	r6, #4
 8007638:	2500      	movs	r5, #0
 800763a:	1f37      	subs	r7, r6, #4
 800763c:	4682      	mov	sl, r0
 800763e:	4690      	mov	r8, r2
 8007640:	9301      	str	r3, [sp, #4]
 8007642:	f846 5c04 	str.w	r5, [r6, #-4]
 8007646:	46b9      	mov	r9, r7
 8007648:	463c      	mov	r4, r7
 800764a:	9502      	str	r5, [sp, #8]
 800764c:	46ab      	mov	fp, r5
 800764e:	784a      	ldrb	r2, [r1, #1]
 8007650:	1c4b      	adds	r3, r1, #1
 8007652:	9303      	str	r3, [sp, #12]
 8007654:	b342      	cbz	r2, 80076a8 <__hexnan+0x88>
 8007656:	4610      	mov	r0, r2
 8007658:	9105      	str	r1, [sp, #20]
 800765a:	9204      	str	r2, [sp, #16]
 800765c:	f7ff fd5e 	bl	800711c <__hexdig_fun>
 8007660:	2800      	cmp	r0, #0
 8007662:	d14f      	bne.n	8007704 <__hexnan+0xe4>
 8007664:	9a04      	ldr	r2, [sp, #16]
 8007666:	9905      	ldr	r1, [sp, #20]
 8007668:	2a20      	cmp	r2, #32
 800766a:	d818      	bhi.n	800769e <__hexnan+0x7e>
 800766c:	9b02      	ldr	r3, [sp, #8]
 800766e:	459b      	cmp	fp, r3
 8007670:	dd13      	ble.n	800769a <__hexnan+0x7a>
 8007672:	454c      	cmp	r4, r9
 8007674:	d206      	bcs.n	8007684 <__hexnan+0x64>
 8007676:	2d07      	cmp	r5, #7
 8007678:	dc04      	bgt.n	8007684 <__hexnan+0x64>
 800767a:	462a      	mov	r2, r5
 800767c:	4649      	mov	r1, r9
 800767e:	4620      	mov	r0, r4
 8007680:	f7ff ffa8 	bl	80075d4 <L_shift>
 8007684:	4544      	cmp	r4, r8
 8007686:	d950      	bls.n	800772a <__hexnan+0x10a>
 8007688:	2300      	movs	r3, #0
 800768a:	f1a4 0904 	sub.w	r9, r4, #4
 800768e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007692:	f8cd b008 	str.w	fp, [sp, #8]
 8007696:	464c      	mov	r4, r9
 8007698:	461d      	mov	r5, r3
 800769a:	9903      	ldr	r1, [sp, #12]
 800769c:	e7d7      	b.n	800764e <__hexnan+0x2e>
 800769e:	2a29      	cmp	r2, #41	; 0x29
 80076a0:	d156      	bne.n	8007750 <__hexnan+0x130>
 80076a2:	3102      	adds	r1, #2
 80076a4:	f8ca 1000 	str.w	r1, [sl]
 80076a8:	f1bb 0f00 	cmp.w	fp, #0
 80076ac:	d050      	beq.n	8007750 <__hexnan+0x130>
 80076ae:	454c      	cmp	r4, r9
 80076b0:	d206      	bcs.n	80076c0 <__hexnan+0xa0>
 80076b2:	2d07      	cmp	r5, #7
 80076b4:	dc04      	bgt.n	80076c0 <__hexnan+0xa0>
 80076b6:	462a      	mov	r2, r5
 80076b8:	4649      	mov	r1, r9
 80076ba:	4620      	mov	r0, r4
 80076bc:	f7ff ff8a 	bl	80075d4 <L_shift>
 80076c0:	4544      	cmp	r4, r8
 80076c2:	d934      	bls.n	800772e <__hexnan+0x10e>
 80076c4:	f1a8 0204 	sub.w	r2, r8, #4
 80076c8:	4623      	mov	r3, r4
 80076ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80076ce:	f842 1f04 	str.w	r1, [r2, #4]!
 80076d2:	429f      	cmp	r7, r3
 80076d4:	d2f9      	bcs.n	80076ca <__hexnan+0xaa>
 80076d6:	1b3b      	subs	r3, r7, r4
 80076d8:	f023 0303 	bic.w	r3, r3, #3
 80076dc:	3304      	adds	r3, #4
 80076de:	3401      	adds	r4, #1
 80076e0:	3e03      	subs	r6, #3
 80076e2:	42b4      	cmp	r4, r6
 80076e4:	bf88      	it	hi
 80076e6:	2304      	movhi	r3, #4
 80076e8:	4443      	add	r3, r8
 80076ea:	2200      	movs	r2, #0
 80076ec:	f843 2b04 	str.w	r2, [r3], #4
 80076f0:	429f      	cmp	r7, r3
 80076f2:	d2fb      	bcs.n	80076ec <__hexnan+0xcc>
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	b91b      	cbnz	r3, 8007700 <__hexnan+0xe0>
 80076f8:	4547      	cmp	r7, r8
 80076fa:	d127      	bne.n	800774c <__hexnan+0x12c>
 80076fc:	2301      	movs	r3, #1
 80076fe:	603b      	str	r3, [r7, #0]
 8007700:	2005      	movs	r0, #5
 8007702:	e026      	b.n	8007752 <__hexnan+0x132>
 8007704:	3501      	adds	r5, #1
 8007706:	2d08      	cmp	r5, #8
 8007708:	f10b 0b01 	add.w	fp, fp, #1
 800770c:	dd06      	ble.n	800771c <__hexnan+0xfc>
 800770e:	4544      	cmp	r4, r8
 8007710:	d9c3      	bls.n	800769a <__hexnan+0x7a>
 8007712:	2300      	movs	r3, #0
 8007714:	f844 3c04 	str.w	r3, [r4, #-4]
 8007718:	2501      	movs	r5, #1
 800771a:	3c04      	subs	r4, #4
 800771c:	6822      	ldr	r2, [r4, #0]
 800771e:	f000 000f 	and.w	r0, r0, #15
 8007722:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007726:	6022      	str	r2, [r4, #0]
 8007728:	e7b7      	b.n	800769a <__hexnan+0x7a>
 800772a:	2508      	movs	r5, #8
 800772c:	e7b5      	b.n	800769a <__hexnan+0x7a>
 800772e:	9b01      	ldr	r3, [sp, #4]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d0df      	beq.n	80076f4 <__hexnan+0xd4>
 8007734:	f04f 32ff 	mov.w	r2, #4294967295
 8007738:	f1c3 0320 	rsb	r3, r3, #32
 800773c:	fa22 f303 	lsr.w	r3, r2, r3
 8007740:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007744:	401a      	ands	r2, r3
 8007746:	f846 2c04 	str.w	r2, [r6, #-4]
 800774a:	e7d3      	b.n	80076f4 <__hexnan+0xd4>
 800774c:	3f04      	subs	r7, #4
 800774e:	e7d1      	b.n	80076f4 <__hexnan+0xd4>
 8007750:	2004      	movs	r0, #4
 8007752:	b007      	add	sp, #28
 8007754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007758 <_localeconv_r>:
 8007758:	4800      	ldr	r0, [pc, #0]	; (800775c <_localeconv_r+0x4>)
 800775a:	4770      	bx	lr
 800775c:	20000164 	.word	0x20000164

08007760 <malloc>:
 8007760:	4b02      	ldr	r3, [pc, #8]	; (800776c <malloc+0xc>)
 8007762:	4601      	mov	r1, r0
 8007764:	6818      	ldr	r0, [r3, #0]
 8007766:	f000 bd2f 	b.w	80081c8 <_malloc_r>
 800776a:	bf00      	nop
 800776c:	2000000c 	.word	0x2000000c

08007770 <__ascii_mbtowc>:
 8007770:	b082      	sub	sp, #8
 8007772:	b901      	cbnz	r1, 8007776 <__ascii_mbtowc+0x6>
 8007774:	a901      	add	r1, sp, #4
 8007776:	b142      	cbz	r2, 800778a <__ascii_mbtowc+0x1a>
 8007778:	b14b      	cbz	r3, 800778e <__ascii_mbtowc+0x1e>
 800777a:	7813      	ldrb	r3, [r2, #0]
 800777c:	600b      	str	r3, [r1, #0]
 800777e:	7812      	ldrb	r2, [r2, #0]
 8007780:	1e10      	subs	r0, r2, #0
 8007782:	bf18      	it	ne
 8007784:	2001      	movne	r0, #1
 8007786:	b002      	add	sp, #8
 8007788:	4770      	bx	lr
 800778a:	4610      	mov	r0, r2
 800778c:	e7fb      	b.n	8007786 <__ascii_mbtowc+0x16>
 800778e:	f06f 0001 	mvn.w	r0, #1
 8007792:	e7f8      	b.n	8007786 <__ascii_mbtowc+0x16>

08007794 <_Balloc>:
 8007794:	b570      	push	{r4, r5, r6, lr}
 8007796:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007798:	4604      	mov	r4, r0
 800779a:	460d      	mov	r5, r1
 800779c:	b976      	cbnz	r6, 80077bc <_Balloc+0x28>
 800779e:	2010      	movs	r0, #16
 80077a0:	f7ff ffde 	bl	8007760 <malloc>
 80077a4:	4602      	mov	r2, r0
 80077a6:	6260      	str	r0, [r4, #36]	; 0x24
 80077a8:	b920      	cbnz	r0, 80077b4 <_Balloc+0x20>
 80077aa:	4b18      	ldr	r3, [pc, #96]	; (800780c <_Balloc+0x78>)
 80077ac:	4818      	ldr	r0, [pc, #96]	; (8007810 <_Balloc+0x7c>)
 80077ae:	2166      	movs	r1, #102	; 0x66
 80077b0:	f000 fee8 	bl	8008584 <__assert_func>
 80077b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077b8:	6006      	str	r6, [r0, #0]
 80077ba:	60c6      	str	r6, [r0, #12]
 80077bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80077be:	68f3      	ldr	r3, [r6, #12]
 80077c0:	b183      	cbz	r3, 80077e4 <_Balloc+0x50>
 80077c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80077ca:	b9b8      	cbnz	r0, 80077fc <_Balloc+0x68>
 80077cc:	2101      	movs	r1, #1
 80077ce:	fa01 f605 	lsl.w	r6, r1, r5
 80077d2:	1d72      	adds	r2, r6, #5
 80077d4:	0092      	lsls	r2, r2, #2
 80077d6:	4620      	mov	r0, r4
 80077d8:	f000 fc97 	bl	800810a <_calloc_r>
 80077dc:	b160      	cbz	r0, 80077f8 <_Balloc+0x64>
 80077de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80077e2:	e00e      	b.n	8007802 <_Balloc+0x6e>
 80077e4:	2221      	movs	r2, #33	; 0x21
 80077e6:	2104      	movs	r1, #4
 80077e8:	4620      	mov	r0, r4
 80077ea:	f000 fc8e 	bl	800810a <_calloc_r>
 80077ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077f0:	60f0      	str	r0, [r6, #12]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d1e4      	bne.n	80077c2 <_Balloc+0x2e>
 80077f8:	2000      	movs	r0, #0
 80077fa:	bd70      	pop	{r4, r5, r6, pc}
 80077fc:	6802      	ldr	r2, [r0, #0]
 80077fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007802:	2300      	movs	r3, #0
 8007804:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007808:	e7f7      	b.n	80077fa <_Balloc+0x66>
 800780a:	bf00      	nop
 800780c:	08009386 	.word	0x08009386
 8007810:	0800948c 	.word	0x0800948c

08007814 <_Bfree>:
 8007814:	b570      	push	{r4, r5, r6, lr}
 8007816:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007818:	4605      	mov	r5, r0
 800781a:	460c      	mov	r4, r1
 800781c:	b976      	cbnz	r6, 800783c <_Bfree+0x28>
 800781e:	2010      	movs	r0, #16
 8007820:	f7ff ff9e 	bl	8007760 <malloc>
 8007824:	4602      	mov	r2, r0
 8007826:	6268      	str	r0, [r5, #36]	; 0x24
 8007828:	b920      	cbnz	r0, 8007834 <_Bfree+0x20>
 800782a:	4b09      	ldr	r3, [pc, #36]	; (8007850 <_Bfree+0x3c>)
 800782c:	4809      	ldr	r0, [pc, #36]	; (8007854 <_Bfree+0x40>)
 800782e:	218a      	movs	r1, #138	; 0x8a
 8007830:	f000 fea8 	bl	8008584 <__assert_func>
 8007834:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007838:	6006      	str	r6, [r0, #0]
 800783a:	60c6      	str	r6, [r0, #12]
 800783c:	b13c      	cbz	r4, 800784e <_Bfree+0x3a>
 800783e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007840:	6862      	ldr	r2, [r4, #4]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007848:	6021      	str	r1, [r4, #0]
 800784a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800784e:	bd70      	pop	{r4, r5, r6, pc}
 8007850:	08009386 	.word	0x08009386
 8007854:	0800948c 	.word	0x0800948c

08007858 <__multadd>:
 8007858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800785c:	690e      	ldr	r6, [r1, #16]
 800785e:	4607      	mov	r7, r0
 8007860:	4698      	mov	r8, r3
 8007862:	460c      	mov	r4, r1
 8007864:	f101 0014 	add.w	r0, r1, #20
 8007868:	2300      	movs	r3, #0
 800786a:	6805      	ldr	r5, [r0, #0]
 800786c:	b2a9      	uxth	r1, r5
 800786e:	fb02 8101 	mla	r1, r2, r1, r8
 8007872:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007876:	0c2d      	lsrs	r5, r5, #16
 8007878:	fb02 c505 	mla	r5, r2, r5, ip
 800787c:	b289      	uxth	r1, r1
 800787e:	3301      	adds	r3, #1
 8007880:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007884:	429e      	cmp	r6, r3
 8007886:	f840 1b04 	str.w	r1, [r0], #4
 800788a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800788e:	dcec      	bgt.n	800786a <__multadd+0x12>
 8007890:	f1b8 0f00 	cmp.w	r8, #0
 8007894:	d022      	beq.n	80078dc <__multadd+0x84>
 8007896:	68a3      	ldr	r3, [r4, #8]
 8007898:	42b3      	cmp	r3, r6
 800789a:	dc19      	bgt.n	80078d0 <__multadd+0x78>
 800789c:	6861      	ldr	r1, [r4, #4]
 800789e:	4638      	mov	r0, r7
 80078a0:	3101      	adds	r1, #1
 80078a2:	f7ff ff77 	bl	8007794 <_Balloc>
 80078a6:	4605      	mov	r5, r0
 80078a8:	b928      	cbnz	r0, 80078b6 <__multadd+0x5e>
 80078aa:	4602      	mov	r2, r0
 80078ac:	4b0d      	ldr	r3, [pc, #52]	; (80078e4 <__multadd+0x8c>)
 80078ae:	480e      	ldr	r0, [pc, #56]	; (80078e8 <__multadd+0x90>)
 80078b0:	21b5      	movs	r1, #181	; 0xb5
 80078b2:	f000 fe67 	bl	8008584 <__assert_func>
 80078b6:	6922      	ldr	r2, [r4, #16]
 80078b8:	3202      	adds	r2, #2
 80078ba:	f104 010c 	add.w	r1, r4, #12
 80078be:	0092      	lsls	r2, r2, #2
 80078c0:	300c      	adds	r0, #12
 80078c2:	f7fc ff9f 	bl	8004804 <memcpy>
 80078c6:	4621      	mov	r1, r4
 80078c8:	4638      	mov	r0, r7
 80078ca:	f7ff ffa3 	bl	8007814 <_Bfree>
 80078ce:	462c      	mov	r4, r5
 80078d0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80078d4:	3601      	adds	r6, #1
 80078d6:	f8c3 8014 	str.w	r8, [r3, #20]
 80078da:	6126      	str	r6, [r4, #16]
 80078dc:	4620      	mov	r0, r4
 80078de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078e2:	bf00      	nop
 80078e4:	080093fc 	.word	0x080093fc
 80078e8:	0800948c 	.word	0x0800948c

080078ec <__s2b>:
 80078ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078f0:	460c      	mov	r4, r1
 80078f2:	4615      	mov	r5, r2
 80078f4:	461f      	mov	r7, r3
 80078f6:	2209      	movs	r2, #9
 80078f8:	3308      	adds	r3, #8
 80078fa:	4606      	mov	r6, r0
 80078fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007900:	2100      	movs	r1, #0
 8007902:	2201      	movs	r2, #1
 8007904:	429a      	cmp	r2, r3
 8007906:	db09      	blt.n	800791c <__s2b+0x30>
 8007908:	4630      	mov	r0, r6
 800790a:	f7ff ff43 	bl	8007794 <_Balloc>
 800790e:	b940      	cbnz	r0, 8007922 <__s2b+0x36>
 8007910:	4602      	mov	r2, r0
 8007912:	4b19      	ldr	r3, [pc, #100]	; (8007978 <__s2b+0x8c>)
 8007914:	4819      	ldr	r0, [pc, #100]	; (800797c <__s2b+0x90>)
 8007916:	21ce      	movs	r1, #206	; 0xce
 8007918:	f000 fe34 	bl	8008584 <__assert_func>
 800791c:	0052      	lsls	r2, r2, #1
 800791e:	3101      	adds	r1, #1
 8007920:	e7f0      	b.n	8007904 <__s2b+0x18>
 8007922:	9b08      	ldr	r3, [sp, #32]
 8007924:	6143      	str	r3, [r0, #20]
 8007926:	2d09      	cmp	r5, #9
 8007928:	f04f 0301 	mov.w	r3, #1
 800792c:	6103      	str	r3, [r0, #16]
 800792e:	dd16      	ble.n	800795e <__s2b+0x72>
 8007930:	f104 0909 	add.w	r9, r4, #9
 8007934:	46c8      	mov	r8, r9
 8007936:	442c      	add	r4, r5
 8007938:	f818 3b01 	ldrb.w	r3, [r8], #1
 800793c:	4601      	mov	r1, r0
 800793e:	3b30      	subs	r3, #48	; 0x30
 8007940:	220a      	movs	r2, #10
 8007942:	4630      	mov	r0, r6
 8007944:	f7ff ff88 	bl	8007858 <__multadd>
 8007948:	45a0      	cmp	r8, r4
 800794a:	d1f5      	bne.n	8007938 <__s2b+0x4c>
 800794c:	f1a5 0408 	sub.w	r4, r5, #8
 8007950:	444c      	add	r4, r9
 8007952:	1b2d      	subs	r5, r5, r4
 8007954:	1963      	adds	r3, r4, r5
 8007956:	42bb      	cmp	r3, r7
 8007958:	db04      	blt.n	8007964 <__s2b+0x78>
 800795a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800795e:	340a      	adds	r4, #10
 8007960:	2509      	movs	r5, #9
 8007962:	e7f6      	b.n	8007952 <__s2b+0x66>
 8007964:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007968:	4601      	mov	r1, r0
 800796a:	3b30      	subs	r3, #48	; 0x30
 800796c:	220a      	movs	r2, #10
 800796e:	4630      	mov	r0, r6
 8007970:	f7ff ff72 	bl	8007858 <__multadd>
 8007974:	e7ee      	b.n	8007954 <__s2b+0x68>
 8007976:	bf00      	nop
 8007978:	080093fc 	.word	0x080093fc
 800797c:	0800948c 	.word	0x0800948c

08007980 <__hi0bits>:
 8007980:	0c03      	lsrs	r3, r0, #16
 8007982:	041b      	lsls	r3, r3, #16
 8007984:	b9d3      	cbnz	r3, 80079bc <__hi0bits+0x3c>
 8007986:	0400      	lsls	r0, r0, #16
 8007988:	2310      	movs	r3, #16
 800798a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800798e:	bf04      	itt	eq
 8007990:	0200      	lsleq	r0, r0, #8
 8007992:	3308      	addeq	r3, #8
 8007994:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007998:	bf04      	itt	eq
 800799a:	0100      	lsleq	r0, r0, #4
 800799c:	3304      	addeq	r3, #4
 800799e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80079a2:	bf04      	itt	eq
 80079a4:	0080      	lsleq	r0, r0, #2
 80079a6:	3302      	addeq	r3, #2
 80079a8:	2800      	cmp	r0, #0
 80079aa:	db05      	blt.n	80079b8 <__hi0bits+0x38>
 80079ac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80079b0:	f103 0301 	add.w	r3, r3, #1
 80079b4:	bf08      	it	eq
 80079b6:	2320      	moveq	r3, #32
 80079b8:	4618      	mov	r0, r3
 80079ba:	4770      	bx	lr
 80079bc:	2300      	movs	r3, #0
 80079be:	e7e4      	b.n	800798a <__hi0bits+0xa>

080079c0 <__lo0bits>:
 80079c0:	6803      	ldr	r3, [r0, #0]
 80079c2:	f013 0207 	ands.w	r2, r3, #7
 80079c6:	4601      	mov	r1, r0
 80079c8:	d00b      	beq.n	80079e2 <__lo0bits+0x22>
 80079ca:	07da      	lsls	r2, r3, #31
 80079cc:	d424      	bmi.n	8007a18 <__lo0bits+0x58>
 80079ce:	0798      	lsls	r0, r3, #30
 80079d0:	bf49      	itett	mi
 80079d2:	085b      	lsrmi	r3, r3, #1
 80079d4:	089b      	lsrpl	r3, r3, #2
 80079d6:	2001      	movmi	r0, #1
 80079d8:	600b      	strmi	r3, [r1, #0]
 80079da:	bf5c      	itt	pl
 80079dc:	600b      	strpl	r3, [r1, #0]
 80079de:	2002      	movpl	r0, #2
 80079e0:	4770      	bx	lr
 80079e2:	b298      	uxth	r0, r3
 80079e4:	b9b0      	cbnz	r0, 8007a14 <__lo0bits+0x54>
 80079e6:	0c1b      	lsrs	r3, r3, #16
 80079e8:	2010      	movs	r0, #16
 80079ea:	f013 0fff 	tst.w	r3, #255	; 0xff
 80079ee:	bf04      	itt	eq
 80079f0:	0a1b      	lsreq	r3, r3, #8
 80079f2:	3008      	addeq	r0, #8
 80079f4:	071a      	lsls	r2, r3, #28
 80079f6:	bf04      	itt	eq
 80079f8:	091b      	lsreq	r3, r3, #4
 80079fa:	3004      	addeq	r0, #4
 80079fc:	079a      	lsls	r2, r3, #30
 80079fe:	bf04      	itt	eq
 8007a00:	089b      	lsreq	r3, r3, #2
 8007a02:	3002      	addeq	r0, #2
 8007a04:	07da      	lsls	r2, r3, #31
 8007a06:	d403      	bmi.n	8007a10 <__lo0bits+0x50>
 8007a08:	085b      	lsrs	r3, r3, #1
 8007a0a:	f100 0001 	add.w	r0, r0, #1
 8007a0e:	d005      	beq.n	8007a1c <__lo0bits+0x5c>
 8007a10:	600b      	str	r3, [r1, #0]
 8007a12:	4770      	bx	lr
 8007a14:	4610      	mov	r0, r2
 8007a16:	e7e8      	b.n	80079ea <__lo0bits+0x2a>
 8007a18:	2000      	movs	r0, #0
 8007a1a:	4770      	bx	lr
 8007a1c:	2020      	movs	r0, #32
 8007a1e:	4770      	bx	lr

08007a20 <__i2b>:
 8007a20:	b510      	push	{r4, lr}
 8007a22:	460c      	mov	r4, r1
 8007a24:	2101      	movs	r1, #1
 8007a26:	f7ff feb5 	bl	8007794 <_Balloc>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	b928      	cbnz	r0, 8007a3a <__i2b+0x1a>
 8007a2e:	4b05      	ldr	r3, [pc, #20]	; (8007a44 <__i2b+0x24>)
 8007a30:	4805      	ldr	r0, [pc, #20]	; (8007a48 <__i2b+0x28>)
 8007a32:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007a36:	f000 fda5 	bl	8008584 <__assert_func>
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	6144      	str	r4, [r0, #20]
 8007a3e:	6103      	str	r3, [r0, #16]
 8007a40:	bd10      	pop	{r4, pc}
 8007a42:	bf00      	nop
 8007a44:	080093fc 	.word	0x080093fc
 8007a48:	0800948c 	.word	0x0800948c

08007a4c <__multiply>:
 8007a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a50:	4614      	mov	r4, r2
 8007a52:	690a      	ldr	r2, [r1, #16]
 8007a54:	6923      	ldr	r3, [r4, #16]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	bfb8      	it	lt
 8007a5a:	460b      	movlt	r3, r1
 8007a5c:	460d      	mov	r5, r1
 8007a5e:	bfbc      	itt	lt
 8007a60:	4625      	movlt	r5, r4
 8007a62:	461c      	movlt	r4, r3
 8007a64:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007a68:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007a6c:	68ab      	ldr	r3, [r5, #8]
 8007a6e:	6869      	ldr	r1, [r5, #4]
 8007a70:	eb0a 0709 	add.w	r7, sl, r9
 8007a74:	42bb      	cmp	r3, r7
 8007a76:	b085      	sub	sp, #20
 8007a78:	bfb8      	it	lt
 8007a7a:	3101      	addlt	r1, #1
 8007a7c:	f7ff fe8a 	bl	8007794 <_Balloc>
 8007a80:	b930      	cbnz	r0, 8007a90 <__multiply+0x44>
 8007a82:	4602      	mov	r2, r0
 8007a84:	4b42      	ldr	r3, [pc, #264]	; (8007b90 <__multiply+0x144>)
 8007a86:	4843      	ldr	r0, [pc, #268]	; (8007b94 <__multiply+0x148>)
 8007a88:	f240 115d 	movw	r1, #349	; 0x15d
 8007a8c:	f000 fd7a 	bl	8008584 <__assert_func>
 8007a90:	f100 0614 	add.w	r6, r0, #20
 8007a94:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007a98:	4633      	mov	r3, r6
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	4543      	cmp	r3, r8
 8007a9e:	d31e      	bcc.n	8007ade <__multiply+0x92>
 8007aa0:	f105 0c14 	add.w	ip, r5, #20
 8007aa4:	f104 0314 	add.w	r3, r4, #20
 8007aa8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007aac:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007ab0:	9202      	str	r2, [sp, #8]
 8007ab2:	ebac 0205 	sub.w	r2, ip, r5
 8007ab6:	3a15      	subs	r2, #21
 8007ab8:	f022 0203 	bic.w	r2, r2, #3
 8007abc:	3204      	adds	r2, #4
 8007abe:	f105 0115 	add.w	r1, r5, #21
 8007ac2:	458c      	cmp	ip, r1
 8007ac4:	bf38      	it	cc
 8007ac6:	2204      	movcc	r2, #4
 8007ac8:	9201      	str	r2, [sp, #4]
 8007aca:	9a02      	ldr	r2, [sp, #8]
 8007acc:	9303      	str	r3, [sp, #12]
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d808      	bhi.n	8007ae4 <__multiply+0x98>
 8007ad2:	2f00      	cmp	r7, #0
 8007ad4:	dc55      	bgt.n	8007b82 <__multiply+0x136>
 8007ad6:	6107      	str	r7, [r0, #16]
 8007ad8:	b005      	add	sp, #20
 8007ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ade:	f843 2b04 	str.w	r2, [r3], #4
 8007ae2:	e7db      	b.n	8007a9c <__multiply+0x50>
 8007ae4:	f8b3 a000 	ldrh.w	sl, [r3]
 8007ae8:	f1ba 0f00 	cmp.w	sl, #0
 8007aec:	d020      	beq.n	8007b30 <__multiply+0xe4>
 8007aee:	f105 0e14 	add.w	lr, r5, #20
 8007af2:	46b1      	mov	r9, r6
 8007af4:	2200      	movs	r2, #0
 8007af6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007afa:	f8d9 b000 	ldr.w	fp, [r9]
 8007afe:	b2a1      	uxth	r1, r4
 8007b00:	fa1f fb8b 	uxth.w	fp, fp
 8007b04:	fb0a b101 	mla	r1, sl, r1, fp
 8007b08:	4411      	add	r1, r2
 8007b0a:	f8d9 2000 	ldr.w	r2, [r9]
 8007b0e:	0c24      	lsrs	r4, r4, #16
 8007b10:	0c12      	lsrs	r2, r2, #16
 8007b12:	fb0a 2404 	mla	r4, sl, r4, r2
 8007b16:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007b1a:	b289      	uxth	r1, r1
 8007b1c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007b20:	45f4      	cmp	ip, lr
 8007b22:	f849 1b04 	str.w	r1, [r9], #4
 8007b26:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007b2a:	d8e4      	bhi.n	8007af6 <__multiply+0xaa>
 8007b2c:	9901      	ldr	r1, [sp, #4]
 8007b2e:	5072      	str	r2, [r6, r1]
 8007b30:	9a03      	ldr	r2, [sp, #12]
 8007b32:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007b36:	3304      	adds	r3, #4
 8007b38:	f1b9 0f00 	cmp.w	r9, #0
 8007b3c:	d01f      	beq.n	8007b7e <__multiply+0x132>
 8007b3e:	6834      	ldr	r4, [r6, #0]
 8007b40:	f105 0114 	add.w	r1, r5, #20
 8007b44:	46b6      	mov	lr, r6
 8007b46:	f04f 0a00 	mov.w	sl, #0
 8007b4a:	880a      	ldrh	r2, [r1, #0]
 8007b4c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007b50:	fb09 b202 	mla	r2, r9, r2, fp
 8007b54:	4492      	add	sl, r2
 8007b56:	b2a4      	uxth	r4, r4
 8007b58:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007b5c:	f84e 4b04 	str.w	r4, [lr], #4
 8007b60:	f851 4b04 	ldr.w	r4, [r1], #4
 8007b64:	f8be 2000 	ldrh.w	r2, [lr]
 8007b68:	0c24      	lsrs	r4, r4, #16
 8007b6a:	fb09 2404 	mla	r4, r9, r4, r2
 8007b6e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007b72:	458c      	cmp	ip, r1
 8007b74:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007b78:	d8e7      	bhi.n	8007b4a <__multiply+0xfe>
 8007b7a:	9a01      	ldr	r2, [sp, #4]
 8007b7c:	50b4      	str	r4, [r6, r2]
 8007b7e:	3604      	adds	r6, #4
 8007b80:	e7a3      	b.n	8007aca <__multiply+0x7e>
 8007b82:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1a5      	bne.n	8007ad6 <__multiply+0x8a>
 8007b8a:	3f01      	subs	r7, #1
 8007b8c:	e7a1      	b.n	8007ad2 <__multiply+0x86>
 8007b8e:	bf00      	nop
 8007b90:	080093fc 	.word	0x080093fc
 8007b94:	0800948c 	.word	0x0800948c

08007b98 <__pow5mult>:
 8007b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b9c:	4615      	mov	r5, r2
 8007b9e:	f012 0203 	ands.w	r2, r2, #3
 8007ba2:	4606      	mov	r6, r0
 8007ba4:	460f      	mov	r7, r1
 8007ba6:	d007      	beq.n	8007bb8 <__pow5mult+0x20>
 8007ba8:	4c25      	ldr	r4, [pc, #148]	; (8007c40 <__pow5mult+0xa8>)
 8007baa:	3a01      	subs	r2, #1
 8007bac:	2300      	movs	r3, #0
 8007bae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007bb2:	f7ff fe51 	bl	8007858 <__multadd>
 8007bb6:	4607      	mov	r7, r0
 8007bb8:	10ad      	asrs	r5, r5, #2
 8007bba:	d03d      	beq.n	8007c38 <__pow5mult+0xa0>
 8007bbc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007bbe:	b97c      	cbnz	r4, 8007be0 <__pow5mult+0x48>
 8007bc0:	2010      	movs	r0, #16
 8007bc2:	f7ff fdcd 	bl	8007760 <malloc>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	6270      	str	r0, [r6, #36]	; 0x24
 8007bca:	b928      	cbnz	r0, 8007bd8 <__pow5mult+0x40>
 8007bcc:	4b1d      	ldr	r3, [pc, #116]	; (8007c44 <__pow5mult+0xac>)
 8007bce:	481e      	ldr	r0, [pc, #120]	; (8007c48 <__pow5mult+0xb0>)
 8007bd0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007bd4:	f000 fcd6 	bl	8008584 <__assert_func>
 8007bd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007bdc:	6004      	str	r4, [r0, #0]
 8007bde:	60c4      	str	r4, [r0, #12]
 8007be0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007be4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007be8:	b94c      	cbnz	r4, 8007bfe <__pow5mult+0x66>
 8007bea:	f240 2171 	movw	r1, #625	; 0x271
 8007bee:	4630      	mov	r0, r6
 8007bf0:	f7ff ff16 	bl	8007a20 <__i2b>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007bfa:	4604      	mov	r4, r0
 8007bfc:	6003      	str	r3, [r0, #0]
 8007bfe:	f04f 0900 	mov.w	r9, #0
 8007c02:	07eb      	lsls	r3, r5, #31
 8007c04:	d50a      	bpl.n	8007c1c <__pow5mult+0x84>
 8007c06:	4639      	mov	r1, r7
 8007c08:	4622      	mov	r2, r4
 8007c0a:	4630      	mov	r0, r6
 8007c0c:	f7ff ff1e 	bl	8007a4c <__multiply>
 8007c10:	4639      	mov	r1, r7
 8007c12:	4680      	mov	r8, r0
 8007c14:	4630      	mov	r0, r6
 8007c16:	f7ff fdfd 	bl	8007814 <_Bfree>
 8007c1a:	4647      	mov	r7, r8
 8007c1c:	106d      	asrs	r5, r5, #1
 8007c1e:	d00b      	beq.n	8007c38 <__pow5mult+0xa0>
 8007c20:	6820      	ldr	r0, [r4, #0]
 8007c22:	b938      	cbnz	r0, 8007c34 <__pow5mult+0x9c>
 8007c24:	4622      	mov	r2, r4
 8007c26:	4621      	mov	r1, r4
 8007c28:	4630      	mov	r0, r6
 8007c2a:	f7ff ff0f 	bl	8007a4c <__multiply>
 8007c2e:	6020      	str	r0, [r4, #0]
 8007c30:	f8c0 9000 	str.w	r9, [r0]
 8007c34:	4604      	mov	r4, r0
 8007c36:	e7e4      	b.n	8007c02 <__pow5mult+0x6a>
 8007c38:	4638      	mov	r0, r7
 8007c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c3e:	bf00      	nop
 8007c40:	080095e0 	.word	0x080095e0
 8007c44:	08009386 	.word	0x08009386
 8007c48:	0800948c 	.word	0x0800948c

08007c4c <__lshift>:
 8007c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c50:	460c      	mov	r4, r1
 8007c52:	6849      	ldr	r1, [r1, #4]
 8007c54:	6923      	ldr	r3, [r4, #16]
 8007c56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c5a:	68a3      	ldr	r3, [r4, #8]
 8007c5c:	4607      	mov	r7, r0
 8007c5e:	4691      	mov	r9, r2
 8007c60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c64:	f108 0601 	add.w	r6, r8, #1
 8007c68:	42b3      	cmp	r3, r6
 8007c6a:	db0b      	blt.n	8007c84 <__lshift+0x38>
 8007c6c:	4638      	mov	r0, r7
 8007c6e:	f7ff fd91 	bl	8007794 <_Balloc>
 8007c72:	4605      	mov	r5, r0
 8007c74:	b948      	cbnz	r0, 8007c8a <__lshift+0x3e>
 8007c76:	4602      	mov	r2, r0
 8007c78:	4b28      	ldr	r3, [pc, #160]	; (8007d1c <__lshift+0xd0>)
 8007c7a:	4829      	ldr	r0, [pc, #164]	; (8007d20 <__lshift+0xd4>)
 8007c7c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007c80:	f000 fc80 	bl	8008584 <__assert_func>
 8007c84:	3101      	adds	r1, #1
 8007c86:	005b      	lsls	r3, r3, #1
 8007c88:	e7ee      	b.n	8007c68 <__lshift+0x1c>
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	f100 0114 	add.w	r1, r0, #20
 8007c90:	f100 0210 	add.w	r2, r0, #16
 8007c94:	4618      	mov	r0, r3
 8007c96:	4553      	cmp	r3, sl
 8007c98:	db33      	blt.n	8007d02 <__lshift+0xb6>
 8007c9a:	6920      	ldr	r0, [r4, #16]
 8007c9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ca0:	f104 0314 	add.w	r3, r4, #20
 8007ca4:	f019 091f 	ands.w	r9, r9, #31
 8007ca8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007cac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007cb0:	d02b      	beq.n	8007d0a <__lshift+0xbe>
 8007cb2:	f1c9 0e20 	rsb	lr, r9, #32
 8007cb6:	468a      	mov	sl, r1
 8007cb8:	2200      	movs	r2, #0
 8007cba:	6818      	ldr	r0, [r3, #0]
 8007cbc:	fa00 f009 	lsl.w	r0, r0, r9
 8007cc0:	4302      	orrs	r2, r0
 8007cc2:	f84a 2b04 	str.w	r2, [sl], #4
 8007cc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cca:	459c      	cmp	ip, r3
 8007ccc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007cd0:	d8f3      	bhi.n	8007cba <__lshift+0x6e>
 8007cd2:	ebac 0304 	sub.w	r3, ip, r4
 8007cd6:	3b15      	subs	r3, #21
 8007cd8:	f023 0303 	bic.w	r3, r3, #3
 8007cdc:	3304      	adds	r3, #4
 8007cde:	f104 0015 	add.w	r0, r4, #21
 8007ce2:	4584      	cmp	ip, r0
 8007ce4:	bf38      	it	cc
 8007ce6:	2304      	movcc	r3, #4
 8007ce8:	50ca      	str	r2, [r1, r3]
 8007cea:	b10a      	cbz	r2, 8007cf0 <__lshift+0xa4>
 8007cec:	f108 0602 	add.w	r6, r8, #2
 8007cf0:	3e01      	subs	r6, #1
 8007cf2:	4638      	mov	r0, r7
 8007cf4:	612e      	str	r6, [r5, #16]
 8007cf6:	4621      	mov	r1, r4
 8007cf8:	f7ff fd8c 	bl	8007814 <_Bfree>
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d02:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d06:	3301      	adds	r3, #1
 8007d08:	e7c5      	b.n	8007c96 <__lshift+0x4a>
 8007d0a:	3904      	subs	r1, #4
 8007d0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d10:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d14:	459c      	cmp	ip, r3
 8007d16:	d8f9      	bhi.n	8007d0c <__lshift+0xc0>
 8007d18:	e7ea      	b.n	8007cf0 <__lshift+0xa4>
 8007d1a:	bf00      	nop
 8007d1c:	080093fc 	.word	0x080093fc
 8007d20:	0800948c 	.word	0x0800948c

08007d24 <__mcmp>:
 8007d24:	b530      	push	{r4, r5, lr}
 8007d26:	6902      	ldr	r2, [r0, #16]
 8007d28:	690c      	ldr	r4, [r1, #16]
 8007d2a:	1b12      	subs	r2, r2, r4
 8007d2c:	d10e      	bne.n	8007d4c <__mcmp+0x28>
 8007d2e:	f100 0314 	add.w	r3, r0, #20
 8007d32:	3114      	adds	r1, #20
 8007d34:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007d38:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007d3c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007d40:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007d44:	42a5      	cmp	r5, r4
 8007d46:	d003      	beq.n	8007d50 <__mcmp+0x2c>
 8007d48:	d305      	bcc.n	8007d56 <__mcmp+0x32>
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	4610      	mov	r0, r2
 8007d4e:	bd30      	pop	{r4, r5, pc}
 8007d50:	4283      	cmp	r3, r0
 8007d52:	d3f3      	bcc.n	8007d3c <__mcmp+0x18>
 8007d54:	e7fa      	b.n	8007d4c <__mcmp+0x28>
 8007d56:	f04f 32ff 	mov.w	r2, #4294967295
 8007d5a:	e7f7      	b.n	8007d4c <__mcmp+0x28>

08007d5c <__mdiff>:
 8007d5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d60:	460c      	mov	r4, r1
 8007d62:	4606      	mov	r6, r0
 8007d64:	4611      	mov	r1, r2
 8007d66:	4620      	mov	r0, r4
 8007d68:	4617      	mov	r7, r2
 8007d6a:	f7ff ffdb 	bl	8007d24 <__mcmp>
 8007d6e:	1e05      	subs	r5, r0, #0
 8007d70:	d110      	bne.n	8007d94 <__mdiff+0x38>
 8007d72:	4629      	mov	r1, r5
 8007d74:	4630      	mov	r0, r6
 8007d76:	f7ff fd0d 	bl	8007794 <_Balloc>
 8007d7a:	b930      	cbnz	r0, 8007d8a <__mdiff+0x2e>
 8007d7c:	4b39      	ldr	r3, [pc, #228]	; (8007e64 <__mdiff+0x108>)
 8007d7e:	4602      	mov	r2, r0
 8007d80:	f240 2132 	movw	r1, #562	; 0x232
 8007d84:	4838      	ldr	r0, [pc, #224]	; (8007e68 <__mdiff+0x10c>)
 8007d86:	f000 fbfd 	bl	8008584 <__assert_func>
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d94:	bfa4      	itt	ge
 8007d96:	463b      	movge	r3, r7
 8007d98:	4627      	movge	r7, r4
 8007d9a:	4630      	mov	r0, r6
 8007d9c:	6879      	ldr	r1, [r7, #4]
 8007d9e:	bfa6      	itte	ge
 8007da0:	461c      	movge	r4, r3
 8007da2:	2500      	movge	r5, #0
 8007da4:	2501      	movlt	r5, #1
 8007da6:	f7ff fcf5 	bl	8007794 <_Balloc>
 8007daa:	b920      	cbnz	r0, 8007db6 <__mdiff+0x5a>
 8007dac:	4b2d      	ldr	r3, [pc, #180]	; (8007e64 <__mdiff+0x108>)
 8007dae:	4602      	mov	r2, r0
 8007db0:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007db4:	e7e6      	b.n	8007d84 <__mdiff+0x28>
 8007db6:	693e      	ldr	r6, [r7, #16]
 8007db8:	60c5      	str	r5, [r0, #12]
 8007dba:	6925      	ldr	r5, [r4, #16]
 8007dbc:	f107 0114 	add.w	r1, r7, #20
 8007dc0:	f104 0914 	add.w	r9, r4, #20
 8007dc4:	f100 0e14 	add.w	lr, r0, #20
 8007dc8:	f107 0210 	add.w	r2, r7, #16
 8007dcc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007dd0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007dd4:	46f2      	mov	sl, lr
 8007dd6:	2700      	movs	r7, #0
 8007dd8:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ddc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007de0:	fa1f f883 	uxth.w	r8, r3
 8007de4:	fa17 f78b 	uxtah	r7, r7, fp
 8007de8:	0c1b      	lsrs	r3, r3, #16
 8007dea:	eba7 0808 	sub.w	r8, r7, r8
 8007dee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007df2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007df6:	fa1f f888 	uxth.w	r8, r8
 8007dfa:	141f      	asrs	r7, r3, #16
 8007dfc:	454d      	cmp	r5, r9
 8007dfe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007e02:	f84a 3b04 	str.w	r3, [sl], #4
 8007e06:	d8e7      	bhi.n	8007dd8 <__mdiff+0x7c>
 8007e08:	1b2b      	subs	r3, r5, r4
 8007e0a:	3b15      	subs	r3, #21
 8007e0c:	f023 0303 	bic.w	r3, r3, #3
 8007e10:	3304      	adds	r3, #4
 8007e12:	3415      	adds	r4, #21
 8007e14:	42a5      	cmp	r5, r4
 8007e16:	bf38      	it	cc
 8007e18:	2304      	movcc	r3, #4
 8007e1a:	4419      	add	r1, r3
 8007e1c:	4473      	add	r3, lr
 8007e1e:	469e      	mov	lr, r3
 8007e20:	460d      	mov	r5, r1
 8007e22:	4565      	cmp	r5, ip
 8007e24:	d30e      	bcc.n	8007e44 <__mdiff+0xe8>
 8007e26:	f10c 0203 	add.w	r2, ip, #3
 8007e2a:	1a52      	subs	r2, r2, r1
 8007e2c:	f022 0203 	bic.w	r2, r2, #3
 8007e30:	3903      	subs	r1, #3
 8007e32:	458c      	cmp	ip, r1
 8007e34:	bf38      	it	cc
 8007e36:	2200      	movcc	r2, #0
 8007e38:	441a      	add	r2, r3
 8007e3a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007e3e:	b17b      	cbz	r3, 8007e60 <__mdiff+0x104>
 8007e40:	6106      	str	r6, [r0, #16]
 8007e42:	e7a5      	b.n	8007d90 <__mdiff+0x34>
 8007e44:	f855 8b04 	ldr.w	r8, [r5], #4
 8007e48:	fa17 f488 	uxtah	r4, r7, r8
 8007e4c:	1422      	asrs	r2, r4, #16
 8007e4e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007e52:	b2a4      	uxth	r4, r4
 8007e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007e58:	f84e 4b04 	str.w	r4, [lr], #4
 8007e5c:	1417      	asrs	r7, r2, #16
 8007e5e:	e7e0      	b.n	8007e22 <__mdiff+0xc6>
 8007e60:	3e01      	subs	r6, #1
 8007e62:	e7ea      	b.n	8007e3a <__mdiff+0xde>
 8007e64:	080093fc 	.word	0x080093fc
 8007e68:	0800948c 	.word	0x0800948c

08007e6c <__ulp>:
 8007e6c:	b082      	sub	sp, #8
 8007e6e:	ed8d 0b00 	vstr	d0, [sp]
 8007e72:	9b01      	ldr	r3, [sp, #4]
 8007e74:	4912      	ldr	r1, [pc, #72]	; (8007ec0 <__ulp+0x54>)
 8007e76:	4019      	ands	r1, r3
 8007e78:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007e7c:	2900      	cmp	r1, #0
 8007e7e:	dd05      	ble.n	8007e8c <__ulp+0x20>
 8007e80:	2200      	movs	r2, #0
 8007e82:	460b      	mov	r3, r1
 8007e84:	ec43 2b10 	vmov	d0, r2, r3
 8007e88:	b002      	add	sp, #8
 8007e8a:	4770      	bx	lr
 8007e8c:	4249      	negs	r1, r1
 8007e8e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007e92:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007e96:	f04f 0200 	mov.w	r2, #0
 8007e9a:	f04f 0300 	mov.w	r3, #0
 8007e9e:	da04      	bge.n	8007eaa <__ulp+0x3e>
 8007ea0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007ea4:	fa41 f300 	asr.w	r3, r1, r0
 8007ea8:	e7ec      	b.n	8007e84 <__ulp+0x18>
 8007eaa:	f1a0 0114 	sub.w	r1, r0, #20
 8007eae:	291e      	cmp	r1, #30
 8007eb0:	bfda      	itte	le
 8007eb2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007eb6:	fa20 f101 	lsrle.w	r1, r0, r1
 8007eba:	2101      	movgt	r1, #1
 8007ebc:	460a      	mov	r2, r1
 8007ebe:	e7e1      	b.n	8007e84 <__ulp+0x18>
 8007ec0:	7ff00000 	.word	0x7ff00000

08007ec4 <__b2d>:
 8007ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec6:	6905      	ldr	r5, [r0, #16]
 8007ec8:	f100 0714 	add.w	r7, r0, #20
 8007ecc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007ed0:	1f2e      	subs	r6, r5, #4
 8007ed2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	f7ff fd52 	bl	8007980 <__hi0bits>
 8007edc:	f1c0 0320 	rsb	r3, r0, #32
 8007ee0:	280a      	cmp	r0, #10
 8007ee2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007f60 <__b2d+0x9c>
 8007ee6:	600b      	str	r3, [r1, #0]
 8007ee8:	dc14      	bgt.n	8007f14 <__b2d+0x50>
 8007eea:	f1c0 0e0b 	rsb	lr, r0, #11
 8007eee:	fa24 f10e 	lsr.w	r1, r4, lr
 8007ef2:	42b7      	cmp	r7, r6
 8007ef4:	ea41 030c 	orr.w	r3, r1, ip
 8007ef8:	bf34      	ite	cc
 8007efa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007efe:	2100      	movcs	r1, #0
 8007f00:	3015      	adds	r0, #21
 8007f02:	fa04 f000 	lsl.w	r0, r4, r0
 8007f06:	fa21 f10e 	lsr.w	r1, r1, lr
 8007f0a:	ea40 0201 	orr.w	r2, r0, r1
 8007f0e:	ec43 2b10 	vmov	d0, r2, r3
 8007f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f14:	42b7      	cmp	r7, r6
 8007f16:	bf3a      	itte	cc
 8007f18:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007f1c:	f1a5 0608 	subcc.w	r6, r5, #8
 8007f20:	2100      	movcs	r1, #0
 8007f22:	380b      	subs	r0, #11
 8007f24:	d017      	beq.n	8007f56 <__b2d+0x92>
 8007f26:	f1c0 0c20 	rsb	ip, r0, #32
 8007f2a:	fa04 f500 	lsl.w	r5, r4, r0
 8007f2e:	42be      	cmp	r6, r7
 8007f30:	fa21 f40c 	lsr.w	r4, r1, ip
 8007f34:	ea45 0504 	orr.w	r5, r5, r4
 8007f38:	bf8c      	ite	hi
 8007f3a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007f3e:	2400      	movls	r4, #0
 8007f40:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007f44:	fa01 f000 	lsl.w	r0, r1, r0
 8007f48:	fa24 f40c 	lsr.w	r4, r4, ip
 8007f4c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007f50:	ea40 0204 	orr.w	r2, r0, r4
 8007f54:	e7db      	b.n	8007f0e <__b2d+0x4a>
 8007f56:	ea44 030c 	orr.w	r3, r4, ip
 8007f5a:	460a      	mov	r2, r1
 8007f5c:	e7d7      	b.n	8007f0e <__b2d+0x4a>
 8007f5e:	bf00      	nop
 8007f60:	3ff00000 	.word	0x3ff00000

08007f64 <__d2b>:
 8007f64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f68:	4689      	mov	r9, r1
 8007f6a:	2101      	movs	r1, #1
 8007f6c:	ec57 6b10 	vmov	r6, r7, d0
 8007f70:	4690      	mov	r8, r2
 8007f72:	f7ff fc0f 	bl	8007794 <_Balloc>
 8007f76:	4604      	mov	r4, r0
 8007f78:	b930      	cbnz	r0, 8007f88 <__d2b+0x24>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	4b25      	ldr	r3, [pc, #148]	; (8008014 <__d2b+0xb0>)
 8007f7e:	4826      	ldr	r0, [pc, #152]	; (8008018 <__d2b+0xb4>)
 8007f80:	f240 310a 	movw	r1, #778	; 0x30a
 8007f84:	f000 fafe 	bl	8008584 <__assert_func>
 8007f88:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007f8c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007f90:	bb35      	cbnz	r5, 8007fe0 <__d2b+0x7c>
 8007f92:	2e00      	cmp	r6, #0
 8007f94:	9301      	str	r3, [sp, #4]
 8007f96:	d028      	beq.n	8007fea <__d2b+0x86>
 8007f98:	4668      	mov	r0, sp
 8007f9a:	9600      	str	r6, [sp, #0]
 8007f9c:	f7ff fd10 	bl	80079c0 <__lo0bits>
 8007fa0:	9900      	ldr	r1, [sp, #0]
 8007fa2:	b300      	cbz	r0, 8007fe6 <__d2b+0x82>
 8007fa4:	9a01      	ldr	r2, [sp, #4]
 8007fa6:	f1c0 0320 	rsb	r3, r0, #32
 8007faa:	fa02 f303 	lsl.w	r3, r2, r3
 8007fae:	430b      	orrs	r3, r1
 8007fb0:	40c2      	lsrs	r2, r0
 8007fb2:	6163      	str	r3, [r4, #20]
 8007fb4:	9201      	str	r2, [sp, #4]
 8007fb6:	9b01      	ldr	r3, [sp, #4]
 8007fb8:	61a3      	str	r3, [r4, #24]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	bf14      	ite	ne
 8007fbe:	2202      	movne	r2, #2
 8007fc0:	2201      	moveq	r2, #1
 8007fc2:	6122      	str	r2, [r4, #16]
 8007fc4:	b1d5      	cbz	r5, 8007ffc <__d2b+0x98>
 8007fc6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007fca:	4405      	add	r5, r0
 8007fcc:	f8c9 5000 	str.w	r5, [r9]
 8007fd0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007fd4:	f8c8 0000 	str.w	r0, [r8]
 8007fd8:	4620      	mov	r0, r4
 8007fda:	b003      	add	sp, #12
 8007fdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fe0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007fe4:	e7d5      	b.n	8007f92 <__d2b+0x2e>
 8007fe6:	6161      	str	r1, [r4, #20]
 8007fe8:	e7e5      	b.n	8007fb6 <__d2b+0x52>
 8007fea:	a801      	add	r0, sp, #4
 8007fec:	f7ff fce8 	bl	80079c0 <__lo0bits>
 8007ff0:	9b01      	ldr	r3, [sp, #4]
 8007ff2:	6163      	str	r3, [r4, #20]
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	6122      	str	r2, [r4, #16]
 8007ff8:	3020      	adds	r0, #32
 8007ffa:	e7e3      	b.n	8007fc4 <__d2b+0x60>
 8007ffc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008000:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008004:	f8c9 0000 	str.w	r0, [r9]
 8008008:	6918      	ldr	r0, [r3, #16]
 800800a:	f7ff fcb9 	bl	8007980 <__hi0bits>
 800800e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008012:	e7df      	b.n	8007fd4 <__d2b+0x70>
 8008014:	080093fc 	.word	0x080093fc
 8008018:	0800948c 	.word	0x0800948c

0800801c <__ratio>:
 800801c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008020:	4688      	mov	r8, r1
 8008022:	4669      	mov	r1, sp
 8008024:	4681      	mov	r9, r0
 8008026:	f7ff ff4d 	bl	8007ec4 <__b2d>
 800802a:	a901      	add	r1, sp, #4
 800802c:	4640      	mov	r0, r8
 800802e:	ec55 4b10 	vmov	r4, r5, d0
 8008032:	f7ff ff47 	bl	8007ec4 <__b2d>
 8008036:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800803a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800803e:	eba3 0c02 	sub.w	ip, r3, r2
 8008042:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008046:	1a9b      	subs	r3, r3, r2
 8008048:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800804c:	ec51 0b10 	vmov	r0, r1, d0
 8008050:	2b00      	cmp	r3, #0
 8008052:	bfd6      	itet	le
 8008054:	460a      	movle	r2, r1
 8008056:	462a      	movgt	r2, r5
 8008058:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800805c:	468b      	mov	fp, r1
 800805e:	462f      	mov	r7, r5
 8008060:	bfd4      	ite	le
 8008062:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008066:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800806a:	4620      	mov	r0, r4
 800806c:	ee10 2a10 	vmov	r2, s0
 8008070:	465b      	mov	r3, fp
 8008072:	4639      	mov	r1, r7
 8008074:	f7f8 fbf2 	bl	800085c <__aeabi_ddiv>
 8008078:	ec41 0b10 	vmov	d0, r0, r1
 800807c:	b003      	add	sp, #12
 800807e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008082 <__copybits>:
 8008082:	3901      	subs	r1, #1
 8008084:	b570      	push	{r4, r5, r6, lr}
 8008086:	1149      	asrs	r1, r1, #5
 8008088:	6914      	ldr	r4, [r2, #16]
 800808a:	3101      	adds	r1, #1
 800808c:	f102 0314 	add.w	r3, r2, #20
 8008090:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008094:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008098:	1f05      	subs	r5, r0, #4
 800809a:	42a3      	cmp	r3, r4
 800809c:	d30c      	bcc.n	80080b8 <__copybits+0x36>
 800809e:	1aa3      	subs	r3, r4, r2
 80080a0:	3b11      	subs	r3, #17
 80080a2:	f023 0303 	bic.w	r3, r3, #3
 80080a6:	3211      	adds	r2, #17
 80080a8:	42a2      	cmp	r2, r4
 80080aa:	bf88      	it	hi
 80080ac:	2300      	movhi	r3, #0
 80080ae:	4418      	add	r0, r3
 80080b0:	2300      	movs	r3, #0
 80080b2:	4288      	cmp	r0, r1
 80080b4:	d305      	bcc.n	80080c2 <__copybits+0x40>
 80080b6:	bd70      	pop	{r4, r5, r6, pc}
 80080b8:	f853 6b04 	ldr.w	r6, [r3], #4
 80080bc:	f845 6f04 	str.w	r6, [r5, #4]!
 80080c0:	e7eb      	b.n	800809a <__copybits+0x18>
 80080c2:	f840 3b04 	str.w	r3, [r0], #4
 80080c6:	e7f4      	b.n	80080b2 <__copybits+0x30>

080080c8 <__any_on>:
 80080c8:	f100 0214 	add.w	r2, r0, #20
 80080cc:	6900      	ldr	r0, [r0, #16]
 80080ce:	114b      	asrs	r3, r1, #5
 80080d0:	4298      	cmp	r0, r3
 80080d2:	b510      	push	{r4, lr}
 80080d4:	db11      	blt.n	80080fa <__any_on+0x32>
 80080d6:	dd0a      	ble.n	80080ee <__any_on+0x26>
 80080d8:	f011 011f 	ands.w	r1, r1, #31
 80080dc:	d007      	beq.n	80080ee <__any_on+0x26>
 80080de:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80080e2:	fa24 f001 	lsr.w	r0, r4, r1
 80080e6:	fa00 f101 	lsl.w	r1, r0, r1
 80080ea:	428c      	cmp	r4, r1
 80080ec:	d10b      	bne.n	8008106 <__any_on+0x3e>
 80080ee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d803      	bhi.n	80080fe <__any_on+0x36>
 80080f6:	2000      	movs	r0, #0
 80080f8:	bd10      	pop	{r4, pc}
 80080fa:	4603      	mov	r3, r0
 80080fc:	e7f7      	b.n	80080ee <__any_on+0x26>
 80080fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008102:	2900      	cmp	r1, #0
 8008104:	d0f5      	beq.n	80080f2 <__any_on+0x2a>
 8008106:	2001      	movs	r0, #1
 8008108:	e7f6      	b.n	80080f8 <__any_on+0x30>

0800810a <_calloc_r>:
 800810a:	b513      	push	{r0, r1, r4, lr}
 800810c:	434a      	muls	r2, r1
 800810e:	4611      	mov	r1, r2
 8008110:	9201      	str	r2, [sp, #4]
 8008112:	f000 f859 	bl	80081c8 <_malloc_r>
 8008116:	4604      	mov	r4, r0
 8008118:	b118      	cbz	r0, 8008122 <_calloc_r+0x18>
 800811a:	9a01      	ldr	r2, [sp, #4]
 800811c:	2100      	movs	r1, #0
 800811e:	f7fc fb7f 	bl	8004820 <memset>
 8008122:	4620      	mov	r0, r4
 8008124:	b002      	add	sp, #8
 8008126:	bd10      	pop	{r4, pc}

08008128 <_free_r>:
 8008128:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800812a:	2900      	cmp	r1, #0
 800812c:	d048      	beq.n	80081c0 <_free_r+0x98>
 800812e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008132:	9001      	str	r0, [sp, #4]
 8008134:	2b00      	cmp	r3, #0
 8008136:	f1a1 0404 	sub.w	r4, r1, #4
 800813a:	bfb8      	it	lt
 800813c:	18e4      	addlt	r4, r4, r3
 800813e:	f000 fa6b 	bl	8008618 <__malloc_lock>
 8008142:	4a20      	ldr	r2, [pc, #128]	; (80081c4 <_free_r+0x9c>)
 8008144:	9801      	ldr	r0, [sp, #4]
 8008146:	6813      	ldr	r3, [r2, #0]
 8008148:	4615      	mov	r5, r2
 800814a:	b933      	cbnz	r3, 800815a <_free_r+0x32>
 800814c:	6063      	str	r3, [r4, #4]
 800814e:	6014      	str	r4, [r2, #0]
 8008150:	b003      	add	sp, #12
 8008152:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008156:	f000 ba65 	b.w	8008624 <__malloc_unlock>
 800815a:	42a3      	cmp	r3, r4
 800815c:	d90b      	bls.n	8008176 <_free_r+0x4e>
 800815e:	6821      	ldr	r1, [r4, #0]
 8008160:	1862      	adds	r2, r4, r1
 8008162:	4293      	cmp	r3, r2
 8008164:	bf04      	itt	eq
 8008166:	681a      	ldreq	r2, [r3, #0]
 8008168:	685b      	ldreq	r3, [r3, #4]
 800816a:	6063      	str	r3, [r4, #4]
 800816c:	bf04      	itt	eq
 800816e:	1852      	addeq	r2, r2, r1
 8008170:	6022      	streq	r2, [r4, #0]
 8008172:	602c      	str	r4, [r5, #0]
 8008174:	e7ec      	b.n	8008150 <_free_r+0x28>
 8008176:	461a      	mov	r2, r3
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	b10b      	cbz	r3, 8008180 <_free_r+0x58>
 800817c:	42a3      	cmp	r3, r4
 800817e:	d9fa      	bls.n	8008176 <_free_r+0x4e>
 8008180:	6811      	ldr	r1, [r2, #0]
 8008182:	1855      	adds	r5, r2, r1
 8008184:	42a5      	cmp	r5, r4
 8008186:	d10b      	bne.n	80081a0 <_free_r+0x78>
 8008188:	6824      	ldr	r4, [r4, #0]
 800818a:	4421      	add	r1, r4
 800818c:	1854      	adds	r4, r2, r1
 800818e:	42a3      	cmp	r3, r4
 8008190:	6011      	str	r1, [r2, #0]
 8008192:	d1dd      	bne.n	8008150 <_free_r+0x28>
 8008194:	681c      	ldr	r4, [r3, #0]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	6053      	str	r3, [r2, #4]
 800819a:	4421      	add	r1, r4
 800819c:	6011      	str	r1, [r2, #0]
 800819e:	e7d7      	b.n	8008150 <_free_r+0x28>
 80081a0:	d902      	bls.n	80081a8 <_free_r+0x80>
 80081a2:	230c      	movs	r3, #12
 80081a4:	6003      	str	r3, [r0, #0]
 80081a6:	e7d3      	b.n	8008150 <_free_r+0x28>
 80081a8:	6825      	ldr	r5, [r4, #0]
 80081aa:	1961      	adds	r1, r4, r5
 80081ac:	428b      	cmp	r3, r1
 80081ae:	bf04      	itt	eq
 80081b0:	6819      	ldreq	r1, [r3, #0]
 80081b2:	685b      	ldreq	r3, [r3, #4]
 80081b4:	6063      	str	r3, [r4, #4]
 80081b6:	bf04      	itt	eq
 80081b8:	1949      	addeq	r1, r1, r5
 80081ba:	6021      	streq	r1, [r4, #0]
 80081bc:	6054      	str	r4, [r2, #4]
 80081be:	e7c7      	b.n	8008150 <_free_r+0x28>
 80081c0:	b003      	add	sp, #12
 80081c2:	bd30      	pop	{r4, r5, pc}
 80081c4:	20000304 	.word	0x20000304

080081c8 <_malloc_r>:
 80081c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ca:	1ccd      	adds	r5, r1, #3
 80081cc:	f025 0503 	bic.w	r5, r5, #3
 80081d0:	3508      	adds	r5, #8
 80081d2:	2d0c      	cmp	r5, #12
 80081d4:	bf38      	it	cc
 80081d6:	250c      	movcc	r5, #12
 80081d8:	2d00      	cmp	r5, #0
 80081da:	4606      	mov	r6, r0
 80081dc:	db01      	blt.n	80081e2 <_malloc_r+0x1a>
 80081de:	42a9      	cmp	r1, r5
 80081e0:	d903      	bls.n	80081ea <_malloc_r+0x22>
 80081e2:	230c      	movs	r3, #12
 80081e4:	6033      	str	r3, [r6, #0]
 80081e6:	2000      	movs	r0, #0
 80081e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081ea:	f000 fa15 	bl	8008618 <__malloc_lock>
 80081ee:	4921      	ldr	r1, [pc, #132]	; (8008274 <_malloc_r+0xac>)
 80081f0:	680a      	ldr	r2, [r1, #0]
 80081f2:	4614      	mov	r4, r2
 80081f4:	b99c      	cbnz	r4, 800821e <_malloc_r+0x56>
 80081f6:	4f20      	ldr	r7, [pc, #128]	; (8008278 <_malloc_r+0xb0>)
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	b923      	cbnz	r3, 8008206 <_malloc_r+0x3e>
 80081fc:	4621      	mov	r1, r4
 80081fe:	4630      	mov	r0, r6
 8008200:	f000 f9a2 	bl	8008548 <_sbrk_r>
 8008204:	6038      	str	r0, [r7, #0]
 8008206:	4629      	mov	r1, r5
 8008208:	4630      	mov	r0, r6
 800820a:	f000 f99d 	bl	8008548 <_sbrk_r>
 800820e:	1c43      	adds	r3, r0, #1
 8008210:	d123      	bne.n	800825a <_malloc_r+0x92>
 8008212:	230c      	movs	r3, #12
 8008214:	6033      	str	r3, [r6, #0]
 8008216:	4630      	mov	r0, r6
 8008218:	f000 fa04 	bl	8008624 <__malloc_unlock>
 800821c:	e7e3      	b.n	80081e6 <_malloc_r+0x1e>
 800821e:	6823      	ldr	r3, [r4, #0]
 8008220:	1b5b      	subs	r3, r3, r5
 8008222:	d417      	bmi.n	8008254 <_malloc_r+0x8c>
 8008224:	2b0b      	cmp	r3, #11
 8008226:	d903      	bls.n	8008230 <_malloc_r+0x68>
 8008228:	6023      	str	r3, [r4, #0]
 800822a:	441c      	add	r4, r3
 800822c:	6025      	str	r5, [r4, #0]
 800822e:	e004      	b.n	800823a <_malloc_r+0x72>
 8008230:	6863      	ldr	r3, [r4, #4]
 8008232:	42a2      	cmp	r2, r4
 8008234:	bf0c      	ite	eq
 8008236:	600b      	streq	r3, [r1, #0]
 8008238:	6053      	strne	r3, [r2, #4]
 800823a:	4630      	mov	r0, r6
 800823c:	f000 f9f2 	bl	8008624 <__malloc_unlock>
 8008240:	f104 000b 	add.w	r0, r4, #11
 8008244:	1d23      	adds	r3, r4, #4
 8008246:	f020 0007 	bic.w	r0, r0, #7
 800824a:	1ac2      	subs	r2, r0, r3
 800824c:	d0cc      	beq.n	80081e8 <_malloc_r+0x20>
 800824e:	1a1b      	subs	r3, r3, r0
 8008250:	50a3      	str	r3, [r4, r2]
 8008252:	e7c9      	b.n	80081e8 <_malloc_r+0x20>
 8008254:	4622      	mov	r2, r4
 8008256:	6864      	ldr	r4, [r4, #4]
 8008258:	e7cc      	b.n	80081f4 <_malloc_r+0x2c>
 800825a:	1cc4      	adds	r4, r0, #3
 800825c:	f024 0403 	bic.w	r4, r4, #3
 8008260:	42a0      	cmp	r0, r4
 8008262:	d0e3      	beq.n	800822c <_malloc_r+0x64>
 8008264:	1a21      	subs	r1, r4, r0
 8008266:	4630      	mov	r0, r6
 8008268:	f000 f96e 	bl	8008548 <_sbrk_r>
 800826c:	3001      	adds	r0, #1
 800826e:	d1dd      	bne.n	800822c <_malloc_r+0x64>
 8008270:	e7cf      	b.n	8008212 <_malloc_r+0x4a>
 8008272:	bf00      	nop
 8008274:	20000304 	.word	0x20000304
 8008278:	20000308 	.word	0x20000308

0800827c <__ssputs_r>:
 800827c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008280:	688e      	ldr	r6, [r1, #8]
 8008282:	429e      	cmp	r6, r3
 8008284:	4682      	mov	sl, r0
 8008286:	460c      	mov	r4, r1
 8008288:	4690      	mov	r8, r2
 800828a:	461f      	mov	r7, r3
 800828c:	d838      	bhi.n	8008300 <__ssputs_r+0x84>
 800828e:	898a      	ldrh	r2, [r1, #12]
 8008290:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008294:	d032      	beq.n	80082fc <__ssputs_r+0x80>
 8008296:	6825      	ldr	r5, [r4, #0]
 8008298:	6909      	ldr	r1, [r1, #16]
 800829a:	eba5 0901 	sub.w	r9, r5, r1
 800829e:	6965      	ldr	r5, [r4, #20]
 80082a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082a8:	3301      	adds	r3, #1
 80082aa:	444b      	add	r3, r9
 80082ac:	106d      	asrs	r5, r5, #1
 80082ae:	429d      	cmp	r5, r3
 80082b0:	bf38      	it	cc
 80082b2:	461d      	movcc	r5, r3
 80082b4:	0553      	lsls	r3, r2, #21
 80082b6:	d531      	bpl.n	800831c <__ssputs_r+0xa0>
 80082b8:	4629      	mov	r1, r5
 80082ba:	f7ff ff85 	bl	80081c8 <_malloc_r>
 80082be:	4606      	mov	r6, r0
 80082c0:	b950      	cbnz	r0, 80082d8 <__ssputs_r+0x5c>
 80082c2:	230c      	movs	r3, #12
 80082c4:	f8ca 3000 	str.w	r3, [sl]
 80082c8:	89a3      	ldrh	r3, [r4, #12]
 80082ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082ce:	81a3      	strh	r3, [r4, #12]
 80082d0:	f04f 30ff 	mov.w	r0, #4294967295
 80082d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082d8:	6921      	ldr	r1, [r4, #16]
 80082da:	464a      	mov	r2, r9
 80082dc:	f7fc fa92 	bl	8004804 <memcpy>
 80082e0:	89a3      	ldrh	r3, [r4, #12]
 80082e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082ea:	81a3      	strh	r3, [r4, #12]
 80082ec:	6126      	str	r6, [r4, #16]
 80082ee:	6165      	str	r5, [r4, #20]
 80082f0:	444e      	add	r6, r9
 80082f2:	eba5 0509 	sub.w	r5, r5, r9
 80082f6:	6026      	str	r6, [r4, #0]
 80082f8:	60a5      	str	r5, [r4, #8]
 80082fa:	463e      	mov	r6, r7
 80082fc:	42be      	cmp	r6, r7
 80082fe:	d900      	bls.n	8008302 <__ssputs_r+0x86>
 8008300:	463e      	mov	r6, r7
 8008302:	4632      	mov	r2, r6
 8008304:	6820      	ldr	r0, [r4, #0]
 8008306:	4641      	mov	r1, r8
 8008308:	f000 f96c 	bl	80085e4 <memmove>
 800830c:	68a3      	ldr	r3, [r4, #8]
 800830e:	6822      	ldr	r2, [r4, #0]
 8008310:	1b9b      	subs	r3, r3, r6
 8008312:	4432      	add	r2, r6
 8008314:	60a3      	str	r3, [r4, #8]
 8008316:	6022      	str	r2, [r4, #0]
 8008318:	2000      	movs	r0, #0
 800831a:	e7db      	b.n	80082d4 <__ssputs_r+0x58>
 800831c:	462a      	mov	r2, r5
 800831e:	f000 f987 	bl	8008630 <_realloc_r>
 8008322:	4606      	mov	r6, r0
 8008324:	2800      	cmp	r0, #0
 8008326:	d1e1      	bne.n	80082ec <__ssputs_r+0x70>
 8008328:	6921      	ldr	r1, [r4, #16]
 800832a:	4650      	mov	r0, sl
 800832c:	f7ff fefc 	bl	8008128 <_free_r>
 8008330:	e7c7      	b.n	80082c2 <__ssputs_r+0x46>
	...

08008334 <_svfiprintf_r>:
 8008334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008338:	4698      	mov	r8, r3
 800833a:	898b      	ldrh	r3, [r1, #12]
 800833c:	061b      	lsls	r3, r3, #24
 800833e:	b09d      	sub	sp, #116	; 0x74
 8008340:	4607      	mov	r7, r0
 8008342:	460d      	mov	r5, r1
 8008344:	4614      	mov	r4, r2
 8008346:	d50e      	bpl.n	8008366 <_svfiprintf_r+0x32>
 8008348:	690b      	ldr	r3, [r1, #16]
 800834a:	b963      	cbnz	r3, 8008366 <_svfiprintf_r+0x32>
 800834c:	2140      	movs	r1, #64	; 0x40
 800834e:	f7ff ff3b 	bl	80081c8 <_malloc_r>
 8008352:	6028      	str	r0, [r5, #0]
 8008354:	6128      	str	r0, [r5, #16]
 8008356:	b920      	cbnz	r0, 8008362 <_svfiprintf_r+0x2e>
 8008358:	230c      	movs	r3, #12
 800835a:	603b      	str	r3, [r7, #0]
 800835c:	f04f 30ff 	mov.w	r0, #4294967295
 8008360:	e0d1      	b.n	8008506 <_svfiprintf_r+0x1d2>
 8008362:	2340      	movs	r3, #64	; 0x40
 8008364:	616b      	str	r3, [r5, #20]
 8008366:	2300      	movs	r3, #0
 8008368:	9309      	str	r3, [sp, #36]	; 0x24
 800836a:	2320      	movs	r3, #32
 800836c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008370:	f8cd 800c 	str.w	r8, [sp, #12]
 8008374:	2330      	movs	r3, #48	; 0x30
 8008376:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008520 <_svfiprintf_r+0x1ec>
 800837a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800837e:	f04f 0901 	mov.w	r9, #1
 8008382:	4623      	mov	r3, r4
 8008384:	469a      	mov	sl, r3
 8008386:	f813 2b01 	ldrb.w	r2, [r3], #1
 800838a:	b10a      	cbz	r2, 8008390 <_svfiprintf_r+0x5c>
 800838c:	2a25      	cmp	r2, #37	; 0x25
 800838e:	d1f9      	bne.n	8008384 <_svfiprintf_r+0x50>
 8008390:	ebba 0b04 	subs.w	fp, sl, r4
 8008394:	d00b      	beq.n	80083ae <_svfiprintf_r+0x7a>
 8008396:	465b      	mov	r3, fp
 8008398:	4622      	mov	r2, r4
 800839a:	4629      	mov	r1, r5
 800839c:	4638      	mov	r0, r7
 800839e:	f7ff ff6d 	bl	800827c <__ssputs_r>
 80083a2:	3001      	adds	r0, #1
 80083a4:	f000 80aa 	beq.w	80084fc <_svfiprintf_r+0x1c8>
 80083a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083aa:	445a      	add	r2, fp
 80083ac:	9209      	str	r2, [sp, #36]	; 0x24
 80083ae:	f89a 3000 	ldrb.w	r3, [sl]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	f000 80a2 	beq.w	80084fc <_svfiprintf_r+0x1c8>
 80083b8:	2300      	movs	r3, #0
 80083ba:	f04f 32ff 	mov.w	r2, #4294967295
 80083be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083c2:	f10a 0a01 	add.w	sl, sl, #1
 80083c6:	9304      	str	r3, [sp, #16]
 80083c8:	9307      	str	r3, [sp, #28]
 80083ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083ce:	931a      	str	r3, [sp, #104]	; 0x68
 80083d0:	4654      	mov	r4, sl
 80083d2:	2205      	movs	r2, #5
 80083d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083d8:	4851      	ldr	r0, [pc, #324]	; (8008520 <_svfiprintf_r+0x1ec>)
 80083da:	f7f7 ff09 	bl	80001f0 <memchr>
 80083de:	9a04      	ldr	r2, [sp, #16]
 80083e0:	b9d8      	cbnz	r0, 800841a <_svfiprintf_r+0xe6>
 80083e2:	06d0      	lsls	r0, r2, #27
 80083e4:	bf44      	itt	mi
 80083e6:	2320      	movmi	r3, #32
 80083e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083ec:	0711      	lsls	r1, r2, #28
 80083ee:	bf44      	itt	mi
 80083f0:	232b      	movmi	r3, #43	; 0x2b
 80083f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083f6:	f89a 3000 	ldrb.w	r3, [sl]
 80083fa:	2b2a      	cmp	r3, #42	; 0x2a
 80083fc:	d015      	beq.n	800842a <_svfiprintf_r+0xf6>
 80083fe:	9a07      	ldr	r2, [sp, #28]
 8008400:	4654      	mov	r4, sl
 8008402:	2000      	movs	r0, #0
 8008404:	f04f 0c0a 	mov.w	ip, #10
 8008408:	4621      	mov	r1, r4
 800840a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800840e:	3b30      	subs	r3, #48	; 0x30
 8008410:	2b09      	cmp	r3, #9
 8008412:	d94e      	bls.n	80084b2 <_svfiprintf_r+0x17e>
 8008414:	b1b0      	cbz	r0, 8008444 <_svfiprintf_r+0x110>
 8008416:	9207      	str	r2, [sp, #28]
 8008418:	e014      	b.n	8008444 <_svfiprintf_r+0x110>
 800841a:	eba0 0308 	sub.w	r3, r0, r8
 800841e:	fa09 f303 	lsl.w	r3, r9, r3
 8008422:	4313      	orrs	r3, r2
 8008424:	9304      	str	r3, [sp, #16]
 8008426:	46a2      	mov	sl, r4
 8008428:	e7d2      	b.n	80083d0 <_svfiprintf_r+0x9c>
 800842a:	9b03      	ldr	r3, [sp, #12]
 800842c:	1d19      	adds	r1, r3, #4
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	9103      	str	r1, [sp, #12]
 8008432:	2b00      	cmp	r3, #0
 8008434:	bfbb      	ittet	lt
 8008436:	425b      	neglt	r3, r3
 8008438:	f042 0202 	orrlt.w	r2, r2, #2
 800843c:	9307      	strge	r3, [sp, #28]
 800843e:	9307      	strlt	r3, [sp, #28]
 8008440:	bfb8      	it	lt
 8008442:	9204      	strlt	r2, [sp, #16]
 8008444:	7823      	ldrb	r3, [r4, #0]
 8008446:	2b2e      	cmp	r3, #46	; 0x2e
 8008448:	d10c      	bne.n	8008464 <_svfiprintf_r+0x130>
 800844a:	7863      	ldrb	r3, [r4, #1]
 800844c:	2b2a      	cmp	r3, #42	; 0x2a
 800844e:	d135      	bne.n	80084bc <_svfiprintf_r+0x188>
 8008450:	9b03      	ldr	r3, [sp, #12]
 8008452:	1d1a      	adds	r2, r3, #4
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	9203      	str	r2, [sp, #12]
 8008458:	2b00      	cmp	r3, #0
 800845a:	bfb8      	it	lt
 800845c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008460:	3402      	adds	r4, #2
 8008462:	9305      	str	r3, [sp, #20]
 8008464:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008530 <_svfiprintf_r+0x1fc>
 8008468:	7821      	ldrb	r1, [r4, #0]
 800846a:	2203      	movs	r2, #3
 800846c:	4650      	mov	r0, sl
 800846e:	f7f7 febf 	bl	80001f0 <memchr>
 8008472:	b140      	cbz	r0, 8008486 <_svfiprintf_r+0x152>
 8008474:	2340      	movs	r3, #64	; 0x40
 8008476:	eba0 000a 	sub.w	r0, r0, sl
 800847a:	fa03 f000 	lsl.w	r0, r3, r0
 800847e:	9b04      	ldr	r3, [sp, #16]
 8008480:	4303      	orrs	r3, r0
 8008482:	3401      	adds	r4, #1
 8008484:	9304      	str	r3, [sp, #16]
 8008486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800848a:	4826      	ldr	r0, [pc, #152]	; (8008524 <_svfiprintf_r+0x1f0>)
 800848c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008490:	2206      	movs	r2, #6
 8008492:	f7f7 fead 	bl	80001f0 <memchr>
 8008496:	2800      	cmp	r0, #0
 8008498:	d038      	beq.n	800850c <_svfiprintf_r+0x1d8>
 800849a:	4b23      	ldr	r3, [pc, #140]	; (8008528 <_svfiprintf_r+0x1f4>)
 800849c:	bb1b      	cbnz	r3, 80084e6 <_svfiprintf_r+0x1b2>
 800849e:	9b03      	ldr	r3, [sp, #12]
 80084a0:	3307      	adds	r3, #7
 80084a2:	f023 0307 	bic.w	r3, r3, #7
 80084a6:	3308      	adds	r3, #8
 80084a8:	9303      	str	r3, [sp, #12]
 80084aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084ac:	4433      	add	r3, r6
 80084ae:	9309      	str	r3, [sp, #36]	; 0x24
 80084b0:	e767      	b.n	8008382 <_svfiprintf_r+0x4e>
 80084b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80084b6:	460c      	mov	r4, r1
 80084b8:	2001      	movs	r0, #1
 80084ba:	e7a5      	b.n	8008408 <_svfiprintf_r+0xd4>
 80084bc:	2300      	movs	r3, #0
 80084be:	3401      	adds	r4, #1
 80084c0:	9305      	str	r3, [sp, #20]
 80084c2:	4619      	mov	r1, r3
 80084c4:	f04f 0c0a 	mov.w	ip, #10
 80084c8:	4620      	mov	r0, r4
 80084ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084ce:	3a30      	subs	r2, #48	; 0x30
 80084d0:	2a09      	cmp	r2, #9
 80084d2:	d903      	bls.n	80084dc <_svfiprintf_r+0x1a8>
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d0c5      	beq.n	8008464 <_svfiprintf_r+0x130>
 80084d8:	9105      	str	r1, [sp, #20]
 80084da:	e7c3      	b.n	8008464 <_svfiprintf_r+0x130>
 80084dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80084e0:	4604      	mov	r4, r0
 80084e2:	2301      	movs	r3, #1
 80084e4:	e7f0      	b.n	80084c8 <_svfiprintf_r+0x194>
 80084e6:	ab03      	add	r3, sp, #12
 80084e8:	9300      	str	r3, [sp, #0]
 80084ea:	462a      	mov	r2, r5
 80084ec:	4b0f      	ldr	r3, [pc, #60]	; (800852c <_svfiprintf_r+0x1f8>)
 80084ee:	a904      	add	r1, sp, #16
 80084f0:	4638      	mov	r0, r7
 80084f2:	f7fc fa3d 	bl	8004970 <_printf_float>
 80084f6:	1c42      	adds	r2, r0, #1
 80084f8:	4606      	mov	r6, r0
 80084fa:	d1d6      	bne.n	80084aa <_svfiprintf_r+0x176>
 80084fc:	89ab      	ldrh	r3, [r5, #12]
 80084fe:	065b      	lsls	r3, r3, #25
 8008500:	f53f af2c 	bmi.w	800835c <_svfiprintf_r+0x28>
 8008504:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008506:	b01d      	add	sp, #116	; 0x74
 8008508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800850c:	ab03      	add	r3, sp, #12
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	462a      	mov	r2, r5
 8008512:	4b06      	ldr	r3, [pc, #24]	; (800852c <_svfiprintf_r+0x1f8>)
 8008514:	a904      	add	r1, sp, #16
 8008516:	4638      	mov	r0, r7
 8008518:	f7fc fcce 	bl	8004eb8 <_printf_i>
 800851c:	e7eb      	b.n	80084f6 <_svfiprintf_r+0x1c2>
 800851e:	bf00      	nop
 8008520:	080095ec 	.word	0x080095ec
 8008524:	080095f6 	.word	0x080095f6
 8008528:	08004971 	.word	0x08004971
 800852c:	0800827d 	.word	0x0800827d
 8008530:	080095f2 	.word	0x080095f2
 8008534:	00000000 	.word	0x00000000

08008538 <nan>:
 8008538:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008540 <nan+0x8>
 800853c:	4770      	bx	lr
 800853e:	bf00      	nop
 8008540:	00000000 	.word	0x00000000
 8008544:	7ff80000 	.word	0x7ff80000

08008548 <_sbrk_r>:
 8008548:	b538      	push	{r3, r4, r5, lr}
 800854a:	4d06      	ldr	r5, [pc, #24]	; (8008564 <_sbrk_r+0x1c>)
 800854c:	2300      	movs	r3, #0
 800854e:	4604      	mov	r4, r0
 8008550:	4608      	mov	r0, r1
 8008552:	602b      	str	r3, [r5, #0]
 8008554:	f7f9 fdda 	bl	800210c <_sbrk>
 8008558:	1c43      	adds	r3, r0, #1
 800855a:	d102      	bne.n	8008562 <_sbrk_r+0x1a>
 800855c:	682b      	ldr	r3, [r5, #0]
 800855e:	b103      	cbz	r3, 8008562 <_sbrk_r+0x1a>
 8008560:	6023      	str	r3, [r4, #0]
 8008562:	bd38      	pop	{r3, r4, r5, pc}
 8008564:	20000574 	.word	0x20000574

08008568 <__ascii_wctomb>:
 8008568:	b149      	cbz	r1, 800857e <__ascii_wctomb+0x16>
 800856a:	2aff      	cmp	r2, #255	; 0xff
 800856c:	bf85      	ittet	hi
 800856e:	238a      	movhi	r3, #138	; 0x8a
 8008570:	6003      	strhi	r3, [r0, #0]
 8008572:	700a      	strbls	r2, [r1, #0]
 8008574:	f04f 30ff 	movhi.w	r0, #4294967295
 8008578:	bf98      	it	ls
 800857a:	2001      	movls	r0, #1
 800857c:	4770      	bx	lr
 800857e:	4608      	mov	r0, r1
 8008580:	4770      	bx	lr
	...

08008584 <__assert_func>:
 8008584:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008586:	4614      	mov	r4, r2
 8008588:	461a      	mov	r2, r3
 800858a:	4b09      	ldr	r3, [pc, #36]	; (80085b0 <__assert_func+0x2c>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4605      	mov	r5, r0
 8008590:	68d8      	ldr	r0, [r3, #12]
 8008592:	b14c      	cbz	r4, 80085a8 <__assert_func+0x24>
 8008594:	4b07      	ldr	r3, [pc, #28]	; (80085b4 <__assert_func+0x30>)
 8008596:	9100      	str	r1, [sp, #0]
 8008598:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800859c:	4906      	ldr	r1, [pc, #24]	; (80085b8 <__assert_func+0x34>)
 800859e:	462b      	mov	r3, r5
 80085a0:	f000 f80e 	bl	80085c0 <fiprintf>
 80085a4:	f000 fa84 	bl	8008ab0 <abort>
 80085a8:	4b04      	ldr	r3, [pc, #16]	; (80085bc <__assert_func+0x38>)
 80085aa:	461c      	mov	r4, r3
 80085ac:	e7f3      	b.n	8008596 <__assert_func+0x12>
 80085ae:	bf00      	nop
 80085b0:	2000000c 	.word	0x2000000c
 80085b4:	080095fd 	.word	0x080095fd
 80085b8:	0800960a 	.word	0x0800960a
 80085bc:	08009638 	.word	0x08009638

080085c0 <fiprintf>:
 80085c0:	b40e      	push	{r1, r2, r3}
 80085c2:	b503      	push	{r0, r1, lr}
 80085c4:	4601      	mov	r1, r0
 80085c6:	ab03      	add	r3, sp, #12
 80085c8:	4805      	ldr	r0, [pc, #20]	; (80085e0 <fiprintf+0x20>)
 80085ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80085ce:	6800      	ldr	r0, [r0, #0]
 80085d0:	9301      	str	r3, [sp, #4]
 80085d2:	f000 f87d 	bl	80086d0 <_vfiprintf_r>
 80085d6:	b002      	add	sp, #8
 80085d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80085dc:	b003      	add	sp, #12
 80085de:	4770      	bx	lr
 80085e0:	2000000c 	.word	0x2000000c

080085e4 <memmove>:
 80085e4:	4288      	cmp	r0, r1
 80085e6:	b510      	push	{r4, lr}
 80085e8:	eb01 0402 	add.w	r4, r1, r2
 80085ec:	d902      	bls.n	80085f4 <memmove+0x10>
 80085ee:	4284      	cmp	r4, r0
 80085f0:	4623      	mov	r3, r4
 80085f2:	d807      	bhi.n	8008604 <memmove+0x20>
 80085f4:	1e43      	subs	r3, r0, #1
 80085f6:	42a1      	cmp	r1, r4
 80085f8:	d008      	beq.n	800860c <memmove+0x28>
 80085fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008602:	e7f8      	b.n	80085f6 <memmove+0x12>
 8008604:	4402      	add	r2, r0
 8008606:	4601      	mov	r1, r0
 8008608:	428a      	cmp	r2, r1
 800860a:	d100      	bne.n	800860e <memmove+0x2a>
 800860c:	bd10      	pop	{r4, pc}
 800860e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008612:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008616:	e7f7      	b.n	8008608 <memmove+0x24>

08008618 <__malloc_lock>:
 8008618:	4801      	ldr	r0, [pc, #4]	; (8008620 <__malloc_lock+0x8>)
 800861a:	f000 bc09 	b.w	8008e30 <__retarget_lock_acquire_recursive>
 800861e:	bf00      	nop
 8008620:	2000057c 	.word	0x2000057c

08008624 <__malloc_unlock>:
 8008624:	4801      	ldr	r0, [pc, #4]	; (800862c <__malloc_unlock+0x8>)
 8008626:	f000 bc04 	b.w	8008e32 <__retarget_lock_release_recursive>
 800862a:	bf00      	nop
 800862c:	2000057c 	.word	0x2000057c

08008630 <_realloc_r>:
 8008630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008632:	4607      	mov	r7, r0
 8008634:	4614      	mov	r4, r2
 8008636:	460e      	mov	r6, r1
 8008638:	b921      	cbnz	r1, 8008644 <_realloc_r+0x14>
 800863a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800863e:	4611      	mov	r1, r2
 8008640:	f7ff bdc2 	b.w	80081c8 <_malloc_r>
 8008644:	b922      	cbnz	r2, 8008650 <_realloc_r+0x20>
 8008646:	f7ff fd6f 	bl	8008128 <_free_r>
 800864a:	4625      	mov	r5, r4
 800864c:	4628      	mov	r0, r5
 800864e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008650:	f000 fc54 	bl	8008efc <_malloc_usable_size_r>
 8008654:	42a0      	cmp	r0, r4
 8008656:	d20f      	bcs.n	8008678 <_realloc_r+0x48>
 8008658:	4621      	mov	r1, r4
 800865a:	4638      	mov	r0, r7
 800865c:	f7ff fdb4 	bl	80081c8 <_malloc_r>
 8008660:	4605      	mov	r5, r0
 8008662:	2800      	cmp	r0, #0
 8008664:	d0f2      	beq.n	800864c <_realloc_r+0x1c>
 8008666:	4631      	mov	r1, r6
 8008668:	4622      	mov	r2, r4
 800866a:	f7fc f8cb 	bl	8004804 <memcpy>
 800866e:	4631      	mov	r1, r6
 8008670:	4638      	mov	r0, r7
 8008672:	f7ff fd59 	bl	8008128 <_free_r>
 8008676:	e7e9      	b.n	800864c <_realloc_r+0x1c>
 8008678:	4635      	mov	r5, r6
 800867a:	e7e7      	b.n	800864c <_realloc_r+0x1c>

0800867c <__sfputc_r>:
 800867c:	6893      	ldr	r3, [r2, #8]
 800867e:	3b01      	subs	r3, #1
 8008680:	2b00      	cmp	r3, #0
 8008682:	b410      	push	{r4}
 8008684:	6093      	str	r3, [r2, #8]
 8008686:	da08      	bge.n	800869a <__sfputc_r+0x1e>
 8008688:	6994      	ldr	r4, [r2, #24]
 800868a:	42a3      	cmp	r3, r4
 800868c:	db01      	blt.n	8008692 <__sfputc_r+0x16>
 800868e:	290a      	cmp	r1, #10
 8008690:	d103      	bne.n	800869a <__sfputc_r+0x1e>
 8008692:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008696:	f000 b94b 	b.w	8008930 <__swbuf_r>
 800869a:	6813      	ldr	r3, [r2, #0]
 800869c:	1c58      	adds	r0, r3, #1
 800869e:	6010      	str	r0, [r2, #0]
 80086a0:	7019      	strb	r1, [r3, #0]
 80086a2:	4608      	mov	r0, r1
 80086a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086a8:	4770      	bx	lr

080086aa <__sfputs_r>:
 80086aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ac:	4606      	mov	r6, r0
 80086ae:	460f      	mov	r7, r1
 80086b0:	4614      	mov	r4, r2
 80086b2:	18d5      	adds	r5, r2, r3
 80086b4:	42ac      	cmp	r4, r5
 80086b6:	d101      	bne.n	80086bc <__sfputs_r+0x12>
 80086b8:	2000      	movs	r0, #0
 80086ba:	e007      	b.n	80086cc <__sfputs_r+0x22>
 80086bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086c0:	463a      	mov	r2, r7
 80086c2:	4630      	mov	r0, r6
 80086c4:	f7ff ffda 	bl	800867c <__sfputc_r>
 80086c8:	1c43      	adds	r3, r0, #1
 80086ca:	d1f3      	bne.n	80086b4 <__sfputs_r+0xa>
 80086cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080086d0 <_vfiprintf_r>:
 80086d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d4:	460d      	mov	r5, r1
 80086d6:	b09d      	sub	sp, #116	; 0x74
 80086d8:	4614      	mov	r4, r2
 80086da:	4698      	mov	r8, r3
 80086dc:	4606      	mov	r6, r0
 80086de:	b118      	cbz	r0, 80086e8 <_vfiprintf_r+0x18>
 80086e0:	6983      	ldr	r3, [r0, #24]
 80086e2:	b90b      	cbnz	r3, 80086e8 <_vfiprintf_r+0x18>
 80086e4:	f000 fb06 	bl	8008cf4 <__sinit>
 80086e8:	4b89      	ldr	r3, [pc, #548]	; (8008910 <_vfiprintf_r+0x240>)
 80086ea:	429d      	cmp	r5, r3
 80086ec:	d11b      	bne.n	8008726 <_vfiprintf_r+0x56>
 80086ee:	6875      	ldr	r5, [r6, #4]
 80086f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086f2:	07d9      	lsls	r1, r3, #31
 80086f4:	d405      	bmi.n	8008702 <_vfiprintf_r+0x32>
 80086f6:	89ab      	ldrh	r3, [r5, #12]
 80086f8:	059a      	lsls	r2, r3, #22
 80086fa:	d402      	bmi.n	8008702 <_vfiprintf_r+0x32>
 80086fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086fe:	f000 fb97 	bl	8008e30 <__retarget_lock_acquire_recursive>
 8008702:	89ab      	ldrh	r3, [r5, #12]
 8008704:	071b      	lsls	r3, r3, #28
 8008706:	d501      	bpl.n	800870c <_vfiprintf_r+0x3c>
 8008708:	692b      	ldr	r3, [r5, #16]
 800870a:	b9eb      	cbnz	r3, 8008748 <_vfiprintf_r+0x78>
 800870c:	4629      	mov	r1, r5
 800870e:	4630      	mov	r0, r6
 8008710:	f000 f960 	bl	80089d4 <__swsetup_r>
 8008714:	b1c0      	cbz	r0, 8008748 <_vfiprintf_r+0x78>
 8008716:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008718:	07dc      	lsls	r4, r3, #31
 800871a:	d50e      	bpl.n	800873a <_vfiprintf_r+0x6a>
 800871c:	f04f 30ff 	mov.w	r0, #4294967295
 8008720:	b01d      	add	sp, #116	; 0x74
 8008722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008726:	4b7b      	ldr	r3, [pc, #492]	; (8008914 <_vfiprintf_r+0x244>)
 8008728:	429d      	cmp	r5, r3
 800872a:	d101      	bne.n	8008730 <_vfiprintf_r+0x60>
 800872c:	68b5      	ldr	r5, [r6, #8]
 800872e:	e7df      	b.n	80086f0 <_vfiprintf_r+0x20>
 8008730:	4b79      	ldr	r3, [pc, #484]	; (8008918 <_vfiprintf_r+0x248>)
 8008732:	429d      	cmp	r5, r3
 8008734:	bf08      	it	eq
 8008736:	68f5      	ldreq	r5, [r6, #12]
 8008738:	e7da      	b.n	80086f0 <_vfiprintf_r+0x20>
 800873a:	89ab      	ldrh	r3, [r5, #12]
 800873c:	0598      	lsls	r0, r3, #22
 800873e:	d4ed      	bmi.n	800871c <_vfiprintf_r+0x4c>
 8008740:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008742:	f000 fb76 	bl	8008e32 <__retarget_lock_release_recursive>
 8008746:	e7e9      	b.n	800871c <_vfiprintf_r+0x4c>
 8008748:	2300      	movs	r3, #0
 800874a:	9309      	str	r3, [sp, #36]	; 0x24
 800874c:	2320      	movs	r3, #32
 800874e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008752:	f8cd 800c 	str.w	r8, [sp, #12]
 8008756:	2330      	movs	r3, #48	; 0x30
 8008758:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800891c <_vfiprintf_r+0x24c>
 800875c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008760:	f04f 0901 	mov.w	r9, #1
 8008764:	4623      	mov	r3, r4
 8008766:	469a      	mov	sl, r3
 8008768:	f813 2b01 	ldrb.w	r2, [r3], #1
 800876c:	b10a      	cbz	r2, 8008772 <_vfiprintf_r+0xa2>
 800876e:	2a25      	cmp	r2, #37	; 0x25
 8008770:	d1f9      	bne.n	8008766 <_vfiprintf_r+0x96>
 8008772:	ebba 0b04 	subs.w	fp, sl, r4
 8008776:	d00b      	beq.n	8008790 <_vfiprintf_r+0xc0>
 8008778:	465b      	mov	r3, fp
 800877a:	4622      	mov	r2, r4
 800877c:	4629      	mov	r1, r5
 800877e:	4630      	mov	r0, r6
 8008780:	f7ff ff93 	bl	80086aa <__sfputs_r>
 8008784:	3001      	adds	r0, #1
 8008786:	f000 80aa 	beq.w	80088de <_vfiprintf_r+0x20e>
 800878a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800878c:	445a      	add	r2, fp
 800878e:	9209      	str	r2, [sp, #36]	; 0x24
 8008790:	f89a 3000 	ldrb.w	r3, [sl]
 8008794:	2b00      	cmp	r3, #0
 8008796:	f000 80a2 	beq.w	80088de <_vfiprintf_r+0x20e>
 800879a:	2300      	movs	r3, #0
 800879c:	f04f 32ff 	mov.w	r2, #4294967295
 80087a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087a4:	f10a 0a01 	add.w	sl, sl, #1
 80087a8:	9304      	str	r3, [sp, #16]
 80087aa:	9307      	str	r3, [sp, #28]
 80087ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087b0:	931a      	str	r3, [sp, #104]	; 0x68
 80087b2:	4654      	mov	r4, sl
 80087b4:	2205      	movs	r2, #5
 80087b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ba:	4858      	ldr	r0, [pc, #352]	; (800891c <_vfiprintf_r+0x24c>)
 80087bc:	f7f7 fd18 	bl	80001f0 <memchr>
 80087c0:	9a04      	ldr	r2, [sp, #16]
 80087c2:	b9d8      	cbnz	r0, 80087fc <_vfiprintf_r+0x12c>
 80087c4:	06d1      	lsls	r1, r2, #27
 80087c6:	bf44      	itt	mi
 80087c8:	2320      	movmi	r3, #32
 80087ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087ce:	0713      	lsls	r3, r2, #28
 80087d0:	bf44      	itt	mi
 80087d2:	232b      	movmi	r3, #43	; 0x2b
 80087d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087d8:	f89a 3000 	ldrb.w	r3, [sl]
 80087dc:	2b2a      	cmp	r3, #42	; 0x2a
 80087de:	d015      	beq.n	800880c <_vfiprintf_r+0x13c>
 80087e0:	9a07      	ldr	r2, [sp, #28]
 80087e2:	4654      	mov	r4, sl
 80087e4:	2000      	movs	r0, #0
 80087e6:	f04f 0c0a 	mov.w	ip, #10
 80087ea:	4621      	mov	r1, r4
 80087ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087f0:	3b30      	subs	r3, #48	; 0x30
 80087f2:	2b09      	cmp	r3, #9
 80087f4:	d94e      	bls.n	8008894 <_vfiprintf_r+0x1c4>
 80087f6:	b1b0      	cbz	r0, 8008826 <_vfiprintf_r+0x156>
 80087f8:	9207      	str	r2, [sp, #28]
 80087fa:	e014      	b.n	8008826 <_vfiprintf_r+0x156>
 80087fc:	eba0 0308 	sub.w	r3, r0, r8
 8008800:	fa09 f303 	lsl.w	r3, r9, r3
 8008804:	4313      	orrs	r3, r2
 8008806:	9304      	str	r3, [sp, #16]
 8008808:	46a2      	mov	sl, r4
 800880a:	e7d2      	b.n	80087b2 <_vfiprintf_r+0xe2>
 800880c:	9b03      	ldr	r3, [sp, #12]
 800880e:	1d19      	adds	r1, r3, #4
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	9103      	str	r1, [sp, #12]
 8008814:	2b00      	cmp	r3, #0
 8008816:	bfbb      	ittet	lt
 8008818:	425b      	neglt	r3, r3
 800881a:	f042 0202 	orrlt.w	r2, r2, #2
 800881e:	9307      	strge	r3, [sp, #28]
 8008820:	9307      	strlt	r3, [sp, #28]
 8008822:	bfb8      	it	lt
 8008824:	9204      	strlt	r2, [sp, #16]
 8008826:	7823      	ldrb	r3, [r4, #0]
 8008828:	2b2e      	cmp	r3, #46	; 0x2e
 800882a:	d10c      	bne.n	8008846 <_vfiprintf_r+0x176>
 800882c:	7863      	ldrb	r3, [r4, #1]
 800882e:	2b2a      	cmp	r3, #42	; 0x2a
 8008830:	d135      	bne.n	800889e <_vfiprintf_r+0x1ce>
 8008832:	9b03      	ldr	r3, [sp, #12]
 8008834:	1d1a      	adds	r2, r3, #4
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	9203      	str	r2, [sp, #12]
 800883a:	2b00      	cmp	r3, #0
 800883c:	bfb8      	it	lt
 800883e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008842:	3402      	adds	r4, #2
 8008844:	9305      	str	r3, [sp, #20]
 8008846:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800892c <_vfiprintf_r+0x25c>
 800884a:	7821      	ldrb	r1, [r4, #0]
 800884c:	2203      	movs	r2, #3
 800884e:	4650      	mov	r0, sl
 8008850:	f7f7 fcce 	bl	80001f0 <memchr>
 8008854:	b140      	cbz	r0, 8008868 <_vfiprintf_r+0x198>
 8008856:	2340      	movs	r3, #64	; 0x40
 8008858:	eba0 000a 	sub.w	r0, r0, sl
 800885c:	fa03 f000 	lsl.w	r0, r3, r0
 8008860:	9b04      	ldr	r3, [sp, #16]
 8008862:	4303      	orrs	r3, r0
 8008864:	3401      	adds	r4, #1
 8008866:	9304      	str	r3, [sp, #16]
 8008868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800886c:	482c      	ldr	r0, [pc, #176]	; (8008920 <_vfiprintf_r+0x250>)
 800886e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008872:	2206      	movs	r2, #6
 8008874:	f7f7 fcbc 	bl	80001f0 <memchr>
 8008878:	2800      	cmp	r0, #0
 800887a:	d03f      	beq.n	80088fc <_vfiprintf_r+0x22c>
 800887c:	4b29      	ldr	r3, [pc, #164]	; (8008924 <_vfiprintf_r+0x254>)
 800887e:	bb1b      	cbnz	r3, 80088c8 <_vfiprintf_r+0x1f8>
 8008880:	9b03      	ldr	r3, [sp, #12]
 8008882:	3307      	adds	r3, #7
 8008884:	f023 0307 	bic.w	r3, r3, #7
 8008888:	3308      	adds	r3, #8
 800888a:	9303      	str	r3, [sp, #12]
 800888c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800888e:	443b      	add	r3, r7
 8008890:	9309      	str	r3, [sp, #36]	; 0x24
 8008892:	e767      	b.n	8008764 <_vfiprintf_r+0x94>
 8008894:	fb0c 3202 	mla	r2, ip, r2, r3
 8008898:	460c      	mov	r4, r1
 800889a:	2001      	movs	r0, #1
 800889c:	e7a5      	b.n	80087ea <_vfiprintf_r+0x11a>
 800889e:	2300      	movs	r3, #0
 80088a0:	3401      	adds	r4, #1
 80088a2:	9305      	str	r3, [sp, #20]
 80088a4:	4619      	mov	r1, r3
 80088a6:	f04f 0c0a 	mov.w	ip, #10
 80088aa:	4620      	mov	r0, r4
 80088ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088b0:	3a30      	subs	r2, #48	; 0x30
 80088b2:	2a09      	cmp	r2, #9
 80088b4:	d903      	bls.n	80088be <_vfiprintf_r+0x1ee>
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d0c5      	beq.n	8008846 <_vfiprintf_r+0x176>
 80088ba:	9105      	str	r1, [sp, #20]
 80088bc:	e7c3      	b.n	8008846 <_vfiprintf_r+0x176>
 80088be:	fb0c 2101 	mla	r1, ip, r1, r2
 80088c2:	4604      	mov	r4, r0
 80088c4:	2301      	movs	r3, #1
 80088c6:	e7f0      	b.n	80088aa <_vfiprintf_r+0x1da>
 80088c8:	ab03      	add	r3, sp, #12
 80088ca:	9300      	str	r3, [sp, #0]
 80088cc:	462a      	mov	r2, r5
 80088ce:	4b16      	ldr	r3, [pc, #88]	; (8008928 <_vfiprintf_r+0x258>)
 80088d0:	a904      	add	r1, sp, #16
 80088d2:	4630      	mov	r0, r6
 80088d4:	f7fc f84c 	bl	8004970 <_printf_float>
 80088d8:	4607      	mov	r7, r0
 80088da:	1c78      	adds	r0, r7, #1
 80088dc:	d1d6      	bne.n	800888c <_vfiprintf_r+0x1bc>
 80088de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088e0:	07d9      	lsls	r1, r3, #31
 80088e2:	d405      	bmi.n	80088f0 <_vfiprintf_r+0x220>
 80088e4:	89ab      	ldrh	r3, [r5, #12]
 80088e6:	059a      	lsls	r2, r3, #22
 80088e8:	d402      	bmi.n	80088f0 <_vfiprintf_r+0x220>
 80088ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088ec:	f000 faa1 	bl	8008e32 <__retarget_lock_release_recursive>
 80088f0:	89ab      	ldrh	r3, [r5, #12]
 80088f2:	065b      	lsls	r3, r3, #25
 80088f4:	f53f af12 	bmi.w	800871c <_vfiprintf_r+0x4c>
 80088f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088fa:	e711      	b.n	8008720 <_vfiprintf_r+0x50>
 80088fc:	ab03      	add	r3, sp, #12
 80088fe:	9300      	str	r3, [sp, #0]
 8008900:	462a      	mov	r2, r5
 8008902:	4b09      	ldr	r3, [pc, #36]	; (8008928 <_vfiprintf_r+0x258>)
 8008904:	a904      	add	r1, sp, #16
 8008906:	4630      	mov	r0, r6
 8008908:	f7fc fad6 	bl	8004eb8 <_printf_i>
 800890c:	e7e4      	b.n	80088d8 <_vfiprintf_r+0x208>
 800890e:	bf00      	nop
 8008910:	0800965c 	.word	0x0800965c
 8008914:	0800967c 	.word	0x0800967c
 8008918:	0800963c 	.word	0x0800963c
 800891c:	080095ec 	.word	0x080095ec
 8008920:	080095f6 	.word	0x080095f6
 8008924:	08004971 	.word	0x08004971
 8008928:	080086ab 	.word	0x080086ab
 800892c:	080095f2 	.word	0x080095f2

08008930 <__swbuf_r>:
 8008930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008932:	460e      	mov	r6, r1
 8008934:	4614      	mov	r4, r2
 8008936:	4605      	mov	r5, r0
 8008938:	b118      	cbz	r0, 8008942 <__swbuf_r+0x12>
 800893a:	6983      	ldr	r3, [r0, #24]
 800893c:	b90b      	cbnz	r3, 8008942 <__swbuf_r+0x12>
 800893e:	f000 f9d9 	bl	8008cf4 <__sinit>
 8008942:	4b21      	ldr	r3, [pc, #132]	; (80089c8 <__swbuf_r+0x98>)
 8008944:	429c      	cmp	r4, r3
 8008946:	d12b      	bne.n	80089a0 <__swbuf_r+0x70>
 8008948:	686c      	ldr	r4, [r5, #4]
 800894a:	69a3      	ldr	r3, [r4, #24]
 800894c:	60a3      	str	r3, [r4, #8]
 800894e:	89a3      	ldrh	r3, [r4, #12]
 8008950:	071a      	lsls	r2, r3, #28
 8008952:	d52f      	bpl.n	80089b4 <__swbuf_r+0x84>
 8008954:	6923      	ldr	r3, [r4, #16]
 8008956:	b36b      	cbz	r3, 80089b4 <__swbuf_r+0x84>
 8008958:	6923      	ldr	r3, [r4, #16]
 800895a:	6820      	ldr	r0, [r4, #0]
 800895c:	1ac0      	subs	r0, r0, r3
 800895e:	6963      	ldr	r3, [r4, #20]
 8008960:	b2f6      	uxtb	r6, r6
 8008962:	4283      	cmp	r3, r0
 8008964:	4637      	mov	r7, r6
 8008966:	dc04      	bgt.n	8008972 <__swbuf_r+0x42>
 8008968:	4621      	mov	r1, r4
 800896a:	4628      	mov	r0, r5
 800896c:	f000 f92e 	bl	8008bcc <_fflush_r>
 8008970:	bb30      	cbnz	r0, 80089c0 <__swbuf_r+0x90>
 8008972:	68a3      	ldr	r3, [r4, #8]
 8008974:	3b01      	subs	r3, #1
 8008976:	60a3      	str	r3, [r4, #8]
 8008978:	6823      	ldr	r3, [r4, #0]
 800897a:	1c5a      	adds	r2, r3, #1
 800897c:	6022      	str	r2, [r4, #0]
 800897e:	701e      	strb	r6, [r3, #0]
 8008980:	6963      	ldr	r3, [r4, #20]
 8008982:	3001      	adds	r0, #1
 8008984:	4283      	cmp	r3, r0
 8008986:	d004      	beq.n	8008992 <__swbuf_r+0x62>
 8008988:	89a3      	ldrh	r3, [r4, #12]
 800898a:	07db      	lsls	r3, r3, #31
 800898c:	d506      	bpl.n	800899c <__swbuf_r+0x6c>
 800898e:	2e0a      	cmp	r6, #10
 8008990:	d104      	bne.n	800899c <__swbuf_r+0x6c>
 8008992:	4621      	mov	r1, r4
 8008994:	4628      	mov	r0, r5
 8008996:	f000 f919 	bl	8008bcc <_fflush_r>
 800899a:	b988      	cbnz	r0, 80089c0 <__swbuf_r+0x90>
 800899c:	4638      	mov	r0, r7
 800899e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089a0:	4b0a      	ldr	r3, [pc, #40]	; (80089cc <__swbuf_r+0x9c>)
 80089a2:	429c      	cmp	r4, r3
 80089a4:	d101      	bne.n	80089aa <__swbuf_r+0x7a>
 80089a6:	68ac      	ldr	r4, [r5, #8]
 80089a8:	e7cf      	b.n	800894a <__swbuf_r+0x1a>
 80089aa:	4b09      	ldr	r3, [pc, #36]	; (80089d0 <__swbuf_r+0xa0>)
 80089ac:	429c      	cmp	r4, r3
 80089ae:	bf08      	it	eq
 80089b0:	68ec      	ldreq	r4, [r5, #12]
 80089b2:	e7ca      	b.n	800894a <__swbuf_r+0x1a>
 80089b4:	4621      	mov	r1, r4
 80089b6:	4628      	mov	r0, r5
 80089b8:	f000 f80c 	bl	80089d4 <__swsetup_r>
 80089bc:	2800      	cmp	r0, #0
 80089be:	d0cb      	beq.n	8008958 <__swbuf_r+0x28>
 80089c0:	f04f 37ff 	mov.w	r7, #4294967295
 80089c4:	e7ea      	b.n	800899c <__swbuf_r+0x6c>
 80089c6:	bf00      	nop
 80089c8:	0800965c 	.word	0x0800965c
 80089cc:	0800967c 	.word	0x0800967c
 80089d0:	0800963c 	.word	0x0800963c

080089d4 <__swsetup_r>:
 80089d4:	4b32      	ldr	r3, [pc, #200]	; (8008aa0 <__swsetup_r+0xcc>)
 80089d6:	b570      	push	{r4, r5, r6, lr}
 80089d8:	681d      	ldr	r5, [r3, #0]
 80089da:	4606      	mov	r6, r0
 80089dc:	460c      	mov	r4, r1
 80089de:	b125      	cbz	r5, 80089ea <__swsetup_r+0x16>
 80089e0:	69ab      	ldr	r3, [r5, #24]
 80089e2:	b913      	cbnz	r3, 80089ea <__swsetup_r+0x16>
 80089e4:	4628      	mov	r0, r5
 80089e6:	f000 f985 	bl	8008cf4 <__sinit>
 80089ea:	4b2e      	ldr	r3, [pc, #184]	; (8008aa4 <__swsetup_r+0xd0>)
 80089ec:	429c      	cmp	r4, r3
 80089ee:	d10f      	bne.n	8008a10 <__swsetup_r+0x3c>
 80089f0:	686c      	ldr	r4, [r5, #4]
 80089f2:	89a3      	ldrh	r3, [r4, #12]
 80089f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089f8:	0719      	lsls	r1, r3, #28
 80089fa:	d42c      	bmi.n	8008a56 <__swsetup_r+0x82>
 80089fc:	06dd      	lsls	r5, r3, #27
 80089fe:	d411      	bmi.n	8008a24 <__swsetup_r+0x50>
 8008a00:	2309      	movs	r3, #9
 8008a02:	6033      	str	r3, [r6, #0]
 8008a04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008a08:	81a3      	strh	r3, [r4, #12]
 8008a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008a0e:	e03e      	b.n	8008a8e <__swsetup_r+0xba>
 8008a10:	4b25      	ldr	r3, [pc, #148]	; (8008aa8 <__swsetup_r+0xd4>)
 8008a12:	429c      	cmp	r4, r3
 8008a14:	d101      	bne.n	8008a1a <__swsetup_r+0x46>
 8008a16:	68ac      	ldr	r4, [r5, #8]
 8008a18:	e7eb      	b.n	80089f2 <__swsetup_r+0x1e>
 8008a1a:	4b24      	ldr	r3, [pc, #144]	; (8008aac <__swsetup_r+0xd8>)
 8008a1c:	429c      	cmp	r4, r3
 8008a1e:	bf08      	it	eq
 8008a20:	68ec      	ldreq	r4, [r5, #12]
 8008a22:	e7e6      	b.n	80089f2 <__swsetup_r+0x1e>
 8008a24:	0758      	lsls	r0, r3, #29
 8008a26:	d512      	bpl.n	8008a4e <__swsetup_r+0x7a>
 8008a28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a2a:	b141      	cbz	r1, 8008a3e <__swsetup_r+0x6a>
 8008a2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a30:	4299      	cmp	r1, r3
 8008a32:	d002      	beq.n	8008a3a <__swsetup_r+0x66>
 8008a34:	4630      	mov	r0, r6
 8008a36:	f7ff fb77 	bl	8008128 <_free_r>
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	6363      	str	r3, [r4, #52]	; 0x34
 8008a3e:	89a3      	ldrh	r3, [r4, #12]
 8008a40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a44:	81a3      	strh	r3, [r4, #12]
 8008a46:	2300      	movs	r3, #0
 8008a48:	6063      	str	r3, [r4, #4]
 8008a4a:	6923      	ldr	r3, [r4, #16]
 8008a4c:	6023      	str	r3, [r4, #0]
 8008a4e:	89a3      	ldrh	r3, [r4, #12]
 8008a50:	f043 0308 	orr.w	r3, r3, #8
 8008a54:	81a3      	strh	r3, [r4, #12]
 8008a56:	6923      	ldr	r3, [r4, #16]
 8008a58:	b94b      	cbnz	r3, 8008a6e <__swsetup_r+0x9a>
 8008a5a:	89a3      	ldrh	r3, [r4, #12]
 8008a5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a64:	d003      	beq.n	8008a6e <__swsetup_r+0x9a>
 8008a66:	4621      	mov	r1, r4
 8008a68:	4630      	mov	r0, r6
 8008a6a:	f000 fa07 	bl	8008e7c <__smakebuf_r>
 8008a6e:	89a0      	ldrh	r0, [r4, #12]
 8008a70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a74:	f010 0301 	ands.w	r3, r0, #1
 8008a78:	d00a      	beq.n	8008a90 <__swsetup_r+0xbc>
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	60a3      	str	r3, [r4, #8]
 8008a7e:	6963      	ldr	r3, [r4, #20]
 8008a80:	425b      	negs	r3, r3
 8008a82:	61a3      	str	r3, [r4, #24]
 8008a84:	6923      	ldr	r3, [r4, #16]
 8008a86:	b943      	cbnz	r3, 8008a9a <__swsetup_r+0xc6>
 8008a88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a8c:	d1ba      	bne.n	8008a04 <__swsetup_r+0x30>
 8008a8e:	bd70      	pop	{r4, r5, r6, pc}
 8008a90:	0781      	lsls	r1, r0, #30
 8008a92:	bf58      	it	pl
 8008a94:	6963      	ldrpl	r3, [r4, #20]
 8008a96:	60a3      	str	r3, [r4, #8]
 8008a98:	e7f4      	b.n	8008a84 <__swsetup_r+0xb0>
 8008a9a:	2000      	movs	r0, #0
 8008a9c:	e7f7      	b.n	8008a8e <__swsetup_r+0xba>
 8008a9e:	bf00      	nop
 8008aa0:	2000000c 	.word	0x2000000c
 8008aa4:	0800965c 	.word	0x0800965c
 8008aa8:	0800967c 	.word	0x0800967c
 8008aac:	0800963c 	.word	0x0800963c

08008ab0 <abort>:
 8008ab0:	b508      	push	{r3, lr}
 8008ab2:	2006      	movs	r0, #6
 8008ab4:	f000 fa52 	bl	8008f5c <raise>
 8008ab8:	2001      	movs	r0, #1
 8008aba:	f7f9 faaf 	bl	800201c <_exit>
	...

08008ac0 <__sflush_r>:
 8008ac0:	898a      	ldrh	r2, [r1, #12]
 8008ac2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ac6:	4605      	mov	r5, r0
 8008ac8:	0710      	lsls	r0, r2, #28
 8008aca:	460c      	mov	r4, r1
 8008acc:	d458      	bmi.n	8008b80 <__sflush_r+0xc0>
 8008ace:	684b      	ldr	r3, [r1, #4]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	dc05      	bgt.n	8008ae0 <__sflush_r+0x20>
 8008ad4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	dc02      	bgt.n	8008ae0 <__sflush_r+0x20>
 8008ada:	2000      	movs	r0, #0
 8008adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ae0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ae2:	2e00      	cmp	r6, #0
 8008ae4:	d0f9      	beq.n	8008ada <__sflush_r+0x1a>
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008aec:	682f      	ldr	r7, [r5, #0]
 8008aee:	602b      	str	r3, [r5, #0]
 8008af0:	d032      	beq.n	8008b58 <__sflush_r+0x98>
 8008af2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008af4:	89a3      	ldrh	r3, [r4, #12]
 8008af6:	075a      	lsls	r2, r3, #29
 8008af8:	d505      	bpl.n	8008b06 <__sflush_r+0x46>
 8008afa:	6863      	ldr	r3, [r4, #4]
 8008afc:	1ac0      	subs	r0, r0, r3
 8008afe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b00:	b10b      	cbz	r3, 8008b06 <__sflush_r+0x46>
 8008b02:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b04:	1ac0      	subs	r0, r0, r3
 8008b06:	2300      	movs	r3, #0
 8008b08:	4602      	mov	r2, r0
 8008b0a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b0c:	6a21      	ldr	r1, [r4, #32]
 8008b0e:	4628      	mov	r0, r5
 8008b10:	47b0      	blx	r6
 8008b12:	1c43      	adds	r3, r0, #1
 8008b14:	89a3      	ldrh	r3, [r4, #12]
 8008b16:	d106      	bne.n	8008b26 <__sflush_r+0x66>
 8008b18:	6829      	ldr	r1, [r5, #0]
 8008b1a:	291d      	cmp	r1, #29
 8008b1c:	d82c      	bhi.n	8008b78 <__sflush_r+0xb8>
 8008b1e:	4a2a      	ldr	r2, [pc, #168]	; (8008bc8 <__sflush_r+0x108>)
 8008b20:	40ca      	lsrs	r2, r1
 8008b22:	07d6      	lsls	r6, r2, #31
 8008b24:	d528      	bpl.n	8008b78 <__sflush_r+0xb8>
 8008b26:	2200      	movs	r2, #0
 8008b28:	6062      	str	r2, [r4, #4]
 8008b2a:	04d9      	lsls	r1, r3, #19
 8008b2c:	6922      	ldr	r2, [r4, #16]
 8008b2e:	6022      	str	r2, [r4, #0]
 8008b30:	d504      	bpl.n	8008b3c <__sflush_r+0x7c>
 8008b32:	1c42      	adds	r2, r0, #1
 8008b34:	d101      	bne.n	8008b3a <__sflush_r+0x7a>
 8008b36:	682b      	ldr	r3, [r5, #0]
 8008b38:	b903      	cbnz	r3, 8008b3c <__sflush_r+0x7c>
 8008b3a:	6560      	str	r0, [r4, #84]	; 0x54
 8008b3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b3e:	602f      	str	r7, [r5, #0]
 8008b40:	2900      	cmp	r1, #0
 8008b42:	d0ca      	beq.n	8008ada <__sflush_r+0x1a>
 8008b44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b48:	4299      	cmp	r1, r3
 8008b4a:	d002      	beq.n	8008b52 <__sflush_r+0x92>
 8008b4c:	4628      	mov	r0, r5
 8008b4e:	f7ff faeb 	bl	8008128 <_free_r>
 8008b52:	2000      	movs	r0, #0
 8008b54:	6360      	str	r0, [r4, #52]	; 0x34
 8008b56:	e7c1      	b.n	8008adc <__sflush_r+0x1c>
 8008b58:	6a21      	ldr	r1, [r4, #32]
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	47b0      	blx	r6
 8008b60:	1c41      	adds	r1, r0, #1
 8008b62:	d1c7      	bne.n	8008af4 <__sflush_r+0x34>
 8008b64:	682b      	ldr	r3, [r5, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d0c4      	beq.n	8008af4 <__sflush_r+0x34>
 8008b6a:	2b1d      	cmp	r3, #29
 8008b6c:	d001      	beq.n	8008b72 <__sflush_r+0xb2>
 8008b6e:	2b16      	cmp	r3, #22
 8008b70:	d101      	bne.n	8008b76 <__sflush_r+0xb6>
 8008b72:	602f      	str	r7, [r5, #0]
 8008b74:	e7b1      	b.n	8008ada <__sflush_r+0x1a>
 8008b76:	89a3      	ldrh	r3, [r4, #12]
 8008b78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b7c:	81a3      	strh	r3, [r4, #12]
 8008b7e:	e7ad      	b.n	8008adc <__sflush_r+0x1c>
 8008b80:	690f      	ldr	r7, [r1, #16]
 8008b82:	2f00      	cmp	r7, #0
 8008b84:	d0a9      	beq.n	8008ada <__sflush_r+0x1a>
 8008b86:	0793      	lsls	r3, r2, #30
 8008b88:	680e      	ldr	r6, [r1, #0]
 8008b8a:	bf08      	it	eq
 8008b8c:	694b      	ldreq	r3, [r1, #20]
 8008b8e:	600f      	str	r7, [r1, #0]
 8008b90:	bf18      	it	ne
 8008b92:	2300      	movne	r3, #0
 8008b94:	eba6 0807 	sub.w	r8, r6, r7
 8008b98:	608b      	str	r3, [r1, #8]
 8008b9a:	f1b8 0f00 	cmp.w	r8, #0
 8008b9e:	dd9c      	ble.n	8008ada <__sflush_r+0x1a>
 8008ba0:	6a21      	ldr	r1, [r4, #32]
 8008ba2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ba4:	4643      	mov	r3, r8
 8008ba6:	463a      	mov	r2, r7
 8008ba8:	4628      	mov	r0, r5
 8008baa:	47b0      	blx	r6
 8008bac:	2800      	cmp	r0, #0
 8008bae:	dc06      	bgt.n	8008bbe <__sflush_r+0xfe>
 8008bb0:	89a3      	ldrh	r3, [r4, #12]
 8008bb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bb6:	81a3      	strh	r3, [r4, #12]
 8008bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bbc:	e78e      	b.n	8008adc <__sflush_r+0x1c>
 8008bbe:	4407      	add	r7, r0
 8008bc0:	eba8 0800 	sub.w	r8, r8, r0
 8008bc4:	e7e9      	b.n	8008b9a <__sflush_r+0xda>
 8008bc6:	bf00      	nop
 8008bc8:	20400001 	.word	0x20400001

08008bcc <_fflush_r>:
 8008bcc:	b538      	push	{r3, r4, r5, lr}
 8008bce:	690b      	ldr	r3, [r1, #16]
 8008bd0:	4605      	mov	r5, r0
 8008bd2:	460c      	mov	r4, r1
 8008bd4:	b913      	cbnz	r3, 8008bdc <_fflush_r+0x10>
 8008bd6:	2500      	movs	r5, #0
 8008bd8:	4628      	mov	r0, r5
 8008bda:	bd38      	pop	{r3, r4, r5, pc}
 8008bdc:	b118      	cbz	r0, 8008be6 <_fflush_r+0x1a>
 8008bde:	6983      	ldr	r3, [r0, #24]
 8008be0:	b90b      	cbnz	r3, 8008be6 <_fflush_r+0x1a>
 8008be2:	f000 f887 	bl	8008cf4 <__sinit>
 8008be6:	4b14      	ldr	r3, [pc, #80]	; (8008c38 <_fflush_r+0x6c>)
 8008be8:	429c      	cmp	r4, r3
 8008bea:	d11b      	bne.n	8008c24 <_fflush_r+0x58>
 8008bec:	686c      	ldr	r4, [r5, #4]
 8008bee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d0ef      	beq.n	8008bd6 <_fflush_r+0xa>
 8008bf6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008bf8:	07d0      	lsls	r0, r2, #31
 8008bfa:	d404      	bmi.n	8008c06 <_fflush_r+0x3a>
 8008bfc:	0599      	lsls	r1, r3, #22
 8008bfe:	d402      	bmi.n	8008c06 <_fflush_r+0x3a>
 8008c00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c02:	f000 f915 	bl	8008e30 <__retarget_lock_acquire_recursive>
 8008c06:	4628      	mov	r0, r5
 8008c08:	4621      	mov	r1, r4
 8008c0a:	f7ff ff59 	bl	8008ac0 <__sflush_r>
 8008c0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c10:	07da      	lsls	r2, r3, #31
 8008c12:	4605      	mov	r5, r0
 8008c14:	d4e0      	bmi.n	8008bd8 <_fflush_r+0xc>
 8008c16:	89a3      	ldrh	r3, [r4, #12]
 8008c18:	059b      	lsls	r3, r3, #22
 8008c1a:	d4dd      	bmi.n	8008bd8 <_fflush_r+0xc>
 8008c1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c1e:	f000 f908 	bl	8008e32 <__retarget_lock_release_recursive>
 8008c22:	e7d9      	b.n	8008bd8 <_fflush_r+0xc>
 8008c24:	4b05      	ldr	r3, [pc, #20]	; (8008c3c <_fflush_r+0x70>)
 8008c26:	429c      	cmp	r4, r3
 8008c28:	d101      	bne.n	8008c2e <_fflush_r+0x62>
 8008c2a:	68ac      	ldr	r4, [r5, #8]
 8008c2c:	e7df      	b.n	8008bee <_fflush_r+0x22>
 8008c2e:	4b04      	ldr	r3, [pc, #16]	; (8008c40 <_fflush_r+0x74>)
 8008c30:	429c      	cmp	r4, r3
 8008c32:	bf08      	it	eq
 8008c34:	68ec      	ldreq	r4, [r5, #12]
 8008c36:	e7da      	b.n	8008bee <_fflush_r+0x22>
 8008c38:	0800965c 	.word	0x0800965c
 8008c3c:	0800967c 	.word	0x0800967c
 8008c40:	0800963c 	.word	0x0800963c

08008c44 <std>:
 8008c44:	2300      	movs	r3, #0
 8008c46:	b510      	push	{r4, lr}
 8008c48:	4604      	mov	r4, r0
 8008c4a:	e9c0 3300 	strd	r3, r3, [r0]
 8008c4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c52:	6083      	str	r3, [r0, #8]
 8008c54:	8181      	strh	r1, [r0, #12]
 8008c56:	6643      	str	r3, [r0, #100]	; 0x64
 8008c58:	81c2      	strh	r2, [r0, #14]
 8008c5a:	6183      	str	r3, [r0, #24]
 8008c5c:	4619      	mov	r1, r3
 8008c5e:	2208      	movs	r2, #8
 8008c60:	305c      	adds	r0, #92	; 0x5c
 8008c62:	f7fb fddd 	bl	8004820 <memset>
 8008c66:	4b05      	ldr	r3, [pc, #20]	; (8008c7c <std+0x38>)
 8008c68:	6263      	str	r3, [r4, #36]	; 0x24
 8008c6a:	4b05      	ldr	r3, [pc, #20]	; (8008c80 <std+0x3c>)
 8008c6c:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c6e:	4b05      	ldr	r3, [pc, #20]	; (8008c84 <std+0x40>)
 8008c70:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c72:	4b05      	ldr	r3, [pc, #20]	; (8008c88 <std+0x44>)
 8008c74:	6224      	str	r4, [r4, #32]
 8008c76:	6323      	str	r3, [r4, #48]	; 0x30
 8008c78:	bd10      	pop	{r4, pc}
 8008c7a:	bf00      	nop
 8008c7c:	08008f95 	.word	0x08008f95
 8008c80:	08008fb7 	.word	0x08008fb7
 8008c84:	08008fef 	.word	0x08008fef
 8008c88:	08009013 	.word	0x08009013

08008c8c <_cleanup_r>:
 8008c8c:	4901      	ldr	r1, [pc, #4]	; (8008c94 <_cleanup_r+0x8>)
 8008c8e:	f000 b8af 	b.w	8008df0 <_fwalk_reent>
 8008c92:	bf00      	nop
 8008c94:	08008bcd 	.word	0x08008bcd

08008c98 <__sfmoreglue>:
 8008c98:	b570      	push	{r4, r5, r6, lr}
 8008c9a:	1e4a      	subs	r2, r1, #1
 8008c9c:	2568      	movs	r5, #104	; 0x68
 8008c9e:	4355      	muls	r5, r2
 8008ca0:	460e      	mov	r6, r1
 8008ca2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008ca6:	f7ff fa8f 	bl	80081c8 <_malloc_r>
 8008caa:	4604      	mov	r4, r0
 8008cac:	b140      	cbz	r0, 8008cc0 <__sfmoreglue+0x28>
 8008cae:	2100      	movs	r1, #0
 8008cb0:	e9c0 1600 	strd	r1, r6, [r0]
 8008cb4:	300c      	adds	r0, #12
 8008cb6:	60a0      	str	r0, [r4, #8]
 8008cb8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008cbc:	f7fb fdb0 	bl	8004820 <memset>
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	bd70      	pop	{r4, r5, r6, pc}

08008cc4 <__sfp_lock_acquire>:
 8008cc4:	4801      	ldr	r0, [pc, #4]	; (8008ccc <__sfp_lock_acquire+0x8>)
 8008cc6:	f000 b8b3 	b.w	8008e30 <__retarget_lock_acquire_recursive>
 8008cca:	bf00      	nop
 8008ccc:	20000580 	.word	0x20000580

08008cd0 <__sfp_lock_release>:
 8008cd0:	4801      	ldr	r0, [pc, #4]	; (8008cd8 <__sfp_lock_release+0x8>)
 8008cd2:	f000 b8ae 	b.w	8008e32 <__retarget_lock_release_recursive>
 8008cd6:	bf00      	nop
 8008cd8:	20000580 	.word	0x20000580

08008cdc <__sinit_lock_acquire>:
 8008cdc:	4801      	ldr	r0, [pc, #4]	; (8008ce4 <__sinit_lock_acquire+0x8>)
 8008cde:	f000 b8a7 	b.w	8008e30 <__retarget_lock_acquire_recursive>
 8008ce2:	bf00      	nop
 8008ce4:	2000057b 	.word	0x2000057b

08008ce8 <__sinit_lock_release>:
 8008ce8:	4801      	ldr	r0, [pc, #4]	; (8008cf0 <__sinit_lock_release+0x8>)
 8008cea:	f000 b8a2 	b.w	8008e32 <__retarget_lock_release_recursive>
 8008cee:	bf00      	nop
 8008cf0:	2000057b 	.word	0x2000057b

08008cf4 <__sinit>:
 8008cf4:	b510      	push	{r4, lr}
 8008cf6:	4604      	mov	r4, r0
 8008cf8:	f7ff fff0 	bl	8008cdc <__sinit_lock_acquire>
 8008cfc:	69a3      	ldr	r3, [r4, #24]
 8008cfe:	b11b      	cbz	r3, 8008d08 <__sinit+0x14>
 8008d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d04:	f7ff bff0 	b.w	8008ce8 <__sinit_lock_release>
 8008d08:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008d0c:	6523      	str	r3, [r4, #80]	; 0x50
 8008d0e:	4b13      	ldr	r3, [pc, #76]	; (8008d5c <__sinit+0x68>)
 8008d10:	4a13      	ldr	r2, [pc, #76]	; (8008d60 <__sinit+0x6c>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	62a2      	str	r2, [r4, #40]	; 0x28
 8008d16:	42a3      	cmp	r3, r4
 8008d18:	bf04      	itt	eq
 8008d1a:	2301      	moveq	r3, #1
 8008d1c:	61a3      	streq	r3, [r4, #24]
 8008d1e:	4620      	mov	r0, r4
 8008d20:	f000 f820 	bl	8008d64 <__sfp>
 8008d24:	6060      	str	r0, [r4, #4]
 8008d26:	4620      	mov	r0, r4
 8008d28:	f000 f81c 	bl	8008d64 <__sfp>
 8008d2c:	60a0      	str	r0, [r4, #8]
 8008d2e:	4620      	mov	r0, r4
 8008d30:	f000 f818 	bl	8008d64 <__sfp>
 8008d34:	2200      	movs	r2, #0
 8008d36:	60e0      	str	r0, [r4, #12]
 8008d38:	2104      	movs	r1, #4
 8008d3a:	6860      	ldr	r0, [r4, #4]
 8008d3c:	f7ff ff82 	bl	8008c44 <std>
 8008d40:	68a0      	ldr	r0, [r4, #8]
 8008d42:	2201      	movs	r2, #1
 8008d44:	2109      	movs	r1, #9
 8008d46:	f7ff ff7d 	bl	8008c44 <std>
 8008d4a:	68e0      	ldr	r0, [r4, #12]
 8008d4c:	2202      	movs	r2, #2
 8008d4e:	2112      	movs	r1, #18
 8008d50:	f7ff ff78 	bl	8008c44 <std>
 8008d54:	2301      	movs	r3, #1
 8008d56:	61a3      	str	r3, [r4, #24]
 8008d58:	e7d2      	b.n	8008d00 <__sinit+0xc>
 8008d5a:	bf00      	nop
 8008d5c:	080091e8 	.word	0x080091e8
 8008d60:	08008c8d 	.word	0x08008c8d

08008d64 <__sfp>:
 8008d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d66:	4607      	mov	r7, r0
 8008d68:	f7ff ffac 	bl	8008cc4 <__sfp_lock_acquire>
 8008d6c:	4b1e      	ldr	r3, [pc, #120]	; (8008de8 <__sfp+0x84>)
 8008d6e:	681e      	ldr	r6, [r3, #0]
 8008d70:	69b3      	ldr	r3, [r6, #24]
 8008d72:	b913      	cbnz	r3, 8008d7a <__sfp+0x16>
 8008d74:	4630      	mov	r0, r6
 8008d76:	f7ff ffbd 	bl	8008cf4 <__sinit>
 8008d7a:	3648      	adds	r6, #72	; 0x48
 8008d7c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d80:	3b01      	subs	r3, #1
 8008d82:	d503      	bpl.n	8008d8c <__sfp+0x28>
 8008d84:	6833      	ldr	r3, [r6, #0]
 8008d86:	b30b      	cbz	r3, 8008dcc <__sfp+0x68>
 8008d88:	6836      	ldr	r6, [r6, #0]
 8008d8a:	e7f7      	b.n	8008d7c <__sfp+0x18>
 8008d8c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d90:	b9d5      	cbnz	r5, 8008dc8 <__sfp+0x64>
 8008d92:	4b16      	ldr	r3, [pc, #88]	; (8008dec <__sfp+0x88>)
 8008d94:	60e3      	str	r3, [r4, #12]
 8008d96:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008d9a:	6665      	str	r5, [r4, #100]	; 0x64
 8008d9c:	f000 f847 	bl	8008e2e <__retarget_lock_init_recursive>
 8008da0:	f7ff ff96 	bl	8008cd0 <__sfp_lock_release>
 8008da4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008da8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008dac:	6025      	str	r5, [r4, #0]
 8008dae:	61a5      	str	r5, [r4, #24]
 8008db0:	2208      	movs	r2, #8
 8008db2:	4629      	mov	r1, r5
 8008db4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008db8:	f7fb fd32 	bl	8004820 <memset>
 8008dbc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008dc0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008dc4:	4620      	mov	r0, r4
 8008dc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dc8:	3468      	adds	r4, #104	; 0x68
 8008dca:	e7d9      	b.n	8008d80 <__sfp+0x1c>
 8008dcc:	2104      	movs	r1, #4
 8008dce:	4638      	mov	r0, r7
 8008dd0:	f7ff ff62 	bl	8008c98 <__sfmoreglue>
 8008dd4:	4604      	mov	r4, r0
 8008dd6:	6030      	str	r0, [r6, #0]
 8008dd8:	2800      	cmp	r0, #0
 8008dda:	d1d5      	bne.n	8008d88 <__sfp+0x24>
 8008ddc:	f7ff ff78 	bl	8008cd0 <__sfp_lock_release>
 8008de0:	230c      	movs	r3, #12
 8008de2:	603b      	str	r3, [r7, #0]
 8008de4:	e7ee      	b.n	8008dc4 <__sfp+0x60>
 8008de6:	bf00      	nop
 8008de8:	080091e8 	.word	0x080091e8
 8008dec:	ffff0001 	.word	0xffff0001

08008df0 <_fwalk_reent>:
 8008df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008df4:	4606      	mov	r6, r0
 8008df6:	4688      	mov	r8, r1
 8008df8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008dfc:	2700      	movs	r7, #0
 8008dfe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e02:	f1b9 0901 	subs.w	r9, r9, #1
 8008e06:	d505      	bpl.n	8008e14 <_fwalk_reent+0x24>
 8008e08:	6824      	ldr	r4, [r4, #0]
 8008e0a:	2c00      	cmp	r4, #0
 8008e0c:	d1f7      	bne.n	8008dfe <_fwalk_reent+0xe>
 8008e0e:	4638      	mov	r0, r7
 8008e10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e14:	89ab      	ldrh	r3, [r5, #12]
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d907      	bls.n	8008e2a <_fwalk_reent+0x3a>
 8008e1a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e1e:	3301      	adds	r3, #1
 8008e20:	d003      	beq.n	8008e2a <_fwalk_reent+0x3a>
 8008e22:	4629      	mov	r1, r5
 8008e24:	4630      	mov	r0, r6
 8008e26:	47c0      	blx	r8
 8008e28:	4307      	orrs	r7, r0
 8008e2a:	3568      	adds	r5, #104	; 0x68
 8008e2c:	e7e9      	b.n	8008e02 <_fwalk_reent+0x12>

08008e2e <__retarget_lock_init_recursive>:
 8008e2e:	4770      	bx	lr

08008e30 <__retarget_lock_acquire_recursive>:
 8008e30:	4770      	bx	lr

08008e32 <__retarget_lock_release_recursive>:
 8008e32:	4770      	bx	lr

08008e34 <__swhatbuf_r>:
 8008e34:	b570      	push	{r4, r5, r6, lr}
 8008e36:	460e      	mov	r6, r1
 8008e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e3c:	2900      	cmp	r1, #0
 8008e3e:	b096      	sub	sp, #88	; 0x58
 8008e40:	4614      	mov	r4, r2
 8008e42:	461d      	mov	r5, r3
 8008e44:	da07      	bge.n	8008e56 <__swhatbuf_r+0x22>
 8008e46:	2300      	movs	r3, #0
 8008e48:	602b      	str	r3, [r5, #0]
 8008e4a:	89b3      	ldrh	r3, [r6, #12]
 8008e4c:	061a      	lsls	r2, r3, #24
 8008e4e:	d410      	bmi.n	8008e72 <__swhatbuf_r+0x3e>
 8008e50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e54:	e00e      	b.n	8008e74 <__swhatbuf_r+0x40>
 8008e56:	466a      	mov	r2, sp
 8008e58:	f000 f902 	bl	8009060 <_fstat_r>
 8008e5c:	2800      	cmp	r0, #0
 8008e5e:	dbf2      	blt.n	8008e46 <__swhatbuf_r+0x12>
 8008e60:	9a01      	ldr	r2, [sp, #4]
 8008e62:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008e66:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008e6a:	425a      	negs	r2, r3
 8008e6c:	415a      	adcs	r2, r3
 8008e6e:	602a      	str	r2, [r5, #0]
 8008e70:	e7ee      	b.n	8008e50 <__swhatbuf_r+0x1c>
 8008e72:	2340      	movs	r3, #64	; 0x40
 8008e74:	2000      	movs	r0, #0
 8008e76:	6023      	str	r3, [r4, #0]
 8008e78:	b016      	add	sp, #88	; 0x58
 8008e7a:	bd70      	pop	{r4, r5, r6, pc}

08008e7c <__smakebuf_r>:
 8008e7c:	898b      	ldrh	r3, [r1, #12]
 8008e7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008e80:	079d      	lsls	r5, r3, #30
 8008e82:	4606      	mov	r6, r0
 8008e84:	460c      	mov	r4, r1
 8008e86:	d507      	bpl.n	8008e98 <__smakebuf_r+0x1c>
 8008e88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008e8c:	6023      	str	r3, [r4, #0]
 8008e8e:	6123      	str	r3, [r4, #16]
 8008e90:	2301      	movs	r3, #1
 8008e92:	6163      	str	r3, [r4, #20]
 8008e94:	b002      	add	sp, #8
 8008e96:	bd70      	pop	{r4, r5, r6, pc}
 8008e98:	ab01      	add	r3, sp, #4
 8008e9a:	466a      	mov	r2, sp
 8008e9c:	f7ff ffca 	bl	8008e34 <__swhatbuf_r>
 8008ea0:	9900      	ldr	r1, [sp, #0]
 8008ea2:	4605      	mov	r5, r0
 8008ea4:	4630      	mov	r0, r6
 8008ea6:	f7ff f98f 	bl	80081c8 <_malloc_r>
 8008eaa:	b948      	cbnz	r0, 8008ec0 <__smakebuf_r+0x44>
 8008eac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008eb0:	059a      	lsls	r2, r3, #22
 8008eb2:	d4ef      	bmi.n	8008e94 <__smakebuf_r+0x18>
 8008eb4:	f023 0303 	bic.w	r3, r3, #3
 8008eb8:	f043 0302 	orr.w	r3, r3, #2
 8008ebc:	81a3      	strh	r3, [r4, #12]
 8008ebe:	e7e3      	b.n	8008e88 <__smakebuf_r+0xc>
 8008ec0:	4b0d      	ldr	r3, [pc, #52]	; (8008ef8 <__smakebuf_r+0x7c>)
 8008ec2:	62b3      	str	r3, [r6, #40]	; 0x28
 8008ec4:	89a3      	ldrh	r3, [r4, #12]
 8008ec6:	6020      	str	r0, [r4, #0]
 8008ec8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ecc:	81a3      	strh	r3, [r4, #12]
 8008ece:	9b00      	ldr	r3, [sp, #0]
 8008ed0:	6163      	str	r3, [r4, #20]
 8008ed2:	9b01      	ldr	r3, [sp, #4]
 8008ed4:	6120      	str	r0, [r4, #16]
 8008ed6:	b15b      	cbz	r3, 8008ef0 <__smakebuf_r+0x74>
 8008ed8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008edc:	4630      	mov	r0, r6
 8008ede:	f000 f8d1 	bl	8009084 <_isatty_r>
 8008ee2:	b128      	cbz	r0, 8008ef0 <__smakebuf_r+0x74>
 8008ee4:	89a3      	ldrh	r3, [r4, #12]
 8008ee6:	f023 0303 	bic.w	r3, r3, #3
 8008eea:	f043 0301 	orr.w	r3, r3, #1
 8008eee:	81a3      	strh	r3, [r4, #12]
 8008ef0:	89a0      	ldrh	r0, [r4, #12]
 8008ef2:	4305      	orrs	r5, r0
 8008ef4:	81a5      	strh	r5, [r4, #12]
 8008ef6:	e7cd      	b.n	8008e94 <__smakebuf_r+0x18>
 8008ef8:	08008c8d 	.word	0x08008c8d

08008efc <_malloc_usable_size_r>:
 8008efc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f00:	1f18      	subs	r0, r3, #4
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	bfbc      	itt	lt
 8008f06:	580b      	ldrlt	r3, [r1, r0]
 8008f08:	18c0      	addlt	r0, r0, r3
 8008f0a:	4770      	bx	lr

08008f0c <_raise_r>:
 8008f0c:	291f      	cmp	r1, #31
 8008f0e:	b538      	push	{r3, r4, r5, lr}
 8008f10:	4604      	mov	r4, r0
 8008f12:	460d      	mov	r5, r1
 8008f14:	d904      	bls.n	8008f20 <_raise_r+0x14>
 8008f16:	2316      	movs	r3, #22
 8008f18:	6003      	str	r3, [r0, #0]
 8008f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f1e:	bd38      	pop	{r3, r4, r5, pc}
 8008f20:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008f22:	b112      	cbz	r2, 8008f2a <_raise_r+0x1e>
 8008f24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f28:	b94b      	cbnz	r3, 8008f3e <_raise_r+0x32>
 8008f2a:	4620      	mov	r0, r4
 8008f2c:	f000 f830 	bl	8008f90 <_getpid_r>
 8008f30:	462a      	mov	r2, r5
 8008f32:	4601      	mov	r1, r0
 8008f34:	4620      	mov	r0, r4
 8008f36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f3a:	f000 b817 	b.w	8008f6c <_kill_r>
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d00a      	beq.n	8008f58 <_raise_r+0x4c>
 8008f42:	1c59      	adds	r1, r3, #1
 8008f44:	d103      	bne.n	8008f4e <_raise_r+0x42>
 8008f46:	2316      	movs	r3, #22
 8008f48:	6003      	str	r3, [r0, #0]
 8008f4a:	2001      	movs	r0, #1
 8008f4c:	e7e7      	b.n	8008f1e <_raise_r+0x12>
 8008f4e:	2400      	movs	r4, #0
 8008f50:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f54:	4628      	mov	r0, r5
 8008f56:	4798      	blx	r3
 8008f58:	2000      	movs	r0, #0
 8008f5a:	e7e0      	b.n	8008f1e <_raise_r+0x12>

08008f5c <raise>:
 8008f5c:	4b02      	ldr	r3, [pc, #8]	; (8008f68 <raise+0xc>)
 8008f5e:	4601      	mov	r1, r0
 8008f60:	6818      	ldr	r0, [r3, #0]
 8008f62:	f7ff bfd3 	b.w	8008f0c <_raise_r>
 8008f66:	bf00      	nop
 8008f68:	2000000c 	.word	0x2000000c

08008f6c <_kill_r>:
 8008f6c:	b538      	push	{r3, r4, r5, lr}
 8008f6e:	4d07      	ldr	r5, [pc, #28]	; (8008f8c <_kill_r+0x20>)
 8008f70:	2300      	movs	r3, #0
 8008f72:	4604      	mov	r4, r0
 8008f74:	4608      	mov	r0, r1
 8008f76:	4611      	mov	r1, r2
 8008f78:	602b      	str	r3, [r5, #0]
 8008f7a:	f7f9 f83f 	bl	8001ffc <_kill>
 8008f7e:	1c43      	adds	r3, r0, #1
 8008f80:	d102      	bne.n	8008f88 <_kill_r+0x1c>
 8008f82:	682b      	ldr	r3, [r5, #0]
 8008f84:	b103      	cbz	r3, 8008f88 <_kill_r+0x1c>
 8008f86:	6023      	str	r3, [r4, #0]
 8008f88:	bd38      	pop	{r3, r4, r5, pc}
 8008f8a:	bf00      	nop
 8008f8c:	20000574 	.word	0x20000574

08008f90 <_getpid_r>:
 8008f90:	f7f9 b82c 	b.w	8001fec <_getpid>

08008f94 <__sread>:
 8008f94:	b510      	push	{r4, lr}
 8008f96:	460c      	mov	r4, r1
 8008f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f9c:	f000 f894 	bl	80090c8 <_read_r>
 8008fa0:	2800      	cmp	r0, #0
 8008fa2:	bfab      	itete	ge
 8008fa4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008fa6:	89a3      	ldrhlt	r3, [r4, #12]
 8008fa8:	181b      	addge	r3, r3, r0
 8008faa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008fae:	bfac      	ite	ge
 8008fb0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008fb2:	81a3      	strhlt	r3, [r4, #12]
 8008fb4:	bd10      	pop	{r4, pc}

08008fb6 <__swrite>:
 8008fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fba:	461f      	mov	r7, r3
 8008fbc:	898b      	ldrh	r3, [r1, #12]
 8008fbe:	05db      	lsls	r3, r3, #23
 8008fc0:	4605      	mov	r5, r0
 8008fc2:	460c      	mov	r4, r1
 8008fc4:	4616      	mov	r6, r2
 8008fc6:	d505      	bpl.n	8008fd4 <__swrite+0x1e>
 8008fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fcc:	2302      	movs	r3, #2
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f000 f868 	bl	80090a4 <_lseek_r>
 8008fd4:	89a3      	ldrh	r3, [r4, #12]
 8008fd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008fde:	81a3      	strh	r3, [r4, #12]
 8008fe0:	4632      	mov	r2, r6
 8008fe2:	463b      	mov	r3, r7
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fea:	f000 b817 	b.w	800901c <_write_r>

08008fee <__sseek>:
 8008fee:	b510      	push	{r4, lr}
 8008ff0:	460c      	mov	r4, r1
 8008ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ff6:	f000 f855 	bl	80090a4 <_lseek_r>
 8008ffa:	1c43      	adds	r3, r0, #1
 8008ffc:	89a3      	ldrh	r3, [r4, #12]
 8008ffe:	bf15      	itete	ne
 8009000:	6560      	strne	r0, [r4, #84]	; 0x54
 8009002:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009006:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800900a:	81a3      	strheq	r3, [r4, #12]
 800900c:	bf18      	it	ne
 800900e:	81a3      	strhne	r3, [r4, #12]
 8009010:	bd10      	pop	{r4, pc}

08009012 <__sclose>:
 8009012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009016:	f000 b813 	b.w	8009040 <_close_r>
	...

0800901c <_write_r>:
 800901c:	b538      	push	{r3, r4, r5, lr}
 800901e:	4d07      	ldr	r5, [pc, #28]	; (800903c <_write_r+0x20>)
 8009020:	4604      	mov	r4, r0
 8009022:	4608      	mov	r0, r1
 8009024:	4611      	mov	r1, r2
 8009026:	2200      	movs	r2, #0
 8009028:	602a      	str	r2, [r5, #0]
 800902a:	461a      	mov	r2, r3
 800902c:	f7f9 f81d 	bl	800206a <_write>
 8009030:	1c43      	adds	r3, r0, #1
 8009032:	d102      	bne.n	800903a <_write_r+0x1e>
 8009034:	682b      	ldr	r3, [r5, #0]
 8009036:	b103      	cbz	r3, 800903a <_write_r+0x1e>
 8009038:	6023      	str	r3, [r4, #0]
 800903a:	bd38      	pop	{r3, r4, r5, pc}
 800903c:	20000574 	.word	0x20000574

08009040 <_close_r>:
 8009040:	b538      	push	{r3, r4, r5, lr}
 8009042:	4d06      	ldr	r5, [pc, #24]	; (800905c <_close_r+0x1c>)
 8009044:	2300      	movs	r3, #0
 8009046:	4604      	mov	r4, r0
 8009048:	4608      	mov	r0, r1
 800904a:	602b      	str	r3, [r5, #0]
 800904c:	f7f9 f829 	bl	80020a2 <_close>
 8009050:	1c43      	adds	r3, r0, #1
 8009052:	d102      	bne.n	800905a <_close_r+0x1a>
 8009054:	682b      	ldr	r3, [r5, #0]
 8009056:	b103      	cbz	r3, 800905a <_close_r+0x1a>
 8009058:	6023      	str	r3, [r4, #0]
 800905a:	bd38      	pop	{r3, r4, r5, pc}
 800905c:	20000574 	.word	0x20000574

08009060 <_fstat_r>:
 8009060:	b538      	push	{r3, r4, r5, lr}
 8009062:	4d07      	ldr	r5, [pc, #28]	; (8009080 <_fstat_r+0x20>)
 8009064:	2300      	movs	r3, #0
 8009066:	4604      	mov	r4, r0
 8009068:	4608      	mov	r0, r1
 800906a:	4611      	mov	r1, r2
 800906c:	602b      	str	r3, [r5, #0]
 800906e:	f7f9 f824 	bl	80020ba <_fstat>
 8009072:	1c43      	adds	r3, r0, #1
 8009074:	d102      	bne.n	800907c <_fstat_r+0x1c>
 8009076:	682b      	ldr	r3, [r5, #0]
 8009078:	b103      	cbz	r3, 800907c <_fstat_r+0x1c>
 800907a:	6023      	str	r3, [r4, #0]
 800907c:	bd38      	pop	{r3, r4, r5, pc}
 800907e:	bf00      	nop
 8009080:	20000574 	.word	0x20000574

08009084 <_isatty_r>:
 8009084:	b538      	push	{r3, r4, r5, lr}
 8009086:	4d06      	ldr	r5, [pc, #24]	; (80090a0 <_isatty_r+0x1c>)
 8009088:	2300      	movs	r3, #0
 800908a:	4604      	mov	r4, r0
 800908c:	4608      	mov	r0, r1
 800908e:	602b      	str	r3, [r5, #0]
 8009090:	f7f9 f823 	bl	80020da <_isatty>
 8009094:	1c43      	adds	r3, r0, #1
 8009096:	d102      	bne.n	800909e <_isatty_r+0x1a>
 8009098:	682b      	ldr	r3, [r5, #0]
 800909a:	b103      	cbz	r3, 800909e <_isatty_r+0x1a>
 800909c:	6023      	str	r3, [r4, #0]
 800909e:	bd38      	pop	{r3, r4, r5, pc}
 80090a0:	20000574 	.word	0x20000574

080090a4 <_lseek_r>:
 80090a4:	b538      	push	{r3, r4, r5, lr}
 80090a6:	4d07      	ldr	r5, [pc, #28]	; (80090c4 <_lseek_r+0x20>)
 80090a8:	4604      	mov	r4, r0
 80090aa:	4608      	mov	r0, r1
 80090ac:	4611      	mov	r1, r2
 80090ae:	2200      	movs	r2, #0
 80090b0:	602a      	str	r2, [r5, #0]
 80090b2:	461a      	mov	r2, r3
 80090b4:	f7f9 f81c 	bl	80020f0 <_lseek>
 80090b8:	1c43      	adds	r3, r0, #1
 80090ba:	d102      	bne.n	80090c2 <_lseek_r+0x1e>
 80090bc:	682b      	ldr	r3, [r5, #0]
 80090be:	b103      	cbz	r3, 80090c2 <_lseek_r+0x1e>
 80090c0:	6023      	str	r3, [r4, #0]
 80090c2:	bd38      	pop	{r3, r4, r5, pc}
 80090c4:	20000574 	.word	0x20000574

080090c8 <_read_r>:
 80090c8:	b538      	push	{r3, r4, r5, lr}
 80090ca:	4d07      	ldr	r5, [pc, #28]	; (80090e8 <_read_r+0x20>)
 80090cc:	4604      	mov	r4, r0
 80090ce:	4608      	mov	r0, r1
 80090d0:	4611      	mov	r1, r2
 80090d2:	2200      	movs	r2, #0
 80090d4:	602a      	str	r2, [r5, #0]
 80090d6:	461a      	mov	r2, r3
 80090d8:	f7f8 ffaa 	bl	8002030 <_read>
 80090dc:	1c43      	adds	r3, r0, #1
 80090de:	d102      	bne.n	80090e6 <_read_r+0x1e>
 80090e0:	682b      	ldr	r3, [r5, #0]
 80090e2:	b103      	cbz	r3, 80090e6 <_read_r+0x1e>
 80090e4:	6023      	str	r3, [r4, #0]
 80090e6:	bd38      	pop	{r3, r4, r5, pc}
 80090e8:	20000574 	.word	0x20000574

080090ec <_init>:
 80090ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ee:	bf00      	nop
 80090f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090f2:	bc08      	pop	{r3}
 80090f4:	469e      	mov	lr, r3
 80090f6:	4770      	bx	lr

080090f8 <_fini>:
 80090f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090fa:	bf00      	nop
 80090fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090fe:	bc08      	pop	{r3}
 8009100:	469e      	mov	lr, r3
 8009102:	4770      	bx	lr
