{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 16:30:26 2021 " "Info: Processing started: Sat May 29 16:30:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 12 " "Info: Parallel compilation is enabled and will use 4 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1488 8 176 -1472 "CLK" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SHIFT " "Info: Assuming node \"SHIFT\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1416 8 176 -1400 "SHIFT" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SHIFT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK2 " "Info: Assuming node \"CLK2\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -696 -64 104 -680 "CLK2" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74160:inst12\|9 " "Info: Detected ripple clock \"74160:inst12\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst12\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74160:inst12\|6 " "Info: Detected ripple clock \"74160:inst12\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst12\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74160:inst9\|9 " "Info: Detected ripple clock \"74160:inst9\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst9\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74160:inst9\|6 " "Info: Detected ripple clock \"74160:inst9\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst9\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74160:inst12\|45 " "Info: Detected gated clock \"74160:inst12\|45\" as buffer" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst12\|45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74160:inst9\|49~0 " "Info: Detected gated clock \"74160:inst9\|49~0\" as buffer" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 720 680 744 760 "49" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst9\|49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst17\|5 " "Info: Detected gated clock \"21mux:inst17\|5\" as buffer" {  } { { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "21mux:inst17\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register CLOCK:inst\|74160:min1\|6 register CLOCK:inst\|74160:hour1\|7 170.27 MHz 5.873 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 170.27 MHz between source register \"CLOCK:inst\|74160:min1\|6\" and destination register \"CLOCK:inst\|74160:hour1\|7\" (period= 5.873 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.961 ns + Longest register register " "Info: + Longest register to register delay is 4.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:min1\|6 1 REG LCFF_X10_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y1_N1; Fanout = 4; REG Node = 'CLOCK:inst\|74160:min1\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:min1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.370 ns) 2.233 ns CLOCK:inst\|inst6~0 2 COMB LCCOMB_X4_Y4_N26 10 " "Info: 2: + IC(1.863 ns) + CELL(0.370 ns) = 2.233 ns; Loc. = LCCOMB_X4_Y4_N26; Fanout = 10; COMB Node = 'CLOCK:inst\|inst6~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { CLOCK:inst|74160:min1|6 CLOCK:inst|inst6~0 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -248 704 768 -168 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 3.559 ns CLOCK:inst\|inst43~3 3 COMB LCCOMB_X4_Y5_N14 2 " "Info: 3: + IC(1.120 ns) + CELL(0.206 ns) = 3.559 ns; Loc. = LCCOMB_X4_Y5_N14; Fanout = 2; COMB Node = 'CLOCK:inst\|inst43~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { CLOCK:inst|inst6~0 CLOCK:inst|inst43~3 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -184 200 248 -120 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.206 ns) 4.853 ns CLOCK:inst\|74160:hour1\|11 4 COMB LCCOMB_X4_Y4_N10 1 " "Info: 4: + IC(1.088 ns) + CELL(0.206 ns) = 4.853 ns; Loc. = LCCOMB_X4_Y4_N10; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:hour1\|11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { CLOCK:inst|inst43~3 CLOCK:inst|74160:hour1|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.961 ns CLOCK:inst\|74160:hour1\|7 5 REG LCFF_X4_Y4_N11 8 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.961 ns; Loc. = LCFF_X4_Y4_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 17.94 % ) " "Info: Total cell delay = 0.890 ns ( 17.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.071 ns ( 82.06 % ) " "Info: Total interconnect delay = 4.071 ns ( 82.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { CLOCK:inst|74160:min1|6 CLOCK:inst|inst6~0 CLOCK:inst|inst43~3 CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { CLOCK:inst|74160:min1|6 {} CLOCK:inst|inst6~0 {} CLOCK:inst|inst43~3 {} CLOCK:inst|74160:hour1|11 {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 1.863ns 1.120ns 1.088ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.648 ns - Smallest " "Info: - Smallest clock skew is -0.648 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.660 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 8; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1488 8 176 -1472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.970 ns) 3.242 ns 74160:inst12\|9 2 REG LCFF_X5_Y2_N17 3 " "Info: 2: + IC(1.328 ns) + CELL(0.970 ns) = 3.242 ns; Loc. = LCFF_X5_Y2_N17; Fanout = 3; REG Node = '74160:inst12\|9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { CLK 74160:inst12|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.370 ns) 4.091 ns 74160:inst12\|45 3 COMB LCCOMB_X5_Y2_N12 1 " "Info: 3: + IC(0.479 ns) + CELL(0.370 ns) = 4.091 ns; Loc. = LCCOMB_X5_Y2_N12; Fanout = 1; COMB Node = '74160:inst12\|45'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { 74160:inst12|9 74160:inst12|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 4.650 ns 21mux:inst17\|5 4 COMB LCCOMB_X5_Y2_N28 1 " "Info: 4: + IC(0.353 ns) + CELL(0.206 ns) = 4.650 ns; Loc. = LCCOMB_X5_Y2_N28; Fanout = 1; COMB Node = '21mux:inst17\|5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { 74160:inst12|45 21mux:inst17|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 6.167 ns 21mux:inst17\|5~clkctrl 5 COMB CLKCTRL_G3 22 " "Info: 5: + IC(1.517 ns) + CELL(0.000 ns) = 6.167 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = '21mux:inst17\|5~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { 21mux:inst17|5 21mux:inst17|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 7.660 ns CLOCK:inst\|74160:hour1\|7 6 REG LCFF_X4_Y4_N11 8 " "Info: 6: + IC(0.827 ns) + CELL(0.666 ns) = 7.660 ns; Loc. = LCFF_X4_Y4_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 41.20 % ) " "Info: Total cell delay = 3.156 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.504 ns ( 58.80 % ) " "Info: Total interconnect delay = 4.504 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.660 ns" { CLK 74160:inst12|9 74160:inst12|45 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.660 ns" { CLK {} CLK~combout {} 74160:inst12|9 {} 74160:inst12|45 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.328ns 0.479ns 0.353ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.308 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 8.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 8; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1488 8 176 -1472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.970 ns) 3.242 ns 74160:inst9\|6 2 REG LCFF_X5_Y2_N5 8 " "Info: 2: + IC(1.328 ns) + CELL(0.970 ns) = 3.242 ns; Loc. = LCFF_X5_Y2_N5; Fanout = 8; REG Node = '74160:inst9\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { CLK 74160:inst9|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.624 ns) 4.329 ns 74160:inst9\|49~0 3 COMB LCCOMB_X5_Y2_N30 1 " "Info: 3: + IC(0.463 ns) + CELL(0.624 ns) = 4.329 ns; Loc. = LCCOMB_X5_Y2_N30; Fanout = 1; COMB Node = '74160:inst9\|49~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { 74160:inst9|6 74160:inst9|49~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 720 680 744 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.366 ns) 5.281 ns 21mux:inst17\|5 4 COMB LCCOMB_X5_Y2_N28 1 " "Info: 4: + IC(0.586 ns) + CELL(0.366 ns) = 5.281 ns; Loc. = LCCOMB_X5_Y2_N28; Fanout = 1; COMB Node = '21mux:inst17\|5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { 74160:inst9|49~0 21mux:inst17|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 6.798 ns 21mux:inst17\|5~clkctrl 5 COMB CLKCTRL_G3 22 " "Info: 5: + IC(1.517 ns) + CELL(0.000 ns) = 6.798 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = '21mux:inst17\|5~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { 21mux:inst17|5 21mux:inst17|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 8.308 ns CLOCK:inst\|74160:min1\|6 6 REG LCFF_X10_Y1_N1 4 " "Info: 6: + IC(0.844 ns) + CELL(0.666 ns) = 8.308 ns; Loc. = LCFF_X10_Y1_N1; Fanout = 4; REG Node = 'CLOCK:inst\|74160:min1\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.570 ns ( 42.97 % ) " "Info: Total cell delay = 3.570 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.738 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.738 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.308 ns" { CLK 74160:inst9|6 74160:inst9|49~0 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.308 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst9|49~0 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|6 {} } { 0.000ns 0.000ns 1.328ns 0.463ns 0.586ns 1.517ns 0.844ns } { 0.000ns 0.944ns 0.970ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.660 ns" { CLK 74160:inst12|9 74160:inst12|45 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.660 ns" { CLK {} CLK~combout {} 74160:inst12|9 {} 74160:inst12|45 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.328ns 0.479ns 0.353ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.308 ns" { CLK 74160:inst9|6 74160:inst9|49~0 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.308 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst9|49~0 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|6 {} } { 0.000ns 0.000ns 1.328ns 0.463ns 0.586ns 1.517ns 0.844ns } { 0.000ns 0.944ns 0.970ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { CLOCK:inst|74160:min1|6 CLOCK:inst|inst6~0 CLOCK:inst|inst43~3 CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { CLOCK:inst|74160:min1|6 {} CLOCK:inst|inst6~0 {} CLOCK:inst|inst43~3 {} CLOCK:inst|74160:hour1|11 {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 1.863ns 1.120ns 1.088ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.660 ns" { CLK 74160:inst12|9 74160:inst12|45 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.660 ns" { CLK {} CLK~combout {} 74160:inst12|9 {} 74160:inst12|45 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.328ns 0.479ns 0.353ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.308 ns" { CLK 74160:inst9|6 74160:inst9|49~0 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.308 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst9|49~0 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|6 {} } { 0.000ns 0.000ns 1.328ns 0.463ns 0.586ns 1.517ns 0.844ns } { 0.000ns 0.944ns 0.970ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SHIFT register CLOCK:inst\|74160:min1\|6 register CLOCK:inst\|74160:hour1\|7 190.77 MHz 5.242 ns Internal " "Info: Clock \"SHIFT\" has Internal fmax of 190.77 MHz between source register \"CLOCK:inst\|74160:min1\|6\" and destination register \"CLOCK:inst\|74160:hour1\|7\" (period= 5.242 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.961 ns + Longest register register " "Info: + Longest register to register delay is 4.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:min1\|6 1 REG LCFF_X10_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y1_N1; Fanout = 4; REG Node = 'CLOCK:inst\|74160:min1\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:min1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.370 ns) 2.233 ns CLOCK:inst\|inst6~0 2 COMB LCCOMB_X4_Y4_N26 10 " "Info: 2: + IC(1.863 ns) + CELL(0.370 ns) = 2.233 ns; Loc. = LCCOMB_X4_Y4_N26; Fanout = 10; COMB Node = 'CLOCK:inst\|inst6~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { CLOCK:inst|74160:min1|6 CLOCK:inst|inst6~0 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -248 704 768 -168 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 3.559 ns CLOCK:inst\|inst43~3 3 COMB LCCOMB_X4_Y5_N14 2 " "Info: 3: + IC(1.120 ns) + CELL(0.206 ns) = 3.559 ns; Loc. = LCCOMB_X4_Y5_N14; Fanout = 2; COMB Node = 'CLOCK:inst\|inst43~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { CLOCK:inst|inst6~0 CLOCK:inst|inst43~3 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -184 200 248 -120 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.206 ns) 4.853 ns CLOCK:inst\|74160:hour1\|11 4 COMB LCCOMB_X4_Y4_N10 1 " "Info: 4: + IC(1.088 ns) + CELL(0.206 ns) = 4.853 ns; Loc. = LCCOMB_X4_Y4_N10; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:hour1\|11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { CLOCK:inst|inst43~3 CLOCK:inst|74160:hour1|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.961 ns CLOCK:inst\|74160:hour1\|7 5 REG LCFF_X4_Y4_N11 8 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.961 ns; Loc. = LCFF_X4_Y4_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 17.94 % ) " "Info: Total cell delay = 0.890 ns ( 17.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.071 ns ( 82.06 % ) " "Info: Total interconnect delay = 4.071 ns ( 82.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { CLOCK:inst|74160:min1|6 CLOCK:inst|inst6~0 CLOCK:inst|inst43~3 CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { CLOCK:inst|74160:min1|6 {} CLOCK:inst|inst6~0 {} CLOCK:inst|inst43~3 {} CLOCK:inst|74160:hour1|11 {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 1.863ns 1.120ns 1.088ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.017 ns - Smallest " "Info: - Smallest clock skew is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHIFT destination 5.955 ns + Shortest register " "Info: + Shortest clock path from clock \"SHIFT\" to destination register is 5.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns SHIFT 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'SHIFT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1416 8 176 -1400 "SHIFT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.624 ns) 2.945 ns 21mux:inst17\|5 2 COMB LCCOMB_X5_Y2_N28 1 " "Info: 2: + IC(1.367 ns) + CELL(0.624 ns) = 2.945 ns; Loc. = LCCOMB_X5_Y2_N28; Fanout = 1; COMB Node = '21mux:inst17\|5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { SHIFT 21mux:inst17|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 4.462 ns 21mux:inst17\|5~clkctrl 3 COMB CLKCTRL_G3 22 " "Info: 3: + IC(1.517 ns) + CELL(0.000 ns) = 4.462 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = '21mux:inst17\|5~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { 21mux:inst17|5 21mux:inst17|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 5.955 ns CLOCK:inst\|74160:hour1\|7 4 REG LCFF_X4_Y4_N11 8 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 5.955 ns; Loc. = LCFF_X4_Y4_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 37.68 % ) " "Info: Total cell delay = 2.244 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.711 ns ( 62.32 % ) " "Info: Total interconnect delay = 3.711 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.955 ns" { SHIFT 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.955 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.367ns 1.517ns 0.827ns } { 0.000ns 0.954ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHIFT source 5.972 ns - Longest register " "Info: - Longest clock path from clock \"SHIFT\" to source register is 5.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns SHIFT 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'SHIFT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1416 8 176 -1400 "SHIFT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.624 ns) 2.945 ns 21mux:inst17\|5 2 COMB LCCOMB_X5_Y2_N28 1 " "Info: 2: + IC(1.367 ns) + CELL(0.624 ns) = 2.945 ns; Loc. = LCCOMB_X5_Y2_N28; Fanout = 1; COMB Node = '21mux:inst17\|5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { SHIFT 21mux:inst17|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 4.462 ns 21mux:inst17\|5~clkctrl 3 COMB CLKCTRL_G3 22 " "Info: 3: + IC(1.517 ns) + CELL(0.000 ns) = 4.462 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = '21mux:inst17\|5~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { 21mux:inst17|5 21mux:inst17|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 5.972 ns CLOCK:inst\|74160:min1\|6 4 REG LCFF_X10_Y1_N1 4 " "Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 5.972 ns; Loc. = LCFF_X10_Y1_N1; Fanout = 4; REG Node = 'CLOCK:inst\|74160:min1\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 37.58 % ) " "Info: Total cell delay = 2.244 ns ( 37.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.728 ns ( 62.42 % ) " "Info: Total interconnect delay = 3.728 ns ( 62.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.972 ns" { SHIFT 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.972 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|6 {} } { 0.000ns 0.000ns 1.367ns 1.517ns 0.844ns } { 0.000ns 0.954ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.955 ns" { SHIFT 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.955 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.367ns 1.517ns 0.827ns } { 0.000ns 0.954ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.972 ns" { SHIFT 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.972 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|6 {} } { 0.000ns 0.000ns 1.367ns 1.517ns 0.844ns } { 0.000ns 0.954ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { CLOCK:inst|74160:min1|6 CLOCK:inst|inst6~0 CLOCK:inst|inst43~3 CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { CLOCK:inst|74160:min1|6 {} CLOCK:inst|inst6~0 {} CLOCK:inst|inst43~3 {} CLOCK:inst|74160:hour1|11 {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 1.863ns 1.120ns 1.088ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.955 ns" { SHIFT 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.955 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.367ns 1.517ns 0.827ns } { 0.000ns 0.954ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.972 ns" { SHIFT 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.972 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|6 {} } { 0.000ns 0.000ns 1.367ns 1.517ns 0.844ns } { 0.000ns 0.954ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK2 register register 74160:inst1\|6 74160:inst1\|7 340.02 MHz Internal " "Info: Clock \"CLK2\" Internal fmax is restricted to 340.02 MHz between source register \"74160:inst1\|6\" and destination register \"74160:inst1\|7\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.186 ns + Longest register register " "Info: + Longest register to register delay is 1.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst1\|6 1 REG LCFF_X1_Y3_N3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N3; Fanout = 17; REG Node = '74160:inst1\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.623 ns) 1.078 ns 74160:inst1\|11~0 2 COMB LCCOMB_X1_Y3_N0 1 " "Info: 2: + IC(0.455 ns) + CELL(0.623 ns) = 1.078 ns; Loc. = LCCOMB_X1_Y3_N0; Fanout = 1; COMB Node = '74160:inst1\|11~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { 74160:inst1|6 74160:inst1|11~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.186 ns 74160:inst1\|7 3 REG LCFF_X1_Y3_N1 19 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.186 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 19; REG Node = '74160:inst1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74160:inst1|11~0 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.731 ns ( 61.64 % ) " "Info: Total cell delay = 0.731 ns ( 61.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.455 ns ( 38.36 % ) " "Info: Total interconnect delay = 0.455 ns ( 38.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { 74160:inst1|6 74160:inst1|11~0 74160:inst1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.186 ns" { 74160:inst1|6 {} 74160:inst1|11~0 {} 74160:inst1|7 {} } { 0.000ns 0.455ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK2 destination 2.739 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK2\" to destination register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK2 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK2 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -696 -64 104 -680 "CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK2~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CLK2~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK2 CLK2~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -696 -64 104 -680 "CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns 74160:inst1\|7 3 REG LCFF_X1_Y3_N1 19 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 19; REG Node = '74160:inst1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CLK2~clkctrl 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLK2 CLK2~clkctrl 74160:inst1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { CLK2 {} CLK2~combout {} CLK2~clkctrl {} 74160:inst1|7 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK2 source 2.739 ns - Longest register " "Info: - Longest clock path from clock \"CLK2\" to source register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK2 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK2 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -696 -64 104 -680 "CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK2~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CLK2~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK2 CLK2~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -696 -64 104 -680 "CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns 74160:inst1\|6 3 REG LCFF_X1_Y3_N3 17 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X1_Y3_N3; Fanout = 17; REG Node = '74160:inst1\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { CLK2~clkctrl 74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLK2 CLK2~clkctrl 74160:inst1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { CLK2 {} CLK2~combout {} CLK2~clkctrl {} 74160:inst1|6 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLK2 CLK2~clkctrl 74160:inst1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { CLK2 {} CLK2~combout {} CLK2~clkctrl {} 74160:inst1|7 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLK2 CLK2~clkctrl 74160:inst1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { CLK2 {} CLK2~combout {} CLK2~clkctrl {} 74160:inst1|6 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { 74160:inst1|6 74160:inst1|11~0 74160:inst1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.186 ns" { 74160:inst1|6 {} 74160:inst1|11~0 {} 74160:inst1|7 {} } { 0.000ns 0.455ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLK2 CLK2~clkctrl 74160:inst1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { CLK2 {} CLK2~combout {} CLK2~clkctrl {} 74160:inst1|7 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLK2 CLK2~clkctrl 74160:inst1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { CLK2 {} CLK2~combout {} CLK2~clkctrl {} 74160:inst1|6 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { 74160:inst1|7 {} } {  } {  } "" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CLOCK:inst\|74160:min1\|7 CLOCK:inst\|74160:min1\|7 CLK 132 ps " "Info: Found hold time violation between source  pin or register \"CLOCK:inst\|74160:min1\|7\" and destination pin or register \"CLOCK:inst\|74160:min1\|7\" for clock \"CLK\" (Hold time is 132 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.631 ns + Largest " "Info: + Largest clock skew is 0.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.291 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 8; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1488 8 176 -1472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.970 ns) 3.242 ns 74160:inst9\|6 2 REG LCFF_X5_Y2_N5 8 " "Info: 2: + IC(1.328 ns) + CELL(0.970 ns) = 3.242 ns; Loc. = LCFF_X5_Y2_N5; Fanout = 8; REG Node = '74160:inst9\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { CLK 74160:inst9|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.624 ns) 4.329 ns 74160:inst9\|49~0 3 COMB LCCOMB_X5_Y2_N30 1 " "Info: 3: + IC(0.463 ns) + CELL(0.624 ns) = 4.329 ns; Loc. = LCCOMB_X5_Y2_N30; Fanout = 1; COMB Node = '74160:inst9\|49~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { 74160:inst9|6 74160:inst9|49~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 720 680 744 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.366 ns) 5.281 ns 21mux:inst17\|5 4 COMB LCCOMB_X5_Y2_N28 1 " "Info: 4: + IC(0.586 ns) + CELL(0.366 ns) = 5.281 ns; Loc. = LCCOMB_X5_Y2_N28; Fanout = 1; COMB Node = '21mux:inst17\|5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { 74160:inst9|49~0 21mux:inst17|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 6.798 ns 21mux:inst17\|5~clkctrl 5 COMB CLKCTRL_G3 22 " "Info: 5: + IC(1.517 ns) + CELL(0.000 ns) = 6.798 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = '21mux:inst17\|5~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { 21mux:inst17|5 21mux:inst17|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 8.291 ns CLOCK:inst\|74160:min1\|7 6 REG LCFF_X4_Y4_N17 3 " "Info: 6: + IC(0.827 ns) + CELL(0.666 ns) = 8.291 ns; Loc. = LCFF_X4_Y4_N17; Fanout = 3; REG Node = 'CLOCK:inst\|74160:min1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.570 ns ( 43.06 % ) " "Info: Total cell delay = 3.570 ns ( 43.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.721 ns ( 56.94 % ) " "Info: Total interconnect delay = 4.721 ns ( 56.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.291 ns" { CLK 74160:inst9|6 74160:inst9|49~0 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.291 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst9|49~0 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.328ns 0.463ns 0.586ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.660 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 8; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1488 8 176 -1472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.970 ns) 3.242 ns 74160:inst12\|9 2 REG LCFF_X5_Y2_N17 3 " "Info: 2: + IC(1.328 ns) + CELL(0.970 ns) = 3.242 ns; Loc. = LCFF_X5_Y2_N17; Fanout = 3; REG Node = '74160:inst12\|9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { CLK 74160:inst12|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.370 ns) 4.091 ns 74160:inst12\|45 3 COMB LCCOMB_X5_Y2_N12 1 " "Info: 3: + IC(0.479 ns) + CELL(0.370 ns) = 4.091 ns; Loc. = LCCOMB_X5_Y2_N12; Fanout = 1; COMB Node = '74160:inst12\|45'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { 74160:inst12|9 74160:inst12|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 4.650 ns 21mux:inst17\|5 4 COMB LCCOMB_X5_Y2_N28 1 " "Info: 4: + IC(0.353 ns) + CELL(0.206 ns) = 4.650 ns; Loc. = LCCOMB_X5_Y2_N28; Fanout = 1; COMB Node = '21mux:inst17\|5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { 74160:inst12|45 21mux:inst17|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 6.167 ns 21mux:inst17\|5~clkctrl 5 COMB CLKCTRL_G3 22 " "Info: 5: + IC(1.517 ns) + CELL(0.000 ns) = 6.167 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = '21mux:inst17\|5~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { 21mux:inst17|5 21mux:inst17|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 7.660 ns CLOCK:inst\|74160:min1\|7 6 REG LCFF_X4_Y4_N17 3 " "Info: 6: + IC(0.827 ns) + CELL(0.666 ns) = 7.660 ns; Loc. = LCFF_X4_Y4_N17; Fanout = 3; REG Node = 'CLOCK:inst\|74160:min1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 41.20 % ) " "Info: Total cell delay = 3.156 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.504 ns ( 58.80 % ) " "Info: Total interconnect delay = 4.504 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.660 ns" { CLK 74160:inst12|9 74160:inst12|45 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.660 ns" { CLK {} CLK~combout {} 74160:inst12|9 {} 74160:inst12|45 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.328ns 0.479ns 0.353ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.291 ns" { CLK 74160:inst9|6 74160:inst9|49~0 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.291 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst9|49~0 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.328ns 0.463ns 0.586ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.660 ns" { CLK 74160:inst12|9 74160:inst12|45 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.660 ns" { CLK {} CLK~combout {} 74160:inst12|9 {} 74160:inst12|45 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.328ns 0.479ns 0.353ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:min1\|7 1 REG LCFF_X4_Y4_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y4_N17; Fanout = 3; REG Node = 'CLOCK:inst\|74160:min1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns CLOCK:inst\|74160:min1\|11 2 COMB LCCOMB_X4_Y4_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X4_Y4_N16; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:min1\|11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { CLOCK:inst|74160:min1|7 CLOCK:inst|74160:min1|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns CLOCK:inst\|74160:min1\|7 3 REG LCFF_X4_Y4_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X4_Y4_N17; Fanout = 3; REG Node = 'CLOCK:inst\|74160:min1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:min1|11 CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { CLOCK:inst|74160:min1|7 CLOCK:inst|74160:min1|11 CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { CLOCK:inst|74160:min1|7 {} CLOCK:inst|74160:min1|11 {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.291 ns" { CLK 74160:inst9|6 74160:inst9|49~0 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.291 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst9|49~0 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.328ns 0.463ns 0.586ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.660 ns" { CLK 74160:inst12|9 74160:inst12|45 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.660 ns" { CLK {} CLK~combout {} 74160:inst12|9 {} 74160:inst12|45 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.328ns 0.479ns 0.353ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { CLOCK:inst|74160:min1|7 CLOCK:inst|74160:min1|11 CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { CLOCK:inst|74160:min1|7 {} CLOCK:inst|74160:min1|11 {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OF CLOCK:inst\|74160:hour1\|7 20.984 ns register " "Info: tco from clock \"CLK\" to destination pin \"OF\" through register \"CLOCK:inst\|74160:hour1\|7\" is 20.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.291 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 8; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1488 8 176 -1472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.970 ns) 3.242 ns 74160:inst9\|6 2 REG LCFF_X5_Y2_N5 8 " "Info: 2: + IC(1.328 ns) + CELL(0.970 ns) = 3.242 ns; Loc. = LCFF_X5_Y2_N5; Fanout = 8; REG Node = '74160:inst9\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { CLK 74160:inst9|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.624 ns) 4.329 ns 74160:inst9\|49~0 3 COMB LCCOMB_X5_Y2_N30 1 " "Info: 3: + IC(0.463 ns) + CELL(0.624 ns) = 4.329 ns; Loc. = LCCOMB_X5_Y2_N30; Fanout = 1; COMB Node = '74160:inst9\|49~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { 74160:inst9|6 74160:inst9|49~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 720 680 744 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.366 ns) 5.281 ns 21mux:inst17\|5 4 COMB LCCOMB_X5_Y2_N28 1 " "Info: 4: + IC(0.586 ns) + CELL(0.366 ns) = 5.281 ns; Loc. = LCCOMB_X5_Y2_N28; Fanout = 1; COMB Node = '21mux:inst17\|5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { 74160:inst9|49~0 21mux:inst17|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 6.798 ns 21mux:inst17\|5~clkctrl 5 COMB CLKCTRL_G3 22 " "Info: 5: + IC(1.517 ns) + CELL(0.000 ns) = 6.798 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = '21mux:inst17\|5~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { 21mux:inst17|5 21mux:inst17|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 8.291 ns CLOCK:inst\|74160:hour1\|7 6 REG LCFF_X4_Y4_N11 8 " "Info: 6: + IC(0.827 ns) + CELL(0.666 ns) = 8.291 ns; Loc. = LCFF_X4_Y4_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.570 ns ( 43.06 % ) " "Info: Total cell delay = 3.570 ns ( 43.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.721 ns ( 56.94 % ) " "Info: Total interconnect delay = 4.721 ns ( 56.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.291 ns" { CLK 74160:inst9|6 74160:inst9|49~0 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.291 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst9|49~0 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.328ns 0.463ns 0.586ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.389 ns + Longest register pin " "Info: + Longest register to pin delay is 12.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:hour1\|7 1 REG LCFF_X4_Y4_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y4_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.650 ns) 2.183 ns 74151:inst3\|f74151:sub\|81~0 2 COMB LCCOMB_X1_Y3_N20 1 " "Info: 2: + IC(1.533 ns) + CELL(0.650 ns) = 2.183 ns; Loc. = LCCOMB_X1_Y3_N20; Fanout = 1; COMB Node = '74151:inst3\|f74151:sub\|81~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { CLOCK:inst|74160:hour1|7 74151:inst3|f74151:sub|81~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.647 ns) 3.228 ns 74151:inst3\|f74151:sub\|81~1 3 COMB LCCOMB_X1_Y3_N6 1 " "Info: 3: + IC(0.398 ns) + CELL(0.647 ns) = 3.228 ns; Loc. = LCCOMB_X1_Y3_N6; Fanout = 1; COMB Node = '74151:inst3\|f74151:sub\|81~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { 74151:inst3|f74151:sub|81~0 74151:inst3|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.651 ns) 4.271 ns 74151:inst3\|f74151:sub\|81~3 4 COMB LCCOMB_X1_Y3_N12 7 " "Info: 4: + IC(0.392 ns) + CELL(0.651 ns) = 4.271 ns; Loc. = LCCOMB_X1_Y3_N12; Fanout = 7; COMB Node = '74151:inst3\|f74151:sub\|81~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { 74151:inst3|f74151:sub|81~1 74151:inst3|f74151:sub|81~3 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.299 ns) + CELL(0.366 ns) 7.936 ns 7447:inst8\|86~0 5 COMB LCCOMB_X25_Y1_N2 1 " "Info: 5: + IC(3.299 ns) + CELL(0.366 ns) = 7.936 ns; Loc. = LCCOMB_X25_Y1_N2; Fanout = 1; COMB Node = '7447:inst8\|86~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.665 ns" { 74151:inst3|f74151:sub|81~3 7447:inst8|86~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/7447.bdf" { { 872 680 744 912 "86" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(3.236 ns) 12.389 ns OF 6 PIN PIN_65 0 " "Info: 6: + IC(1.217 ns) + CELL(3.236 ns) = 12.389 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'OF'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { 7447:inst8|86~0 OF } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1064 1024 1200 -1048 "OF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.550 ns ( 44.80 % ) " "Info: Total cell delay = 5.550 ns ( 44.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.839 ns ( 55.20 % ) " "Info: Total interconnect delay = 6.839 ns ( 55.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.389 ns" { CLOCK:inst|74160:hour1|7 74151:inst3|f74151:sub|81~0 74151:inst3|f74151:sub|81~1 74151:inst3|f74151:sub|81~3 7447:inst8|86~0 OF } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.389 ns" { CLOCK:inst|74160:hour1|7 {} 74151:inst3|f74151:sub|81~0 {} 74151:inst3|f74151:sub|81~1 {} 74151:inst3|f74151:sub|81~3 {} 7447:inst8|86~0 {} OF {} } { 0.000ns 1.533ns 0.398ns 0.392ns 3.299ns 1.217ns } { 0.000ns 0.650ns 0.647ns 0.651ns 0.366ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.291 ns" { CLK 74160:inst9|6 74160:inst9|49~0 21mux:inst17|5 21mux:inst17|5~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.291 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst9|49~0 {} 21mux:inst17|5 {} 21mux:inst17|5~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.328ns 0.463ns 0.586ns 1.517ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.389 ns" { CLOCK:inst|74160:hour1|7 74151:inst3|f74151:sub|81~0 74151:inst3|f74151:sub|81~1 74151:inst3|f74151:sub|81~3 7447:inst8|86~0 OF } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.389 ns" { CLOCK:inst|74160:hour1|7 {} 74151:inst3|f74151:sub|81~0 {} 74151:inst3|f74151:sub|81~1 {} 74151:inst3|f74151:sub|81~3 {} 7447:inst8|86~0 {} OF {} } { 0.000ns 1.533ns 0.398ns 0.392ns 3.299ns 1.217ns } { 0.000ns 0.650ns 0.647ns 0.651ns 0.366ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 16:30:26 2021 " "Info: Processing ended: Sat May 29 16:30:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
