#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x120766f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12075e9a0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x12077dc90_0 .net "active", 0 0, v0x12077c180_0;  1 drivers
v0x12077dd40_0 .var "clk", 0 0;
v0x12077ddd0_0 .var "clk_enable", 0 0;
v0x12077de60_0 .net "data_address", 31 0, L_0x120783660;  1 drivers
v0x12077def0_0 .net "data_read", 0 0, v0x12077cc40_0;  1 drivers
v0x12077dfc0_0 .var "data_readdata", 31 0;
v0x12077e050_0 .net "data_write", 0 0, v0x12077cd70_0;  1 drivers
v0x12077e100_0 .net "data_writedata", 31 0, v0x12077ce10_0;  1 drivers
v0x12077e1b0_0 .net "instr_address", 31 0, L_0x120784ad0;  1 drivers
v0x12077e2e0_0 .var "instr_readdata", 31 0;
v0x12077e370_0 .net "register_v0", 31 0, L_0x1207830d0;  1 drivers
v0x12077e440_0 .var "reset", 0 0;
S_0x120765d40 .scope module, "dut" "mips_cpu_harvard" 3 69, 4 1 0, S_0x12075e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x120782ac0 .functor BUFZ 1, L_0x1207806d0, C4<0>, C4<0>, C4<0>;
L_0x120783220 .functor BUFZ 32, L_0x120782d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120783660 .functor BUFZ 32, v0x120776260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120783ee0 .functor OR 1, L_0x120783b40, L_0x120783e00, C4<0>, C4<0>;
L_0x1207846d0 .functor OR 1, L_0x120784460, L_0x120784280, C4<0>, C4<0>;
L_0x1207847c0 .functor AND 1, L_0x120784140, L_0x1207846d0, C4<1>, C4<1>;
L_0x120784ad0 .functor BUFZ 32, v0x120779610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12077ad50_0 .net/2u *"_ivl_20", 15 0, L_0x128078208;  1 drivers
v0x12077ade0_0 .net *"_ivl_23", 15 0, L_0x1207832d0;  1 drivers
L_0x128078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12077ae70_0 .net/2u *"_ivl_30", 31 0, L_0x128078298;  1 drivers
v0x12077af00_0 .net *"_ivl_34", 31 0, L_0x1207839f0;  1 drivers
L_0x1280782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12077af90_0 .net *"_ivl_37", 25 0, L_0x1280782e0;  1 drivers
L_0x128078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12077b040_0 .net/2u *"_ivl_38", 31 0, L_0x128078328;  1 drivers
v0x12077b0f0_0 .net *"_ivl_40", 0 0, L_0x120783b40;  1 drivers
v0x12077b190_0 .net *"_ivl_42", 31 0, L_0x120783c20;  1 drivers
L_0x128078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12077b240_0 .net *"_ivl_45", 25 0, L_0x128078370;  1 drivers
L_0x1280783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12077b350_0 .net/2u *"_ivl_46", 31 0, L_0x1280783b8;  1 drivers
v0x12077b400_0 .net *"_ivl_48", 0 0, L_0x120783e00;  1 drivers
v0x12077b4a0_0 .net *"_ivl_52", 31 0, L_0x120783fd0;  1 drivers
L_0x128078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12077b550_0 .net *"_ivl_55", 25 0, L_0x128078400;  1 drivers
L_0x128078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12077b600_0 .net/2u *"_ivl_56", 31 0, L_0x128078448;  1 drivers
v0x12077b6b0_0 .net *"_ivl_58", 0 0, L_0x120784140;  1 drivers
v0x12077b750_0 .net *"_ivl_60", 31 0, L_0x1207841e0;  1 drivers
L_0x128078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12077b800_0 .net *"_ivl_63", 25 0, L_0x128078490;  1 drivers
L_0x1280784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x12077b990_0 .net/2u *"_ivl_64", 31 0, L_0x1280784d8;  1 drivers
v0x12077ba20_0 .net *"_ivl_66", 0 0, L_0x120784460;  1 drivers
v0x12077bac0_0 .net *"_ivl_68", 31 0, L_0x120784500;  1 drivers
v0x12077bb70_0 .net *"_ivl_7", 4 0, L_0x120782700;  1 drivers
L_0x128078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12077bc20_0 .net *"_ivl_71", 25 0, L_0x128078520;  1 drivers
L_0x128078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x12077bcd0_0 .net/2u *"_ivl_72", 31 0, L_0x128078568;  1 drivers
v0x12077bd80_0 .net *"_ivl_74", 0 0, L_0x120784280;  1 drivers
v0x12077be20_0 .net *"_ivl_77", 0 0, L_0x1207846d0;  1 drivers
v0x12077bec0_0 .net *"_ivl_80", 31 0, L_0x1207848b0;  1 drivers
L_0x1280785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12077bf70_0 .net *"_ivl_83", 25 0, L_0x1280785b0;  1 drivers
L_0x1280785f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x12077c020_0 .net/2u *"_ivl_84", 31 0, L_0x1280785f8;  1 drivers
v0x12077c0d0_0 .net *"_ivl_9", 4 0, L_0x1207827a0;  1 drivers
v0x12077c180_0 .var "active", 0 0;
v0x12077c220_0 .net "alu_control_out", 3 0, v0x1207766b0_0;  1 drivers
v0x12077c300_0 .net "alu_fcode", 5 0, L_0x120783140;  1 drivers
v0x12077c390_0 .net "alu_op", 1 0, L_0x120781d70;  1 drivers
v0x12077b890_0 .net "alu_op1", 31 0, L_0x120783220;  1 drivers
v0x12077c620_0 .net "alu_op2", 31 0, L_0x120783560;  1 drivers
v0x12077c6b0_0 .net "alu_out", 31 0, v0x120776260_0;  1 drivers
v0x12077c740_0 .net "alu_src", 0 0, L_0x120780000;  1 drivers
v0x12077c7d0_0 .net "alu_z_flag", 0 0, L_0x120783790;  1 drivers
v0x12077c860_0 .net "branch", 0 0, L_0x120781770;  1 drivers
v0x12077c910_0 .net "clk", 0 0, v0x12077dd40_0;  1 drivers
v0x12077c9e0_0 .net "clk_enable", 0 0, v0x12077ddd0_0;  1 drivers
v0x12077ca70_0 .net "curr_addr", 31 0, v0x120779610_0;  1 drivers
v0x12077cb20_0 .net "curr_addr_p4", 31 0, L_0x1207838b0;  1 drivers
v0x12077cbb0_0 .net "data_address", 31 0, L_0x120783660;  alias, 1 drivers
v0x12077cc40_0 .var "data_read", 0 0;
v0x12077ccd0_0 .net "data_readdata", 31 0, v0x12077dfc0_0;  1 drivers
v0x12077cd70_0 .var "data_write", 0 0;
v0x12077ce10_0 .var "data_writedata", 31 0;
v0x12077cec0_0 .net "instr_address", 31 0, L_0x120784ad0;  alias, 1 drivers
v0x12077cf70_0 .net "instr_opcode", 5 0, L_0x12077f370;  1 drivers
v0x12077d030_0 .net "instr_readdata", 31 0, v0x12077e2e0_0;  1 drivers
v0x12077d0d0_0 .net "j_type", 0 0, L_0x120783ee0;  1 drivers
v0x12077d170_0 .net "jr_type", 0 0, L_0x1207847c0;  1 drivers
v0x12077d210_0 .net "mem_read", 0 0, L_0x120780c40;  1 drivers
v0x12077d2c0_0 .net "mem_to_reg", 0 0, L_0x1207802a0;  1 drivers
v0x12077d370_0 .net "mem_write", 0 0, L_0x1207811e0;  1 drivers
v0x12077d420_0 .var "next_instr_addr", 31 0;
v0x12077d4b0_0 .net "offset", 31 0, L_0x1207834c0;  1 drivers
v0x12077d550_0 .net "reg_a_read_data", 31 0, L_0x120782d30;  1 drivers
v0x12077d610_0 .net "reg_a_read_index", 4 0, L_0x1207825e0;  1 drivers
v0x12077d6c0_0 .net "reg_b_read_data", 31 0, L_0x120782fe0;  1 drivers
v0x12077d770_0 .net "reg_b_read_index", 4 0, L_0x1207820e0;  1 drivers
v0x12077d820_0 .net "reg_dst", 0 0, L_0x12077fb70;  1 drivers
v0x12077d8d0_0 .net "reg_write", 0 0, L_0x1207806d0;  1 drivers
v0x12077d980_0 .net "reg_write_data", 31 0, L_0x120782960;  1 drivers
v0x12077c440_0 .net "reg_write_enable", 0 0, L_0x120782ac0;  1 drivers
v0x12077c4f0_0 .net "reg_write_index", 4 0, L_0x120782840;  1 drivers
v0x12077da10_0 .net "register_v0", 31 0, L_0x1207830d0;  alias, 1 drivers
v0x12077daa0_0 .net "reset", 0 0, v0x12077e440_0;  1 drivers
v0x12077db30_0 .net "tmp", 0 0, L_0x1207845a0;  1 drivers
E_0x120756b20/0 .event edge, v0x120778bb0_0, v0x120776350_0, v0x12077cb20_0, v0x12077d4b0_0;
E_0x120756b20/1 .event edge, v0x12077d0d0_0, v0x12077d030_0, v0x12077d170_0, v0x12077a150_0;
E_0x120756b20 .event/or E_0x120756b20/0, E_0x120756b20/1;
L_0x12077f370 .part v0x12077e2e0_0, 26, 6;
L_0x1207825e0 .part v0x12077e2e0_0, 21, 5;
L_0x1207820e0 .part v0x12077e2e0_0, 16, 5;
L_0x120782700 .part v0x12077e2e0_0, 11, 5;
L_0x1207827a0 .part v0x12077e2e0_0, 16, 5;
L_0x120782840 .functor MUXZ 5, L_0x1207827a0, L_0x120782700, L_0x12077fb70, C4<>;
L_0x120782960 .functor MUXZ 32, v0x120776260_0, v0x12077dfc0_0, L_0x1207802a0, C4<>;
L_0x120783140 .part v0x12077e2e0_0, 0, 6;
L_0x1207832d0 .part v0x12077e2e0_0, 0, 16;
L_0x1207834c0 .concat [ 16 16 0 0], L_0x1207832d0, L_0x128078208;
L_0x120783560 .functor MUXZ 32, L_0x120782fe0, L_0x1207834c0, L_0x120780000, C4<>;
L_0x1207838b0 .arith/sum 32, v0x120779610_0, L_0x128078298;
L_0x1207839f0 .concat [ 6 26 0 0], L_0x12077f370, L_0x1280782e0;
L_0x120783b40 .cmp/eq 32, L_0x1207839f0, L_0x128078328;
L_0x120783c20 .concat [ 6 26 0 0], L_0x12077f370, L_0x128078370;
L_0x120783e00 .cmp/eq 32, L_0x120783c20, L_0x1280783b8;
L_0x120783fd0 .concat [ 6 26 0 0], L_0x12077f370, L_0x128078400;
L_0x120784140 .cmp/eq 32, L_0x120783fd0, L_0x128078448;
L_0x1207841e0 .concat [ 6 26 0 0], L_0x120783140, L_0x128078490;
L_0x120784460 .cmp/eq 32, L_0x1207841e0, L_0x1280784d8;
L_0x120784500 .concat [ 6 26 0 0], L_0x120783140, L_0x128078520;
L_0x120784280 .cmp/eq 32, L_0x120784500, L_0x128078568;
L_0x1207848b0 .concat [ 6 26 0 0], L_0x120783140, L_0x1280785b0;
L_0x1207845a0 .cmp/eq 32, L_0x1207848b0, L_0x1280785f8;
S_0x120762c50 .scope module, "cpu_alu" "alu" 4 107, 5 1 0, S_0x120765d40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x128078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120711370_0 .net/2u *"_ivl_0", 31 0, L_0x128078250;  1 drivers
v0x120776040_0 .net "control", 3 0, v0x1207766b0_0;  alias, 1 drivers
v0x1207760f0_0 .net "op1", 31 0, L_0x120783220;  alias, 1 drivers
v0x1207761b0_0 .net "op2", 31 0, L_0x120783560;  alias, 1 drivers
v0x120776260_0 .var "result", 31 0;
v0x120776350_0 .net "z_flag", 0 0, L_0x120783790;  alias, 1 drivers
E_0x120766d00 .event edge, v0x1207761b0_0, v0x1207760f0_0, v0x120776040_0;
L_0x120783790 .cmp/eq 32, v0x120776260_0, L_0x128078250;
S_0x120776470 .scope module, "cpu_alu_control" "alu_control" 4 92, 6 1 0, S_0x120765d40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x1207766b0_0 .var "alu_control_out", 3 0;
v0x120776770_0 .net "alu_fcode", 5 0, L_0x120783140;  alias, 1 drivers
v0x120776810_0 .net "alu_opcode", 1 0, L_0x120781d70;  alias, 1 drivers
E_0x120776680 .event edge, v0x120776810_0, v0x120776770_0;
S_0x120776920 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x120765d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12077fb70 .functor AND 1, L_0x12077f5c0, L_0x12077fa90, C4<1>, C4<1>;
L_0x12077fd80 .functor AND 1, L_0x12077fca0, L_0x12077f6e0, C4<1>, C4<1>;
L_0x12077fe30 .functor AND 1, L_0x12077fd80, L_0x12077f840, C4<1>, C4<1>;
L_0x120780000 .functor AND 1, L_0x12077fe30, L_0x12077ff20, C4<1>, C4<1>;
L_0x1207802a0 .functor AND 1, L_0x120780130, L_0x12077f6e0, C4<1>, C4<1>;
L_0x120780390 .functor AND 1, L_0x12077f5c0, L_0x12077f6e0, C4<1>, C4<1>;
L_0x1207804a0 .functor AND 1, L_0x120780390, L_0x120780400, C4<1>, C4<1>;
L_0x1207806d0 .functor AND 1, L_0x1207804a0, L_0x1207805d0, C4<1>, C4<1>;
L_0x120780860 .functor AND 1, L_0x1207807c0, L_0x12077f6e0, C4<1>, C4<1>;
L_0x120780ab0 .functor AND 1, L_0x120780860, L_0x120780920, C4<1>, C4<1>;
L_0x120780c40 .functor AND 1, L_0x120780ab0, L_0x120780b20, C4<1>, C4<1>;
L_0x120780a40 .functor AND 1, L_0x120780d90, L_0x120780eb0, C4<1>, C4<1>;
L_0x120780f90 .functor AND 1, L_0x120780a40, L_0x12077f840, C4<1>, C4<1>;
L_0x1207811e0 .functor AND 1, L_0x120780f90, L_0x1207810b0, C4<1>, C4<1>;
L_0x120780310 .functor AND 1, L_0x120781250, L_0x1207813f0, C4<1>, C4<1>;
L_0x120781040 .functor AND 1, L_0x120780310, L_0x120781630, C4<1>, C4<1>;
L_0x120781770 .functor AND 1, L_0x120781040, L_0x12077f980, C4<1>, C4<1>;
L_0x1207819b0 .functor AND 1, L_0x12077f5c0, L_0x120781860, C4<1>, C4<1>;
L_0x120781ac0 .functor AND 1, L_0x1207819b0, L_0x120781a20, C4<1>, C4<1>;
L_0x120781150 .functor AND 1, L_0x120781ac0, L_0x120781c10, C4<1>, C4<1>;
L_0x120781cb0 .functor AND 1, L_0x120781e50, L_0x120781fc0, C4<1>, C4<1>;
L_0x1207809c0 .functor AND 1, L_0x120781cb0, L_0x120781b70, C4<1>, C4<1>;
L_0x120782370 .functor AND 1, L_0x1207809c0, L_0x12077f980, C4<1>, C4<1>;
v0x120776c20_0 .net *"_ivl_0", 31 0, L_0x12077f490;  1 drivers
v0x120776cd0_0 .net *"_ivl_102", 0 0, L_0x120781e50;  1 drivers
v0x120776d70_0 .net *"_ivl_104", 0 0, L_0x120781fc0;  1 drivers
v0x120776e20_0 .net *"_ivl_106", 0 0, L_0x120781cb0;  1 drivers
v0x120776ec0_0 .net *"_ivl_108", 0 0, L_0x120781b70;  1 drivers
v0x120776fa0_0 .net *"_ivl_110", 0 0, L_0x1207809c0;  1 drivers
v0x120777040_0 .net *"_ivl_112", 0 0, L_0x120782370;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1207770e0_0 .net/2u *"_ivl_12", 5 0, L_0x1280780e8;  1 drivers
L_0x128078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x120777190_0 .net/2u *"_ivl_16", 5 0, L_0x128078130;  1 drivers
v0x1207772a0_0 .net *"_ivl_21", 0 0, L_0x12077fa90;  1 drivers
v0x120777340_0 .net *"_ivl_25", 0 0, L_0x12077fca0;  1 drivers
v0x1207773e0_0 .net *"_ivl_27", 0 0, L_0x12077fd80;  1 drivers
v0x120777480_0 .net *"_ivl_29", 0 0, L_0x12077fe30;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120777520_0 .net *"_ivl_3", 25 0, L_0x128078010;  1 drivers
v0x1207775d0_0 .net *"_ivl_31", 0 0, L_0x12077ff20;  1 drivers
v0x120777670_0 .net *"_ivl_35", 0 0, L_0x120780130;  1 drivers
v0x120777710_0 .net *"_ivl_39", 0 0, L_0x120780390;  1 drivers
L_0x128078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1207778a0_0 .net/2u *"_ivl_4", 31 0, L_0x128078058;  1 drivers
v0x120777930_0 .net *"_ivl_41", 0 0, L_0x120780400;  1 drivers
v0x1207779c0_0 .net *"_ivl_43", 0 0, L_0x1207804a0;  1 drivers
v0x120777a60_0 .net *"_ivl_45", 0 0, L_0x1207805d0;  1 drivers
v0x120777b00_0 .net *"_ivl_49", 0 0, L_0x1207807c0;  1 drivers
v0x120777ba0_0 .net *"_ivl_51", 0 0, L_0x120780860;  1 drivers
v0x120777c40_0 .net *"_ivl_53", 0 0, L_0x120780920;  1 drivers
v0x120777ce0_0 .net *"_ivl_55", 0 0, L_0x120780ab0;  1 drivers
v0x120777d80_0 .net *"_ivl_57", 0 0, L_0x120780b20;  1 drivers
v0x120777e20_0 .net *"_ivl_61", 0 0, L_0x120780d90;  1 drivers
v0x120777ec0_0 .net *"_ivl_63", 0 0, L_0x120780eb0;  1 drivers
v0x120777f60_0 .net *"_ivl_65", 0 0, L_0x120780a40;  1 drivers
v0x120778000_0 .net *"_ivl_67", 0 0, L_0x120780f90;  1 drivers
v0x1207780a0_0 .net *"_ivl_69", 0 0, L_0x1207810b0;  1 drivers
v0x120778140_0 .net *"_ivl_73", 0 0, L_0x120781250;  1 drivers
v0x1207781e0_0 .net *"_ivl_75", 0 0, L_0x1207813f0;  1 drivers
v0x1207777b0_0 .net *"_ivl_77", 0 0, L_0x120780310;  1 drivers
v0x120778470_0 .net *"_ivl_79", 0 0, L_0x120781630;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x120778500_0 .net/2u *"_ivl_8", 5 0, L_0x1280780a0;  1 drivers
v0x120778590_0 .net *"_ivl_81", 0 0, L_0x120781040;  1 drivers
v0x120778620_0 .net *"_ivl_87", 0 0, L_0x120781860;  1 drivers
v0x1207786b0_0 .net *"_ivl_89", 0 0, L_0x1207819b0;  1 drivers
v0x120778750_0 .net *"_ivl_91", 0 0, L_0x120781a20;  1 drivers
v0x1207787f0_0 .net *"_ivl_93", 0 0, L_0x120781ac0;  1 drivers
v0x120778890_0 .net *"_ivl_95", 0 0, L_0x120781c10;  1 drivers
v0x120778930_0 .net *"_ivl_97", 0 0, L_0x120781150;  1 drivers
v0x1207789d0_0 .net "alu_op", 1 0, L_0x120781d70;  alias, 1 drivers
v0x120778a90_0 .net "alu_src", 0 0, L_0x120780000;  alias, 1 drivers
v0x120778b20_0 .net "beq", 0 0, L_0x12077f980;  1 drivers
v0x120778bb0_0 .net "branch", 0 0, L_0x120781770;  alias, 1 drivers
v0x120778c40_0 .net "instr_opcode", 5 0, L_0x12077f370;  alias, 1 drivers
v0x120778cd0_0 .var "jump", 0 0;
v0x120778d60_0 .net "lw", 0 0, L_0x12077f6e0;  1 drivers
v0x120778df0_0 .net "mem_read", 0 0, L_0x120780c40;  alias, 1 drivers
v0x120778e80_0 .net "mem_to_reg", 0 0, L_0x1207802a0;  alias, 1 drivers
v0x120778f10_0 .net "mem_write", 0 0, L_0x1207811e0;  alias, 1 drivers
v0x120778fb0_0 .net "r_format", 0 0, L_0x12077f5c0;  1 drivers
v0x120779050_0 .net "reg_dst", 0 0, L_0x12077fb70;  alias, 1 drivers
v0x1207790f0_0 .net "reg_write", 0 0, L_0x1207806d0;  alias, 1 drivers
v0x120779190_0 .net "sw", 0 0, L_0x12077f840;  1 drivers
L_0x12077f490 .concat [ 6 26 0 0], L_0x12077f370, L_0x128078010;
L_0x12077f5c0 .cmp/eq 32, L_0x12077f490, L_0x128078058;
L_0x12077f6e0 .cmp/eq 6, L_0x12077f370, L_0x1280780a0;
L_0x12077f840 .cmp/eq 6, L_0x12077f370, L_0x1280780e8;
L_0x12077f980 .cmp/eq 6, L_0x12077f370, L_0x128078130;
L_0x12077fa90 .reduce/nor L_0x12077f6e0;
L_0x12077fca0 .reduce/nor L_0x12077f5c0;
L_0x12077ff20 .reduce/nor L_0x12077f980;
L_0x120780130 .reduce/nor L_0x12077f5c0;
L_0x120780400 .reduce/nor L_0x12077f840;
L_0x1207805d0 .reduce/nor L_0x12077f980;
L_0x1207807c0 .reduce/nor L_0x12077f5c0;
L_0x120780920 .reduce/nor L_0x12077f840;
L_0x120780b20 .reduce/nor L_0x12077f980;
L_0x120780d90 .reduce/nor L_0x12077f5c0;
L_0x120780eb0 .reduce/nor L_0x12077f6e0;
L_0x1207810b0 .reduce/nor L_0x12077f980;
L_0x120781250 .reduce/nor L_0x12077f5c0;
L_0x1207813f0 .reduce/nor L_0x12077f6e0;
L_0x120781630 .reduce/nor L_0x12077f840;
L_0x120781860 .reduce/nor L_0x12077f6e0;
L_0x120781a20 .reduce/nor L_0x12077f840;
L_0x120781c10 .reduce/nor L_0x12077f980;
L_0x120781d70 .concat8 [ 1 1 0 0], L_0x120782370, L_0x120781150;
L_0x120781e50 .reduce/nor L_0x12077f5c0;
L_0x120781fc0 .reduce/nor L_0x12077f6e0;
L_0x120781b70 .reduce/nor L_0x12077f840;
S_0x120779320 .scope module, "cpu_pc" "pc" 4 155, 8 1 0, S_0x120765d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x120779560_0 .net "clk", 0 0, v0x12077dd40_0;  alias, 1 drivers
v0x120779610_0 .var "curr_addr", 31 0;
v0x1207796c0_0 .net "next_addr", 31 0, v0x12077d420_0;  1 drivers
v0x120779780_0 .net "reset", 0 0, v0x12077e440_0;  alias, 1 drivers
E_0x120779510 .event posedge, v0x120779560_0;
S_0x120779880 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x120765d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x120782d30 .functor BUFZ 32, L_0x120782b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120782fe0 .functor BUFZ 32, L_0x120782e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12077a540_2 .array/port v0x12077a540, 2;
L_0x1207830d0 .functor BUFZ 32, v0x12077a540_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x120779bf0_0 .net *"_ivl_0", 31 0, L_0x120782b70;  1 drivers
v0x120779c90_0 .net *"_ivl_10", 6 0, L_0x120782ec0;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120779d30_0 .net *"_ivl_13", 1 0, L_0x1280781c0;  1 drivers
v0x120779de0_0 .net *"_ivl_2", 6 0, L_0x120782c10;  1 drivers
L_0x128078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120779e90_0 .net *"_ivl_5", 1 0, L_0x128078178;  1 drivers
v0x120779f80_0 .net *"_ivl_8", 31 0, L_0x120782e20;  1 drivers
v0x12077a030_0 .net "r_clk", 0 0, v0x12077dd40_0;  alias, 1 drivers
v0x12077a0c0_0 .net "r_clk_enable", 0 0, v0x12077ddd0_0;  alias, 1 drivers
v0x12077a150_0 .net "read_data1", 31 0, L_0x120782d30;  alias, 1 drivers
v0x12077a280_0 .net "read_data2", 31 0, L_0x120782fe0;  alias, 1 drivers
v0x12077a330_0 .net "read_reg1", 4 0, L_0x1207825e0;  alias, 1 drivers
v0x12077a3e0_0 .net "read_reg2", 4 0, L_0x1207820e0;  alias, 1 drivers
v0x12077a490_0 .net "register_v0", 31 0, L_0x1207830d0;  alias, 1 drivers
v0x12077a540 .array "registers", 0 31, 31 0;
v0x12077a8e0_0 .net "reset", 0 0, v0x12077e440_0;  alias, 1 drivers
v0x12077a990_0 .net "write_control", 0 0, L_0x120782ac0;  alias, 1 drivers
v0x12077aa20_0 .net "write_data", 31 0, L_0x120782960;  alias, 1 drivers
v0x12077abb0_0 .net "write_reg", 4 0, L_0x120782840;  alias, 1 drivers
L_0x120782b70 .array/port v0x12077a540, L_0x120782c10;
L_0x120782c10 .concat [ 5 2 0 0], L_0x1207825e0, L_0x128078178;
L_0x120782e20 .array/port v0x12077a540, L_0x120782ec0;
L_0x120782ec0 .concat [ 5 2 0 0], L_0x1207820e0, L_0x1280781c0;
S_0x12074f7e0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x120784c60 .functor BUFZ 32, L_0x120784bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12077e500_0 .net *"_ivl_0", 31 0, L_0x120784bc0;  1 drivers
o0x128042620 .functor BUFZ 1, C4<z>; HiZ drive
v0x12077e5a0_0 .net "clk", 0 0, o0x128042620;  0 drivers
o0x128042650 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12077e640_0 .net "data_address", 31 0, o0x128042650;  0 drivers
o0x128042680 .functor BUFZ 1, C4<z>; HiZ drive
v0x12077e6e0_0 .net "data_read", 0 0, o0x128042680;  0 drivers
v0x12077e780_0 .net "data_readdata", 31 0, L_0x120784c60;  1 drivers
o0x1280426e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12077e870_0 .net "data_write", 0 0, o0x1280426e0;  0 drivers
o0x128042710 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12077e910_0 .net "data_writedata", 31 0, o0x128042710;  0 drivers
v0x12077e9c0_0 .var/i "i", 31 0;
v0x12077ea70 .array "ram", 0 65535, 31 0;
E_0x12077e4d0 .event posedge, v0x12077e5a0_0;
L_0x120784bc0 .array/port v0x12077ea70, o0x128042650;
S_0x12076af00 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x1207356d0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x120785010 .functor BUFZ 32, L_0x120784d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12077ee50_0 .net *"_ivl_0", 31 0, L_0x120784d10;  1 drivers
v0x12077ef10_0 .net *"_ivl_3", 29 0, L_0x120784db0;  1 drivers
v0x12077efb0_0 .net *"_ivl_4", 31 0, L_0x120784e90;  1 drivers
L_0x128078640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12077f050_0 .net *"_ivl_7", 1 0, L_0x128078640;  1 drivers
o0x128042980 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12077f100_0 .net "instr_address", 31 0, o0x128042980;  0 drivers
v0x12077f1f0_0 .net "instr_readdata", 31 0, L_0x120785010;  1 drivers
v0x12077f2a0 .array "memory1", 0 1073741823, 31 0;
L_0x120784d10 .array/port v0x12077f2a0, L_0x120784e90;
L_0x120784db0 .part o0x128042980, 0, 30;
L_0x120784e90 .concat [ 30 2 0 0], L_0x120784db0, L_0x128078640;
S_0x12077ec00 .scope begin, "$unm_blk_14" "$unm_blk_14" 11 9, 11 9 0, S_0x12076af00;
 .timescale 0 0;
v0x12077edc0_0 .var/i "i", 31 0;
    .scope S_0x120779880;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077a540, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x120779880;
T_1 ;
    %wait E_0x120779510;
    %load/vec4 v0x12077a8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12077a0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12077a990_0;
    %load/vec4 v0x12077abb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12077aa20_0;
    %load/vec4 v0x12077abb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077a540, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x120776470;
T_2 ;
    %wait E_0x120776680;
    %load/vec4 v0x120776810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1207766b0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x120776810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1207766b0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x120776810_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x120776770_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1207766b0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1207766b0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1207766b0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1207766b0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1207766b0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x120762c50;
T_3 ;
    %wait E_0x120766d00;
    %load/vec4 v0x120776040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120776260_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x1207760f0_0;
    %load/vec4 v0x1207761b0_0;
    %and;
    %assign/vec4 v0x120776260_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x1207760f0_0;
    %load/vec4 v0x1207761b0_0;
    %or;
    %assign/vec4 v0x120776260_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x1207760f0_0;
    %load/vec4 v0x1207761b0_0;
    %add;
    %assign/vec4 v0x120776260_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x1207760f0_0;
    %load/vec4 v0x1207761b0_0;
    %sub;
    %assign/vec4 v0x120776260_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x1207760f0_0;
    %load/vec4 v0x1207761b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x120776260_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x1207760f0_0;
    %load/vec4 v0x1207761b0_0;
    %or;
    %inv;
    %assign/vec4 v0x120776260_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x120779320;
T_4 ;
    %wait E_0x120779510;
    %load/vec4 v0x120779780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x120779610_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1207796c0_0;
    %assign/vec4 v0x120779610_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x120765d40;
T_5 ;
    %pushi/vec4 10, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x120779510;
    %vpi_call/w 4 133 "$display", "tmp is %b", v0x12077db30_0 {0 0 0};
    %vpi_call/w 4 134 "$display", "full instr is %b, instr is %d, alu_fcode is %b jr_type is %b", v0x12077d030_0, v0x12077cf70_0, v0x12077c300_0, v0x12077d170_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x120765d40;
T_6 ;
    %wait E_0x120756b20;
    %load/vec4 v0x12077c860_0;
    %load/vec4 v0x12077c7d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x12077cb20_0;
    %load/vec4 v0x12077d4b0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12077d420_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12077d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x12077cb20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12077d030_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12077d420_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12077d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x12077d550_0;
    %store/vec4 v0x12077d420_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x12077cb20_0;
    %store/vec4 v0x12077d420_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12075e9a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12077dd40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12077dd40_0;
    %inv;
    %store/vec4 v0x12077dd40_0, 0, 1;
    %delay 1, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x12075e9a0;
T_8 ;
    %wait E_0x120779510;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12077e440_0, 0, 1;
    %wait E_0x120779510;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12077e440_0, 0, 1;
    %wait E_0x120779510;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12077e440_0, 0, 1;
    %vpi_call/w 3 56 "$display", v0x12077e1b0_0 {0 0 0};
    %vpi_call/w 3 57 "$display", v0x12077e370_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 2355232772, 0, 32;
    %store/vec4 v0x12077e2e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12077dfc0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2097160, 0, 32;
    %store/vec4 v0x12077e2e0_0, 0, 32;
    %delay 2, 0;
    %vpi_call/w 3 65 "$display", "succ" {0 0 0};
    %vpi_call/w 3 66 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x12074f7e0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12077e9c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x12077e9c0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12077e9c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077ea70, 0, 4;
    %load/vec4 v0x12077e9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12077e9c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x12074f7e0;
T_10 ;
    %wait E_0x12077e4d0;
    %load/vec4 v0x12077e870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12077e910_0;
    %ix/getv 3, v0x12077e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12077ea70, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12076af00;
T_11 ;
    %fork t_1, S_0x12077ec00;
    %jmp t_0;
    .scope S_0x12077ec00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12077edc0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x12077edc0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12077edc0_0;
    %store/vec4a v0x12077f2a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12077edc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12077edc0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077f2a0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077f2a0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12077f2a0, 4, 0;
    %end;
    .scope S_0x12076af00;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
