Loading plugins phase: Elapsed time ==> 0s.298ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\SDHD_MovementDetection.cyprj -d CY8C5888AXI-LP096 -s C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.229ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.172ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SDHD_MovementDetection.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\SDHD_MovementDetection.cyprj -dcpsoc3 SDHD_MovementDetection.v -verilog
======================================================================

======================================================================
Compiling:  SDHD_MovementDetection.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\SDHD_MovementDetection.cyprj -dcpsoc3 SDHD_MovementDetection.v -verilog
======================================================================

======================================================================
Compiling:  SDHD_MovementDetection.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\SDHD_MovementDetection.cyprj -dcpsoc3 -verilog SDHD_MovementDetection.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Jul 12 14:59:20 2020


======================================================================
Compiling:  SDHD_MovementDetection.v
Program  :   vpp
Options  :    -yv2 -q10 SDHD_MovementDetection.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Jul 12 14:59:20 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SDHD_MovementDetection.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SDHD_MovementDetection.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\SDHD_MovementDetection.cyprj -dcpsoc3 -verilog SDHD_MovementDetection.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Jul 12 14:59:21 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\codegentemp\SDHD_MovementDetection.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\codegentemp\SDHD_MovementDetection.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SDHD_MovementDetection.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\SDHD_MovementDetection.cyprj -dcpsoc3 -verilog SDHD_MovementDetection.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Jul 12 14:59:22 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\codegentemp\SDHD_MovementDetection.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\codegentemp\SDHD_MovementDetection.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\WaveDAC:Net_280\
	\WaveDAC:Net_80\
	Net_47
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_73
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\
	\MuxControlRegister:control_bus_7\
	\MuxControlRegister:control_bus_6\
	\MuxControlRegister:control_bus_5\
	\MuxControlRegister:control_bus_4\
	\FreqDiv_1:MODULE_6:b_31\
	\FreqDiv_1:MODULE_6:b_30\
	\FreqDiv_1:MODULE_6:b_29\
	\FreqDiv_1:MODULE_6:b_28\
	\FreqDiv_1:MODULE_6:b_27\
	\FreqDiv_1:MODULE_6:b_26\
	\FreqDiv_1:MODULE_6:b_25\
	\FreqDiv_1:MODULE_6:b_24\
	\FreqDiv_1:MODULE_6:b_23\
	\FreqDiv_1:MODULE_6:b_22\
	\FreqDiv_1:MODULE_6:b_21\
	\FreqDiv_1:MODULE_6:b_20\
	\FreqDiv_1:MODULE_6:b_19\
	\FreqDiv_1:MODULE_6:b_18\
	\FreqDiv_1:MODULE_6:b_17\
	\FreqDiv_1:MODULE_6:b_16\
	\FreqDiv_1:MODULE_6:b_15\
	\FreqDiv_1:MODULE_6:b_14\
	\FreqDiv_1:MODULE_6:b_13\
	\FreqDiv_1:MODULE_6:b_12\
	\FreqDiv_1:MODULE_6:b_11\
	\FreqDiv_1:MODULE_6:b_10\
	\FreqDiv_1:MODULE_6:b_9\
	\FreqDiv_1:MODULE_6:b_8\
	\FreqDiv_1:MODULE_6:b_7\
	\FreqDiv_1:MODULE_6:b_6\
	\FreqDiv_1:MODULE_6:b_5\
	\FreqDiv_1:MODULE_6:b_4\
	\FreqDiv_1:MODULE_6:b_3\
	\FreqDiv_1:MODULE_6:b_2\
	\FreqDiv_1:MODULE_6:b_1\
	\FreqDiv_1:MODULE_6:b_0\
	\FreqDiv_1:MODULE_6:g2:a0:a_31\
	\FreqDiv_1:MODULE_6:g2:a0:a_30\
	\FreqDiv_1:MODULE_6:g2:a0:a_29\
	\FreqDiv_1:MODULE_6:g2:a0:a_28\
	\FreqDiv_1:MODULE_6:g2:a0:a_27\
	\FreqDiv_1:MODULE_6:g2:a0:a_26\
	\FreqDiv_1:MODULE_6:g2:a0:a_25\
	\FreqDiv_1:MODULE_6:g2:a0:a_24\
	\FreqDiv_1:MODULE_6:g2:a0:b_31\
	\FreqDiv_1:MODULE_6:g2:a0:b_30\
	\FreqDiv_1:MODULE_6:g2:a0:b_29\
	\FreqDiv_1:MODULE_6:g2:a0:b_28\
	\FreqDiv_1:MODULE_6:g2:a0:b_27\
	\FreqDiv_1:MODULE_6:g2:a0:b_26\
	\FreqDiv_1:MODULE_6:g2:a0:b_25\
	\FreqDiv_1:MODULE_6:g2:a0:b_24\
	\FreqDiv_1:MODULE_6:g2:a0:b_23\
	\FreqDiv_1:MODULE_6:g2:a0:b_22\
	\FreqDiv_1:MODULE_6:g2:a0:b_21\
	\FreqDiv_1:MODULE_6:g2:a0:b_20\
	\FreqDiv_1:MODULE_6:g2:a0:b_19\
	\FreqDiv_1:MODULE_6:g2:a0:b_18\
	\FreqDiv_1:MODULE_6:g2:a0:b_17\
	\FreqDiv_1:MODULE_6:g2:a0:b_16\
	\FreqDiv_1:MODULE_6:g2:a0:b_15\
	\FreqDiv_1:MODULE_6:g2:a0:b_14\
	\FreqDiv_1:MODULE_6:g2:a0:b_13\
	\FreqDiv_1:MODULE_6:g2:a0:b_12\
	\FreqDiv_1:MODULE_6:g2:a0:b_11\
	\FreqDiv_1:MODULE_6:g2:a0:b_10\
	\FreqDiv_1:MODULE_6:g2:a0:b_9\
	\FreqDiv_1:MODULE_6:g2:a0:b_8\
	\FreqDiv_1:MODULE_6:g2:a0:b_7\
	\FreqDiv_1:MODULE_6:g2:a0:b_6\
	\FreqDiv_1:MODULE_6:g2:a0:b_5\
	\FreqDiv_1:MODULE_6:g2:a0:b_4\
	\FreqDiv_1:MODULE_6:g2:a0:b_3\
	\FreqDiv_1:MODULE_6:g2:a0:b_2\
	\FreqDiv_1:MODULE_6:g2:a0:b_1\
	\FreqDiv_1:MODULE_6:g2:a0:b_0\
	\FreqDiv_1:MODULE_6:g2:a0:s_31\
	\FreqDiv_1:MODULE_6:g2:a0:s_30\
	\FreqDiv_1:MODULE_6:g2:a0:s_29\
	\FreqDiv_1:MODULE_6:g2:a0:s_28\
	\FreqDiv_1:MODULE_6:g2:a0:s_27\
	\FreqDiv_1:MODULE_6:g2:a0:s_26\
	\FreqDiv_1:MODULE_6:g2:a0:s_25\
	\FreqDiv_1:MODULE_6:g2:a0:s_24\
	\FreqDiv_1:MODULE_6:g2:a0:s_23\
	\FreqDiv_1:MODULE_6:g2:a0:s_22\
	\FreqDiv_1:MODULE_6:g2:a0:s_21\
	\FreqDiv_1:MODULE_6:g2:a0:s_20\
	\FreqDiv_1:MODULE_6:g2:a0:s_19\
	\FreqDiv_1:MODULE_6:g2:a0:s_18\
	\FreqDiv_1:MODULE_6:g2:a0:s_17\
	\FreqDiv_1:MODULE_6:g2:a0:s_16\
	\FreqDiv_1:MODULE_6:g2:a0:s_15\
	\FreqDiv_1:MODULE_6:g2:a0:s_14\
	\FreqDiv_1:MODULE_6:g2:a0:s_13\
	\FreqDiv_1:MODULE_6:g2:a0:s_12\
	\FreqDiv_1:MODULE_6:g2:a0:s_11\
	\FreqDiv_1:MODULE_6:g2:a0:s_10\
	\FreqDiv_1:MODULE_6:g2:a0:s_9\
	\FreqDiv_1:MODULE_6:g2:a0:s_8\
	\FreqDiv_1:MODULE_6:g2:a0:s_7\
	\FreqDiv_1:MODULE_6:g2:a0:s_6\
	\FreqDiv_1:MODULE_6:g2:a0:s_5\
	\FreqDiv_1:MODULE_6:g2:a0:s_4\
	\FreqDiv_1:MODULE_6:g2:a0:s_3\
	\FreqDiv_1:MODULE_6:g2:a0:s_2\
	\FreqDiv_1:MODULE_6:g2:a0:s_1\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_2:MODULE_7:b_31\
	\FreqDiv_2:MODULE_7:b_30\
	\FreqDiv_2:MODULE_7:b_29\
	\FreqDiv_2:MODULE_7:b_28\
	\FreqDiv_2:MODULE_7:b_27\
	\FreqDiv_2:MODULE_7:b_26\
	\FreqDiv_2:MODULE_7:b_25\
	\FreqDiv_2:MODULE_7:b_24\
	\FreqDiv_2:MODULE_7:b_23\
	\FreqDiv_2:MODULE_7:b_22\
	\FreqDiv_2:MODULE_7:b_21\
	\FreqDiv_2:MODULE_7:b_20\
	\FreqDiv_2:MODULE_7:b_19\
	\FreqDiv_2:MODULE_7:b_18\
	\FreqDiv_2:MODULE_7:b_17\
	\FreqDiv_2:MODULE_7:b_16\
	\FreqDiv_2:MODULE_7:b_15\
	\FreqDiv_2:MODULE_7:b_14\
	\FreqDiv_2:MODULE_7:b_13\
	\FreqDiv_2:MODULE_7:b_12\
	\FreqDiv_2:MODULE_7:b_11\
	\FreqDiv_2:MODULE_7:b_10\
	\FreqDiv_2:MODULE_7:b_9\
	\FreqDiv_2:MODULE_7:b_8\
	\FreqDiv_2:MODULE_7:b_7\
	\FreqDiv_2:MODULE_7:b_6\
	\FreqDiv_2:MODULE_7:b_5\
	\FreqDiv_2:MODULE_7:b_4\
	\FreqDiv_2:MODULE_7:b_3\
	\FreqDiv_2:MODULE_7:b_2\
	\FreqDiv_2:MODULE_7:b_1\
	\FreqDiv_2:MODULE_7:b_0\
	\FreqDiv_2:MODULE_7:g2:a0:a_31\
	\FreqDiv_2:MODULE_7:g2:a0:a_30\
	\FreqDiv_2:MODULE_7:g2:a0:a_29\
	\FreqDiv_2:MODULE_7:g2:a0:a_28\
	\FreqDiv_2:MODULE_7:g2:a0:a_27\
	\FreqDiv_2:MODULE_7:g2:a0:a_26\
	\FreqDiv_2:MODULE_7:g2:a0:a_25\
	\FreqDiv_2:MODULE_7:g2:a0:a_24\
	\FreqDiv_2:MODULE_7:g2:a0:b_31\
	\FreqDiv_2:MODULE_7:g2:a0:b_30\
	\FreqDiv_2:MODULE_7:g2:a0:b_29\
	\FreqDiv_2:MODULE_7:g2:a0:b_28\
	\FreqDiv_2:MODULE_7:g2:a0:b_27\
	\FreqDiv_2:MODULE_7:g2:a0:b_26\
	\FreqDiv_2:MODULE_7:g2:a0:b_25\
	\FreqDiv_2:MODULE_7:g2:a0:b_24\
	\FreqDiv_2:MODULE_7:g2:a0:b_23\
	\FreqDiv_2:MODULE_7:g2:a0:b_22\
	\FreqDiv_2:MODULE_7:g2:a0:b_21\
	\FreqDiv_2:MODULE_7:g2:a0:b_20\
	\FreqDiv_2:MODULE_7:g2:a0:b_19\
	\FreqDiv_2:MODULE_7:g2:a0:b_18\
	\FreqDiv_2:MODULE_7:g2:a0:b_17\
	\FreqDiv_2:MODULE_7:g2:a0:b_16\
	\FreqDiv_2:MODULE_7:g2:a0:b_15\
	\FreqDiv_2:MODULE_7:g2:a0:b_14\
	\FreqDiv_2:MODULE_7:g2:a0:b_13\
	\FreqDiv_2:MODULE_7:g2:a0:b_12\
	\FreqDiv_2:MODULE_7:g2:a0:b_11\
	\FreqDiv_2:MODULE_7:g2:a0:b_10\
	\FreqDiv_2:MODULE_7:g2:a0:b_9\
	\FreqDiv_2:MODULE_7:g2:a0:b_8\
	\FreqDiv_2:MODULE_7:g2:a0:b_7\
	\FreqDiv_2:MODULE_7:g2:a0:b_6\
	\FreqDiv_2:MODULE_7:g2:a0:b_5\
	\FreqDiv_2:MODULE_7:g2:a0:b_4\
	\FreqDiv_2:MODULE_7:g2:a0:b_3\
	\FreqDiv_2:MODULE_7:g2:a0:b_2\
	\FreqDiv_2:MODULE_7:g2:a0:b_1\
	\FreqDiv_2:MODULE_7:g2:a0:b_0\
	\FreqDiv_2:MODULE_7:g2:a0:s_31\
	\FreqDiv_2:MODULE_7:g2:a0:s_30\
	\FreqDiv_2:MODULE_7:g2:a0:s_29\
	\FreqDiv_2:MODULE_7:g2:a0:s_28\
	\FreqDiv_2:MODULE_7:g2:a0:s_27\
	\FreqDiv_2:MODULE_7:g2:a0:s_26\
	\FreqDiv_2:MODULE_7:g2:a0:s_25\
	\FreqDiv_2:MODULE_7:g2:a0:s_24\
	\FreqDiv_2:MODULE_7:g2:a0:s_23\
	\FreqDiv_2:MODULE_7:g2:a0:s_22\
	\FreqDiv_2:MODULE_7:g2:a0:s_21\
	\FreqDiv_2:MODULE_7:g2:a0:s_20\
	\FreqDiv_2:MODULE_7:g2:a0:s_19\
	\FreqDiv_2:MODULE_7:g2:a0:s_18\
	\FreqDiv_2:MODULE_7:g2:a0:s_17\
	\FreqDiv_2:MODULE_7:g2:a0:s_16\
	\FreqDiv_2:MODULE_7:g2:a0:s_15\
	\FreqDiv_2:MODULE_7:g2:a0:s_14\
	\FreqDiv_2:MODULE_7:g2:a0:s_13\
	\FreqDiv_2:MODULE_7:g2:a0:s_12\
	\FreqDiv_2:MODULE_7:g2:a0:s_11\
	\FreqDiv_2:MODULE_7:g2:a0:s_10\
	\FreqDiv_2:MODULE_7:g2:a0:s_9\
	\FreqDiv_2:MODULE_7:g2:a0:s_8\
	\FreqDiv_2:MODULE_7:g2:a0:s_7\
	\FreqDiv_2:MODULE_7:g2:a0:s_6\
	\FreqDiv_2:MODULE_7:g2:a0:s_5\
	\FreqDiv_2:MODULE_7:g2:a0:s_4\
	\FreqDiv_2:MODULE_7:g2:a0:s_3\
	\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_3:MODULE_8:b_31\
	\FreqDiv_3:MODULE_8:b_30\
	\FreqDiv_3:MODULE_8:b_29\
	\FreqDiv_3:MODULE_8:b_28\
	\FreqDiv_3:MODULE_8:b_27\
	\FreqDiv_3:MODULE_8:b_26\
	\FreqDiv_3:MODULE_8:b_25\
	\FreqDiv_3:MODULE_8:b_24\
	\FreqDiv_3:MODULE_8:b_23\
	\FreqDiv_3:MODULE_8:b_22\
	\FreqDiv_3:MODULE_8:b_21\
	\FreqDiv_3:MODULE_8:b_20\
	\FreqDiv_3:MODULE_8:b_19\
	\FreqDiv_3:MODULE_8:b_18\
	\FreqDiv_3:MODULE_8:b_17\
	\FreqDiv_3:MODULE_8:b_16\
	\FreqDiv_3:MODULE_8:b_15\
	\FreqDiv_3:MODULE_8:b_14\
	\FreqDiv_3:MODULE_8:b_13\
	\FreqDiv_3:MODULE_8:b_12\
	\FreqDiv_3:MODULE_8:b_11\
	\FreqDiv_3:MODULE_8:b_10\
	\FreqDiv_3:MODULE_8:b_9\
	\FreqDiv_3:MODULE_8:b_8\
	\FreqDiv_3:MODULE_8:b_7\
	\FreqDiv_3:MODULE_8:b_6\
	\FreqDiv_3:MODULE_8:b_5\
	\FreqDiv_3:MODULE_8:b_4\
	\FreqDiv_3:MODULE_8:b_3\
	\FreqDiv_3:MODULE_8:b_2\
	\FreqDiv_3:MODULE_8:b_1\
	\FreqDiv_3:MODULE_8:b_0\
	\FreqDiv_3:MODULE_8:g2:a0:a_31\
	\FreqDiv_3:MODULE_8:g2:a0:a_30\
	\FreqDiv_3:MODULE_8:g2:a0:a_29\
	\FreqDiv_3:MODULE_8:g2:a0:a_28\
	\FreqDiv_3:MODULE_8:g2:a0:a_27\
	\FreqDiv_3:MODULE_8:g2:a0:a_26\
	\FreqDiv_3:MODULE_8:g2:a0:a_25\
	\FreqDiv_3:MODULE_8:g2:a0:a_24\
	\FreqDiv_3:MODULE_8:g2:a0:b_31\
	\FreqDiv_3:MODULE_8:g2:a0:b_30\
	\FreqDiv_3:MODULE_8:g2:a0:b_29\
	\FreqDiv_3:MODULE_8:g2:a0:b_28\
	\FreqDiv_3:MODULE_8:g2:a0:b_27\
	\FreqDiv_3:MODULE_8:g2:a0:b_26\
	\FreqDiv_3:MODULE_8:g2:a0:b_25\
	\FreqDiv_3:MODULE_8:g2:a0:b_24\
	\FreqDiv_3:MODULE_8:g2:a0:b_23\
	\FreqDiv_3:MODULE_8:g2:a0:b_22\
	\FreqDiv_3:MODULE_8:g2:a0:b_21\
	\FreqDiv_3:MODULE_8:g2:a0:b_20\
	\FreqDiv_3:MODULE_8:g2:a0:b_19\
	\FreqDiv_3:MODULE_8:g2:a0:b_18\
	\FreqDiv_3:MODULE_8:g2:a0:b_17\
	\FreqDiv_3:MODULE_8:g2:a0:b_16\
	\FreqDiv_3:MODULE_8:g2:a0:b_15\
	\FreqDiv_3:MODULE_8:g2:a0:b_14\
	\FreqDiv_3:MODULE_8:g2:a0:b_13\
	\FreqDiv_3:MODULE_8:g2:a0:b_12\
	\FreqDiv_3:MODULE_8:g2:a0:b_11\
	\FreqDiv_3:MODULE_8:g2:a0:b_10\
	\FreqDiv_3:MODULE_8:g2:a0:b_9\
	\FreqDiv_3:MODULE_8:g2:a0:b_8\
	\FreqDiv_3:MODULE_8:g2:a0:b_7\
	\FreqDiv_3:MODULE_8:g2:a0:b_6\
	\FreqDiv_3:MODULE_8:g2:a0:b_5\
	\FreqDiv_3:MODULE_8:g2:a0:b_4\
	\FreqDiv_3:MODULE_8:g2:a0:b_3\
	\FreqDiv_3:MODULE_8:g2:a0:b_2\
	\FreqDiv_3:MODULE_8:g2:a0:b_1\
	\FreqDiv_3:MODULE_8:g2:a0:b_0\
	\FreqDiv_3:MODULE_8:g2:a0:s_31\
	\FreqDiv_3:MODULE_8:g2:a0:s_30\
	\FreqDiv_3:MODULE_8:g2:a0:s_29\
	\FreqDiv_3:MODULE_8:g2:a0:s_28\
	\FreqDiv_3:MODULE_8:g2:a0:s_27\
	\FreqDiv_3:MODULE_8:g2:a0:s_26\
	\FreqDiv_3:MODULE_8:g2:a0:s_25\
	\FreqDiv_3:MODULE_8:g2:a0:s_24\
	\FreqDiv_3:MODULE_8:g2:a0:s_23\
	\FreqDiv_3:MODULE_8:g2:a0:s_22\
	\FreqDiv_3:MODULE_8:g2:a0:s_21\
	\FreqDiv_3:MODULE_8:g2:a0:s_20\
	\FreqDiv_3:MODULE_8:g2:a0:s_19\
	\FreqDiv_3:MODULE_8:g2:a0:s_18\
	\FreqDiv_3:MODULE_8:g2:a0:s_17\
	\FreqDiv_3:MODULE_8:g2:a0:s_16\
	\FreqDiv_3:MODULE_8:g2:a0:s_15\
	\FreqDiv_3:MODULE_8:g2:a0:s_14\
	\FreqDiv_3:MODULE_8:g2:a0:s_13\
	\FreqDiv_3:MODULE_8:g2:a0:s_12\
	\FreqDiv_3:MODULE_8:g2:a0:s_11\
	\FreqDiv_3:MODULE_8:g2:a0:s_10\
	\FreqDiv_3:MODULE_8:g2:a0:s_9\
	\FreqDiv_3:MODULE_8:g2:a0:s_8\
	\FreqDiv_3:MODULE_8:g2:a0:s_7\
	\FreqDiv_3:MODULE_8:g2:a0:s_6\
	\FreqDiv_3:MODULE_8:g2:a0:s_5\
	\FreqDiv_3:MODULE_8:g2:a0:s_4\
	\FreqDiv_3:MODULE_8:g2:a0:s_3\
	\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_4:MODULE_9:b_31\
	\FreqDiv_4:MODULE_9:b_30\
	\FreqDiv_4:MODULE_9:b_29\
	\FreqDiv_4:MODULE_9:b_28\
	\FreqDiv_4:MODULE_9:b_27\
	\FreqDiv_4:MODULE_9:b_26\
	\FreqDiv_4:MODULE_9:b_25\
	\FreqDiv_4:MODULE_9:b_24\
	\FreqDiv_4:MODULE_9:b_23\
	\FreqDiv_4:MODULE_9:b_22\
	\FreqDiv_4:MODULE_9:b_21\
	\FreqDiv_4:MODULE_9:b_20\
	\FreqDiv_4:MODULE_9:b_19\
	\FreqDiv_4:MODULE_9:b_18\
	\FreqDiv_4:MODULE_9:b_17\
	\FreqDiv_4:MODULE_9:b_16\
	\FreqDiv_4:MODULE_9:b_15\
	\FreqDiv_4:MODULE_9:b_14\
	\FreqDiv_4:MODULE_9:b_13\
	\FreqDiv_4:MODULE_9:b_12\
	\FreqDiv_4:MODULE_9:b_11\
	\FreqDiv_4:MODULE_9:b_10\
	\FreqDiv_4:MODULE_9:b_9\
	\FreqDiv_4:MODULE_9:b_8\
	\FreqDiv_4:MODULE_9:b_7\
	\FreqDiv_4:MODULE_9:b_6\
	\FreqDiv_4:MODULE_9:b_5\
	\FreqDiv_4:MODULE_9:b_4\
	\FreqDiv_4:MODULE_9:b_3\
	\FreqDiv_4:MODULE_9:b_2\
	\FreqDiv_4:MODULE_9:b_1\
	\FreqDiv_4:MODULE_9:b_0\
	\FreqDiv_4:MODULE_9:g2:a0:a_31\
	\FreqDiv_4:MODULE_9:g2:a0:a_30\
	\FreqDiv_4:MODULE_9:g2:a0:a_29\
	\FreqDiv_4:MODULE_9:g2:a0:a_28\
	\FreqDiv_4:MODULE_9:g2:a0:a_27\
	\FreqDiv_4:MODULE_9:g2:a0:a_26\
	\FreqDiv_4:MODULE_9:g2:a0:a_25\
	\FreqDiv_4:MODULE_9:g2:a0:a_24\
	\FreqDiv_4:MODULE_9:g2:a0:b_31\
	\FreqDiv_4:MODULE_9:g2:a0:b_30\
	\FreqDiv_4:MODULE_9:g2:a0:b_29\
	\FreqDiv_4:MODULE_9:g2:a0:b_28\
	\FreqDiv_4:MODULE_9:g2:a0:b_27\
	\FreqDiv_4:MODULE_9:g2:a0:b_26\
	\FreqDiv_4:MODULE_9:g2:a0:b_25\
	\FreqDiv_4:MODULE_9:g2:a0:b_24\
	\FreqDiv_4:MODULE_9:g2:a0:b_23\
	\FreqDiv_4:MODULE_9:g2:a0:b_22\
	\FreqDiv_4:MODULE_9:g2:a0:b_21\
	\FreqDiv_4:MODULE_9:g2:a0:b_20\
	\FreqDiv_4:MODULE_9:g2:a0:b_19\
	\FreqDiv_4:MODULE_9:g2:a0:b_18\
	\FreqDiv_4:MODULE_9:g2:a0:b_17\
	\FreqDiv_4:MODULE_9:g2:a0:b_16\
	\FreqDiv_4:MODULE_9:g2:a0:b_15\
	\FreqDiv_4:MODULE_9:g2:a0:b_14\
	\FreqDiv_4:MODULE_9:g2:a0:b_13\
	\FreqDiv_4:MODULE_9:g2:a0:b_12\
	\FreqDiv_4:MODULE_9:g2:a0:b_11\
	\FreqDiv_4:MODULE_9:g2:a0:b_10\
	\FreqDiv_4:MODULE_9:g2:a0:b_9\
	\FreqDiv_4:MODULE_9:g2:a0:b_8\
	\FreqDiv_4:MODULE_9:g2:a0:b_7\
	\FreqDiv_4:MODULE_9:g2:a0:b_6\
	\FreqDiv_4:MODULE_9:g2:a0:b_5\
	\FreqDiv_4:MODULE_9:g2:a0:b_4\
	\FreqDiv_4:MODULE_9:g2:a0:b_3\
	\FreqDiv_4:MODULE_9:g2:a0:b_2\
	\FreqDiv_4:MODULE_9:g2:a0:b_1\
	\FreqDiv_4:MODULE_9:g2:a0:b_0\
	\FreqDiv_4:MODULE_9:g2:a0:s_31\
	\FreqDiv_4:MODULE_9:g2:a0:s_30\
	\FreqDiv_4:MODULE_9:g2:a0:s_29\
	\FreqDiv_4:MODULE_9:g2:a0:s_28\
	\FreqDiv_4:MODULE_9:g2:a0:s_27\
	\FreqDiv_4:MODULE_9:g2:a0:s_26\
	\FreqDiv_4:MODULE_9:g2:a0:s_25\
	\FreqDiv_4:MODULE_9:g2:a0:s_24\
	\FreqDiv_4:MODULE_9:g2:a0:s_23\
	\FreqDiv_4:MODULE_9:g2:a0:s_22\
	\FreqDiv_4:MODULE_9:g2:a0:s_21\
	\FreqDiv_4:MODULE_9:g2:a0:s_20\
	\FreqDiv_4:MODULE_9:g2:a0:s_19\
	\FreqDiv_4:MODULE_9:g2:a0:s_18\
	\FreqDiv_4:MODULE_9:g2:a0:s_17\
	\FreqDiv_4:MODULE_9:g2:a0:s_16\
	\FreqDiv_4:MODULE_9:g2:a0:s_15\
	\FreqDiv_4:MODULE_9:g2:a0:s_14\
	\FreqDiv_4:MODULE_9:g2:a0:s_13\
	\FreqDiv_4:MODULE_9:g2:a0:s_12\
	\FreqDiv_4:MODULE_9:g2:a0:s_11\
	\FreqDiv_4:MODULE_9:g2:a0:s_10\
	\FreqDiv_4:MODULE_9:g2:a0:s_9\
	\FreqDiv_4:MODULE_9:g2:a0:s_8\
	\FreqDiv_4:MODULE_9:g2:a0:s_7\
	\FreqDiv_4:MODULE_9:g2:a0:s_6\
	\FreqDiv_4:MODULE_9:g2:a0:s_5\
	\FreqDiv_4:MODULE_9:g2:a0:s_4\
	\FreqDiv_4:MODULE_9:g2:a0:s_3\
	\FreqDiv_4:MODULE_9:g2:a0:s_2\
	\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_5:MODULE_10:b_31\
	\FreqDiv_5:MODULE_10:b_30\
	\FreqDiv_5:MODULE_10:b_29\
	\FreqDiv_5:MODULE_10:b_28\
	\FreqDiv_5:MODULE_10:b_27\
	\FreqDiv_5:MODULE_10:b_26\
	\FreqDiv_5:MODULE_10:b_25\
	\FreqDiv_5:MODULE_10:b_24\
	\FreqDiv_5:MODULE_10:b_23\
	\FreqDiv_5:MODULE_10:b_22\
	\FreqDiv_5:MODULE_10:b_21\
	\FreqDiv_5:MODULE_10:b_20\
	\FreqDiv_5:MODULE_10:b_19\
	\FreqDiv_5:MODULE_10:b_18\
	\FreqDiv_5:MODULE_10:b_17\
	\FreqDiv_5:MODULE_10:b_16\
	\FreqDiv_5:MODULE_10:b_15\
	\FreqDiv_5:MODULE_10:b_14\
	\FreqDiv_5:MODULE_10:b_13\
	\FreqDiv_5:MODULE_10:b_12\
	\FreqDiv_5:MODULE_10:b_11\
	\FreqDiv_5:MODULE_10:b_10\
	\FreqDiv_5:MODULE_10:b_9\
	\FreqDiv_5:MODULE_10:b_8\
	\FreqDiv_5:MODULE_10:b_7\
	\FreqDiv_5:MODULE_10:b_6\
	\FreqDiv_5:MODULE_10:b_5\
	\FreqDiv_5:MODULE_10:b_4\
	\FreqDiv_5:MODULE_10:b_3\
	\FreqDiv_5:MODULE_10:b_2\
	\FreqDiv_5:MODULE_10:b_1\
	\FreqDiv_5:MODULE_10:b_0\
	\FreqDiv_5:MODULE_10:g2:a0:a_31\
	\FreqDiv_5:MODULE_10:g2:a0:a_30\
	\FreqDiv_5:MODULE_10:g2:a0:a_29\
	\FreqDiv_5:MODULE_10:g2:a0:a_28\
	\FreqDiv_5:MODULE_10:g2:a0:a_27\
	\FreqDiv_5:MODULE_10:g2:a0:a_26\
	\FreqDiv_5:MODULE_10:g2:a0:a_25\
	\FreqDiv_5:MODULE_10:g2:a0:a_24\
	\FreqDiv_5:MODULE_10:g2:a0:b_31\
	\FreqDiv_5:MODULE_10:g2:a0:b_30\
	\FreqDiv_5:MODULE_10:g2:a0:b_29\
	\FreqDiv_5:MODULE_10:g2:a0:b_28\
	\FreqDiv_5:MODULE_10:g2:a0:b_27\
	\FreqDiv_5:MODULE_10:g2:a0:b_26\
	\FreqDiv_5:MODULE_10:g2:a0:b_25\
	\FreqDiv_5:MODULE_10:g2:a0:b_24\
	\FreqDiv_5:MODULE_10:g2:a0:b_23\
	\FreqDiv_5:MODULE_10:g2:a0:b_22\
	\FreqDiv_5:MODULE_10:g2:a0:b_21\
	\FreqDiv_5:MODULE_10:g2:a0:b_20\
	\FreqDiv_5:MODULE_10:g2:a0:b_19\
	\FreqDiv_5:MODULE_10:g2:a0:b_18\
	\FreqDiv_5:MODULE_10:g2:a0:b_17\
	\FreqDiv_5:MODULE_10:g2:a0:b_16\
	\FreqDiv_5:MODULE_10:g2:a0:b_15\
	\FreqDiv_5:MODULE_10:g2:a0:b_14\
	\FreqDiv_5:MODULE_10:g2:a0:b_13\
	\FreqDiv_5:MODULE_10:g2:a0:b_12\
	\FreqDiv_5:MODULE_10:g2:a0:b_11\
	\FreqDiv_5:MODULE_10:g2:a0:b_10\
	\FreqDiv_5:MODULE_10:g2:a0:b_9\
	\FreqDiv_5:MODULE_10:g2:a0:b_8\
	\FreqDiv_5:MODULE_10:g2:a0:b_7\
	\FreqDiv_5:MODULE_10:g2:a0:b_6\
	\FreqDiv_5:MODULE_10:g2:a0:b_5\
	\FreqDiv_5:MODULE_10:g2:a0:b_4\
	\FreqDiv_5:MODULE_10:g2:a0:b_3\
	\FreqDiv_5:MODULE_10:g2:a0:b_2\
	\FreqDiv_5:MODULE_10:g2:a0:b_1\
	\FreqDiv_5:MODULE_10:g2:a0:b_0\
	\FreqDiv_5:MODULE_10:g2:a0:s_31\
	\FreqDiv_5:MODULE_10:g2:a0:s_30\
	\FreqDiv_5:MODULE_10:g2:a0:s_29\
	\FreqDiv_5:MODULE_10:g2:a0:s_28\
	\FreqDiv_5:MODULE_10:g2:a0:s_27\
	\FreqDiv_5:MODULE_10:g2:a0:s_26\
	\FreqDiv_5:MODULE_10:g2:a0:s_25\
	\FreqDiv_5:MODULE_10:g2:a0:s_24\
	\FreqDiv_5:MODULE_10:g2:a0:s_23\
	\FreqDiv_5:MODULE_10:g2:a0:s_22\
	\FreqDiv_5:MODULE_10:g2:a0:s_21\
	\FreqDiv_5:MODULE_10:g2:a0:s_20\
	\FreqDiv_5:MODULE_10:g2:a0:s_19\
	\FreqDiv_5:MODULE_10:g2:a0:s_18\
	\FreqDiv_5:MODULE_10:g2:a0:s_17\
	\FreqDiv_5:MODULE_10:g2:a0:s_16\
	\FreqDiv_5:MODULE_10:g2:a0:s_15\
	\FreqDiv_5:MODULE_10:g2:a0:s_14\
	\FreqDiv_5:MODULE_10:g2:a0:s_13\
	\FreqDiv_5:MODULE_10:g2:a0:s_12\
	\FreqDiv_5:MODULE_10:g2:a0:s_11\
	\FreqDiv_5:MODULE_10:g2:a0:s_10\
	\FreqDiv_5:MODULE_10:g2:a0:s_9\
	\FreqDiv_5:MODULE_10:g2:a0:s_8\
	\FreqDiv_5:MODULE_10:g2:a0:s_7\
	\FreqDiv_5:MODULE_10:g2:a0:s_6\
	\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_6_31\
	\FreqDiv_1:add_vi_vv_MODGEN_6_30\
	\FreqDiv_1:add_vi_vv_MODGEN_6_29\
	\FreqDiv_1:add_vi_vv_MODGEN_6_28\
	\FreqDiv_1:add_vi_vv_MODGEN_6_27\
	\FreqDiv_1:add_vi_vv_MODGEN_6_26\
	\FreqDiv_1:add_vi_vv_MODGEN_6_25\
	\FreqDiv_1:add_vi_vv_MODGEN_6_24\
	\FreqDiv_1:add_vi_vv_MODGEN_6_23\
	\FreqDiv_1:add_vi_vv_MODGEN_6_22\
	\FreqDiv_1:add_vi_vv_MODGEN_6_21\
	\FreqDiv_1:add_vi_vv_MODGEN_6_20\
	\FreqDiv_1:add_vi_vv_MODGEN_6_19\
	\FreqDiv_1:add_vi_vv_MODGEN_6_18\
	\FreqDiv_1:add_vi_vv_MODGEN_6_17\
	\FreqDiv_1:add_vi_vv_MODGEN_6_16\
	\FreqDiv_1:add_vi_vv_MODGEN_6_15\
	\FreqDiv_1:add_vi_vv_MODGEN_6_14\
	\FreqDiv_1:add_vi_vv_MODGEN_6_13\
	\FreqDiv_1:add_vi_vv_MODGEN_6_12\
	\FreqDiv_1:add_vi_vv_MODGEN_6_11\
	\FreqDiv_1:add_vi_vv_MODGEN_6_10\
	\FreqDiv_1:add_vi_vv_MODGEN_6_9\
	\FreqDiv_1:add_vi_vv_MODGEN_6_8\
	\FreqDiv_1:add_vi_vv_MODGEN_6_7\
	\FreqDiv_1:add_vi_vv_MODGEN_6_6\
	\FreqDiv_1:add_vi_vv_MODGEN_6_5\
	\FreqDiv_1:add_vi_vv_MODGEN_6_4\
	\FreqDiv_1:add_vi_vv_MODGEN_6_3\
	\FreqDiv_1:add_vi_vv_MODGEN_6_2\
	\FreqDiv_1:add_vi_vv_MODGEN_6_1\
	\FreqDiv_2:add_vi_vv_MODGEN_7_31\
	\FreqDiv_2:add_vi_vv_MODGEN_7_30\
	\FreqDiv_2:add_vi_vv_MODGEN_7_29\
	\FreqDiv_2:add_vi_vv_MODGEN_7_28\
	\FreqDiv_2:add_vi_vv_MODGEN_7_27\
	\FreqDiv_2:add_vi_vv_MODGEN_7_26\
	\FreqDiv_2:add_vi_vv_MODGEN_7_25\
	\FreqDiv_2:add_vi_vv_MODGEN_7_24\
	\FreqDiv_2:add_vi_vv_MODGEN_7_23\
	\FreqDiv_2:add_vi_vv_MODGEN_7_22\
	\FreqDiv_2:add_vi_vv_MODGEN_7_21\
	\FreqDiv_2:add_vi_vv_MODGEN_7_20\
	\FreqDiv_2:add_vi_vv_MODGEN_7_19\
	\FreqDiv_2:add_vi_vv_MODGEN_7_18\
	\FreqDiv_2:add_vi_vv_MODGEN_7_17\
	\FreqDiv_2:add_vi_vv_MODGEN_7_16\
	\FreqDiv_2:add_vi_vv_MODGEN_7_15\
	\FreqDiv_2:add_vi_vv_MODGEN_7_14\
	\FreqDiv_2:add_vi_vv_MODGEN_7_13\
	\FreqDiv_2:add_vi_vv_MODGEN_7_12\
	\FreqDiv_2:add_vi_vv_MODGEN_7_11\
	\FreqDiv_2:add_vi_vv_MODGEN_7_10\
	\FreqDiv_2:add_vi_vv_MODGEN_7_9\
	\FreqDiv_2:add_vi_vv_MODGEN_7_8\
	\FreqDiv_2:add_vi_vv_MODGEN_7_7\
	\FreqDiv_2:add_vi_vv_MODGEN_7_6\
	\FreqDiv_2:add_vi_vv_MODGEN_7_5\
	\FreqDiv_2:add_vi_vv_MODGEN_7_4\
	\FreqDiv_2:add_vi_vv_MODGEN_7_3\
	\FreqDiv_3:add_vi_vv_MODGEN_8_31\
	\FreqDiv_3:add_vi_vv_MODGEN_8_30\
	\FreqDiv_3:add_vi_vv_MODGEN_8_29\
	\FreqDiv_3:add_vi_vv_MODGEN_8_28\
	\FreqDiv_3:add_vi_vv_MODGEN_8_27\
	\FreqDiv_3:add_vi_vv_MODGEN_8_26\
	\FreqDiv_3:add_vi_vv_MODGEN_8_25\
	\FreqDiv_3:add_vi_vv_MODGEN_8_24\
	\FreqDiv_3:add_vi_vv_MODGEN_8_23\
	\FreqDiv_3:add_vi_vv_MODGEN_8_22\
	\FreqDiv_3:add_vi_vv_MODGEN_8_21\
	\FreqDiv_3:add_vi_vv_MODGEN_8_20\
	\FreqDiv_3:add_vi_vv_MODGEN_8_19\
	\FreqDiv_3:add_vi_vv_MODGEN_8_18\
	\FreqDiv_3:add_vi_vv_MODGEN_8_17\
	\FreqDiv_3:add_vi_vv_MODGEN_8_16\
	\FreqDiv_3:add_vi_vv_MODGEN_8_15\
	\FreqDiv_3:add_vi_vv_MODGEN_8_14\
	\FreqDiv_3:add_vi_vv_MODGEN_8_13\
	\FreqDiv_3:add_vi_vv_MODGEN_8_12\
	\FreqDiv_3:add_vi_vv_MODGEN_8_11\
	\FreqDiv_3:add_vi_vv_MODGEN_8_10\
	\FreqDiv_3:add_vi_vv_MODGEN_8_9\
	\FreqDiv_3:add_vi_vv_MODGEN_8_8\
	\FreqDiv_3:add_vi_vv_MODGEN_8_7\
	\FreqDiv_3:add_vi_vv_MODGEN_8_6\
	\FreqDiv_3:add_vi_vv_MODGEN_8_5\
	\FreqDiv_3:add_vi_vv_MODGEN_8_4\
	\FreqDiv_3:add_vi_vv_MODGEN_8_3\
	\FreqDiv_4:add_vi_vv_MODGEN_9_31\
	\FreqDiv_4:add_vi_vv_MODGEN_9_30\
	\FreqDiv_4:add_vi_vv_MODGEN_9_29\
	\FreqDiv_4:add_vi_vv_MODGEN_9_28\
	\FreqDiv_4:add_vi_vv_MODGEN_9_27\
	\FreqDiv_4:add_vi_vv_MODGEN_9_26\
	\FreqDiv_4:add_vi_vv_MODGEN_9_25\
	\FreqDiv_4:add_vi_vv_MODGEN_9_24\
	\FreqDiv_4:add_vi_vv_MODGEN_9_23\
	\FreqDiv_4:add_vi_vv_MODGEN_9_22\
	\FreqDiv_4:add_vi_vv_MODGEN_9_21\
	\FreqDiv_4:add_vi_vv_MODGEN_9_20\
	\FreqDiv_4:add_vi_vv_MODGEN_9_19\
	\FreqDiv_4:add_vi_vv_MODGEN_9_18\
	\FreqDiv_4:add_vi_vv_MODGEN_9_17\
	\FreqDiv_4:add_vi_vv_MODGEN_9_16\
	\FreqDiv_4:add_vi_vv_MODGEN_9_15\
	\FreqDiv_4:add_vi_vv_MODGEN_9_14\
	\FreqDiv_4:add_vi_vv_MODGEN_9_13\
	\FreqDiv_4:add_vi_vv_MODGEN_9_12\
	\FreqDiv_4:add_vi_vv_MODGEN_9_11\
	\FreqDiv_4:add_vi_vv_MODGEN_9_10\
	\FreqDiv_4:add_vi_vv_MODGEN_9_9\
	\FreqDiv_4:add_vi_vv_MODGEN_9_8\
	\FreqDiv_4:add_vi_vv_MODGEN_9_7\
	\FreqDiv_4:add_vi_vv_MODGEN_9_6\
	\FreqDiv_4:add_vi_vv_MODGEN_9_5\
	\FreqDiv_4:add_vi_vv_MODGEN_9_4\
	\FreqDiv_4:add_vi_vv_MODGEN_9_3\
	\FreqDiv_4:add_vi_vv_MODGEN_9_2\
	\FreqDiv_5:add_vi_vv_MODGEN_10_31\
	\FreqDiv_5:add_vi_vv_MODGEN_10_30\
	\FreqDiv_5:add_vi_vv_MODGEN_10_29\
	\FreqDiv_5:add_vi_vv_MODGEN_10_28\
	\FreqDiv_5:add_vi_vv_MODGEN_10_27\
	\FreqDiv_5:add_vi_vv_MODGEN_10_26\
	\FreqDiv_5:add_vi_vv_MODGEN_10_25\
	\FreqDiv_5:add_vi_vv_MODGEN_10_24\
	\FreqDiv_5:add_vi_vv_MODGEN_10_23\
	\FreqDiv_5:add_vi_vv_MODGEN_10_22\
	\FreqDiv_5:add_vi_vv_MODGEN_10_21\
	\FreqDiv_5:add_vi_vv_MODGEN_10_20\
	\FreqDiv_5:add_vi_vv_MODGEN_10_19\
	\FreqDiv_5:add_vi_vv_MODGEN_10_18\
	\FreqDiv_5:add_vi_vv_MODGEN_10_17\
	\FreqDiv_5:add_vi_vv_MODGEN_10_16\
	\FreqDiv_5:add_vi_vv_MODGEN_10_15\
	\FreqDiv_5:add_vi_vv_MODGEN_10_14\
	\FreqDiv_5:add_vi_vv_MODGEN_10_13\
	\FreqDiv_5:add_vi_vv_MODGEN_10_12\
	\FreqDiv_5:add_vi_vv_MODGEN_10_11\
	\FreqDiv_5:add_vi_vv_MODGEN_10_10\
	\FreqDiv_5:add_vi_vv_MODGEN_10_9\
	\FreqDiv_5:add_vi_vv_MODGEN_10_8\
	\FreqDiv_5:add_vi_vv_MODGEN_10_7\
	\FreqDiv_5:add_vi_vv_MODGEN_10_6\

Deleted 574 User equations/components.
Deleted 145 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_red_net_0
Aliasing tmpOE__LED_yellow_net_0 to tmpOE__LED_red_net_0
Aliasing tmpOE__LED_green_net_0 to tmpOE__LED_red_net_0
Aliasing tmpOE__BUTTON_1_net_0 to tmpOE__LED_red_net_0
Aliasing tmpOE__AnalogOutFromDAC_net_0 to tmpOE__LED_red_net_0
Aliasing \WaveDAC:VDAC8:Net_83\ to zero
Aliasing \WaveDAC:VDAC8:Net_81\ to zero
Aliasing \WaveDAC:VDAC8:Net_82\ to zero
Aliasing Net_106 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_red_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LED_red_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LED_red_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LED_red_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LED_red_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_red_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__LED_red_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__LED_red_net_0
Aliasing \ADC_DelSig:Net_482\ to zero
Aliasing \ADC_DelSig:Net_252\ to zero
Aliasing \ADC_DelSig:soc\ to tmpOE__LED_red_net_0
Aliasing tmpOE__InputToAdc_net_0 to tmpOE__LED_red_net_0
Aliasing \MuxControlRegister:clk\ to zero
Aliasing \MuxControlRegister:rst\ to zero
Aliasing Net_151 to zero
Aliasing Net_149 to tmpOE__LED_red_net_0
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_9\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_8\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_7\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_6\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_5\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_4\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_3\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_2\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_1\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_red_net_0
Aliasing Net_163 to zero
Aliasing Net_161 to tmpOE__LED_red_net_0
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_23\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_22\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_21\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_20\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_19\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_18\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_17\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_16\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_15\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_14\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_13\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_12\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_11\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_10\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_9\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_8\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_7\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_6\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_5\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_4\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:a_3\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_red_net_0
Aliasing Net_168 to zero
Aliasing Net_166 to tmpOE__LED_red_net_0
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_23\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_22\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_21\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_20\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_19\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_18\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_17\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_16\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_15\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_14\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_13\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_12\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_11\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_10\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_9\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_8\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_7\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_6\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_5\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_4\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:a_3\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_red_net_0
Aliasing Net_173 to zero
Aliasing Net_175 to tmpOE__LED_red_net_0
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_23\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_22\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_21\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_20\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_19\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_18\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_17\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_16\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_15\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_14\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_13\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_12\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_11\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_10\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_9\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_8\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_7\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_6\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_5\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_4\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_3\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:a_2\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_red_net_0
Aliasing Net_201 to zero
Aliasing Net_203 to tmpOE__LED_red_net_0
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_23\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_22\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_21\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_20\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_19\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_18\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_17\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_16\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_15\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_14\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_13\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_12\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_11\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_10\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_9\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_8\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_7\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:a_6\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_red_net_0
Aliasing Net_42D to zero
Aliasing Net_41D to zero
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire tmpOE__LED_yellow_net_0[9] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire tmpOE__LED_green_net_0[15] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_1_net_0[23] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire tmpOE__AnalogOutFromDAC_net_0[29] = tmpOE__LED_red_net_0[1]
Removing Rhs of wire \WaveDAC:Net_183\[45] = \WaveDAC:demux:tmp__demux_0_reg\[50]
Removing Rhs of wire \WaveDAC:Net_107\[48] = \WaveDAC:demux:tmp__demux_1_reg\[53]
Removing Rhs of wire \WaveDAC:Net_134\[51] = \WaveDAC:cydff_1\[69]
Removing Lhs of wire \WaveDAC:Net_336\[52] = Net_107[54]
Removing Rhs of wire Net_107[54] = \mux_1:tmp__mux_1_reg\[444]
Removing Lhs of wire \WaveDAC:VDAC8:Net_83\[56] = zero[2]
Removing Lhs of wire \WaveDAC:VDAC8:Net_81\[57] = zero[2]
Removing Lhs of wire \WaveDAC:VDAC8:Net_82\[58] = zero[2]
Removing Lhs of wire Net_106[70] = zero[2]
Removing Rhs of wire Net_77[81] = \UART:BUART:tx_interrupt_out\[100]
Removing Lhs of wire \UART:Net_61\[84] = \UART:Net_9\[83]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[88] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[89] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[90] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[91] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[92] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[93] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[94] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[95] = zero[2]
Removing Rhs of wire Net_69[101] = \UART:BUART:rx_interrupt_out\[102]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[106] = \UART:BUART:tx_bitclk_dp\[142]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[152] = \UART:BUART:tx_counter_dp\[143]
Removing Lhs of wire \UART:BUART:tx_status_6\[153] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[154] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[155] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[157] = \UART:BUART:tx_fifo_empty\[120]
Removing Lhs of wire \UART:BUART:tx_status_3\[159] = \UART:BUART:tx_fifo_notfull\[119]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[219] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[227] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[238]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[229] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[239]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[230] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[255]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[231] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[269]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[232] = \UART:BUART:sRX:s23Poll:MODIN1_1\[233]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[233] = \UART:BUART:pollcount_1\[225]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[234] = \UART:BUART:sRX:s23Poll:MODIN1_0\[235]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[235] = \UART:BUART:pollcount_0\[228]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[241] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[242] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[243] = \UART:BUART:pollcount_1\[225]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[244] = \UART:BUART:pollcount_1\[225]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[245] = \UART:BUART:pollcount_0\[228]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[246] = \UART:BUART:pollcount_0\[228]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[247] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[248] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[249] = \UART:BUART:pollcount_1\[225]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[250] = \UART:BUART:pollcount_0\[228]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[251] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[252] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[257] = \UART:BUART:pollcount_1\[225]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[258] = \UART:BUART:pollcount_1\[225]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[259] = \UART:BUART:pollcount_0\[228]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[260] = \UART:BUART:pollcount_0\[228]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[261] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[262] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[263] = \UART:BUART:pollcount_1\[225]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[264] = \UART:BUART:pollcount_0\[228]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[265] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[266] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[273] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[274] = \UART:BUART:rx_parity_error_status\[275]
Removing Rhs of wire \UART:BUART:rx_status_3\[276] = \UART:BUART:rx_stop_bit_error\[277]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[287] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[336]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[291] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[358]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[292] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[293] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[294] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[295] = \UART:BUART:sRX:MODIN4_6\[296]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[296] = \UART:BUART:rx_count_6\[214]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[297] = \UART:BUART:sRX:MODIN4_5\[298]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[298] = \UART:BUART:rx_count_5\[215]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[299] = \UART:BUART:sRX:MODIN4_4\[300]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[300] = \UART:BUART:rx_count_4\[216]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[301] = \UART:BUART:sRX:MODIN4_3\[302]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[302] = \UART:BUART:rx_count_3\[217]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[303] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[304] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[305] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[306] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[307] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[308] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[309] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[310] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[311] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[312] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[313] = \UART:BUART:rx_count_6\[214]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[314] = \UART:BUART:rx_count_5\[215]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[315] = \UART:BUART:rx_count_4\[216]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[316] = \UART:BUART:rx_count_3\[217]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[317] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[318] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[319] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[320] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[321] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[322] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[323] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[338] = \UART:BUART:rx_postpoll\[173]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[339] = \UART:BUART:rx_parity_bit\[290]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[340] = \UART:BUART:rx_postpoll\[173]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[341] = \UART:BUART:rx_parity_bit\[290]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[342] = \UART:BUART:rx_postpoll\[173]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[343] = \UART:BUART:rx_parity_bit\[290]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[345] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[346] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[344]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[347] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[344]
Removing Lhs of wire tmpOE__Rx_1_net_0[369] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[374] = tmpOE__LED_red_net_0[1]
Removing Rhs of wire \ADC_DelSig:Net_488\[392] = \ADC_DelSig:Net_250\[428]
Removing Lhs of wire \ADC_DelSig:Net_481\[395] = zero[2]
Removing Lhs of wire \ADC_DelSig:Net_482\[396] = zero[2]
Removing Lhs of wire \ADC_DelSig:Net_252\[430] = zero[2]
Removing Lhs of wire \ADC_DelSig:soc\[432] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire tmpOE__InputToAdc_net_0[439] = tmpOE__LED_red_net_0[1]
Removing Rhs of wire Net_144_3[445] = \MuxControlRegister:control_out_3\[469]
Removing Rhs of wire Net_144_3[445] = \MuxControlRegister:control_3\[478]
Removing Rhs of wire Net_144_2[446] = \MuxControlRegister:control_out_2\[470]
Removing Rhs of wire Net_144_2[446] = \MuxControlRegister:control_2\[479]
Removing Rhs of wire Net_144_1[447] = \MuxControlRegister:control_out_1\[471]
Removing Rhs of wire Net_144_1[447] = \MuxControlRegister:control_1\[480]
Removing Rhs of wire Net_144_0[448] = \MuxControlRegister:control_out_0\[472]
Removing Rhs of wire Net_144_0[448] = \MuxControlRegister:control_0\[481]
Removing Lhs of wire \MuxControlRegister:clk\[459] = zero[2]
Removing Lhs of wire \MuxControlRegister:rst\[460] = zero[2]
Removing Lhs of wire Net_151[484] = zero[2]
Removing Lhs of wire Net_149[485] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_0\[487] = \FreqDiv_1:MODULE_6:g2:a0:s_0\[647]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_23\[528] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_22\[529] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_21\[530] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_20\[531] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_19\[532] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_18\[533] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_17\[534] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_16\[535] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_15\[536] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_14\[537] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_13\[538] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_12\[539] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_11\[540] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_10\[541] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_9\[542] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_8\[543] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_7\[544] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_6\[545] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_5\[546] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_4\[547] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_3\[548] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_2\[549] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_1\[550] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_0\[551] = \FreqDiv_1:MODIN5_0\[552]
Removing Lhs of wire \FreqDiv_1:MODIN5_0\[552] = \FreqDiv_1:count_0\[486]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[685] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[686] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire Net_163[688] = zero[2]
Removing Lhs of wire Net_161[689] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_7_2\[693] = \FreqDiv_2:MODULE_7:g2:a0:s_2\[853]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_7_1\[694] = \FreqDiv_2:MODULE_7:g2:a0:s_1\[854]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_7_0\[695] = \FreqDiv_2:MODULE_7:g2:a0:s_0\[855]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_23\[736] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_22\[737] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_21\[738] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_20\[739] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_19\[740] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_18\[741] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_17\[742] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_16\[743] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_15\[744] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_14\[745] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_13\[746] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_12\[747] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_11\[748] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_10\[749] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_9\[750] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_8\[751] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_7\[752] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_6\[753] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_5\[754] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_4\[755] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_3\[756] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_2\[757] = \FreqDiv_2:MODIN6_2\[758]
Removing Lhs of wire \FreqDiv_2:MODIN6_2\[758] = \FreqDiv_2:count_2\[690]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_1\[759] = \FreqDiv_2:MODIN6_1\[760]
Removing Lhs of wire \FreqDiv_2:MODIN6_1\[760] = \FreqDiv_2:count_1\[691]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:a_0\[761] = \FreqDiv_2:MODIN6_0\[762]
Removing Lhs of wire \FreqDiv_2:MODIN6_0\[762] = \FreqDiv_2:count_0\[692]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[893] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[894] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire Net_168[896] = zero[2]
Removing Lhs of wire Net_166[897] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_8_2\[901] = \FreqDiv_3:MODULE_8:g2:a0:s_2\[1061]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_8_1\[902] = \FreqDiv_3:MODULE_8:g2:a0:s_1\[1062]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_8_0\[903] = \FreqDiv_3:MODULE_8:g2:a0:s_0\[1063]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_23\[944] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_22\[945] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_21\[946] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_20\[947] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_19\[948] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_18\[949] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_17\[950] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_16\[951] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_15\[952] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_14\[953] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_13\[954] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_12\[955] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_11\[956] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_10\[957] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_9\[958] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_8\[959] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_7\[960] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_6\[961] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_5\[962] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_4\[963] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_3\[964] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_2\[965] = \FreqDiv_3:MODIN7_2\[966]
Removing Lhs of wire \FreqDiv_3:MODIN7_2\[966] = \FreqDiv_3:count_2\[898]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_1\[967] = \FreqDiv_3:MODIN7_1\[968]
Removing Lhs of wire \FreqDiv_3:MODIN7_1\[968] = \FreqDiv_3:count_1\[899]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:a_0\[969] = \FreqDiv_3:MODIN7_0\[970]
Removing Lhs of wire \FreqDiv_3:MODIN7_0\[970] = \FreqDiv_3:count_0\[900]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1101] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1102] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire Net_173[1104] = zero[2]
Removing Lhs of wire Net_175[1105] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_4:add_vi_vv_MODGEN_9_1\[1108] = \FreqDiv_4:MODULE_9:g2:a0:s_1\[1268]
Removing Lhs of wire \FreqDiv_4:add_vi_vv_MODGEN_9_0\[1109] = \FreqDiv_4:MODULE_9:g2:a0:s_0\[1269]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_23\[1150] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_22\[1151] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_21\[1152] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_20\[1153] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_19\[1154] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_18\[1155] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_17\[1156] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_16\[1157] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_15\[1158] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_14\[1159] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_13\[1160] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_12\[1161] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_11\[1162] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_10\[1163] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_9\[1164] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_8\[1165] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_7\[1166] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_6\[1167] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_5\[1168] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_4\[1169] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_3\[1170] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_2\[1171] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_1\[1172] = \FreqDiv_4:MODIN8_1\[1173]
Removing Lhs of wire \FreqDiv_4:MODIN8_1\[1173] = \FreqDiv_4:count_1\[1106]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:a_0\[1174] = \FreqDiv_4:MODIN8_0\[1175]
Removing Lhs of wire \FreqDiv_4:MODIN8_0\[1175] = \FreqDiv_4:count_0\[1107]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1307] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1308] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire Net_201[1313] = zero[2]
Removing Lhs of wire Net_203[1314] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_5:add_vi_vv_MODGEN_10_5\[1321] = \FreqDiv_5:MODULE_10:g2:a0:s_5\[1481]
Removing Lhs of wire \FreqDiv_5:add_vi_vv_MODGEN_10_4\[1322] = \FreqDiv_5:MODULE_10:g2:a0:s_4\[1482]
Removing Lhs of wire \FreqDiv_5:add_vi_vv_MODGEN_10_3\[1323] = \FreqDiv_5:MODULE_10:g2:a0:s_3\[1483]
Removing Lhs of wire \FreqDiv_5:add_vi_vv_MODGEN_10_2\[1324] = \FreqDiv_5:MODULE_10:g2:a0:s_2\[1484]
Removing Lhs of wire \FreqDiv_5:add_vi_vv_MODGEN_10_1\[1325] = \FreqDiv_5:MODULE_10:g2:a0:s_1\[1485]
Removing Lhs of wire \FreqDiv_5:add_vi_vv_MODGEN_10_0\[1326] = \FreqDiv_5:MODULE_10:g2:a0:s_0\[1486]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_23\[1367] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_22\[1368] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_21\[1369] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_20\[1370] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_19\[1371] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_18\[1372] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_17\[1373] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_16\[1374] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_15\[1375] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_14\[1376] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_13\[1377] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_12\[1378] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_11\[1379] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_10\[1380] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_9\[1381] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_8\[1382] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_7\[1383] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_6\[1384] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_5\[1385] = \FreqDiv_5:MODIN9_5\[1386]
Removing Lhs of wire \FreqDiv_5:MODIN9_5\[1386] = \FreqDiv_5:count_5\[1315]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_4\[1387] = \FreqDiv_5:MODIN9_4\[1388]
Removing Lhs of wire \FreqDiv_5:MODIN9_4\[1388] = \FreqDiv_5:count_4\[1316]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_3\[1389] = \FreqDiv_5:MODIN9_3\[1390]
Removing Lhs of wire \FreqDiv_5:MODIN9_3\[1390] = \FreqDiv_5:count_3\[1317]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_2\[1391] = \FreqDiv_5:MODIN9_2\[1392]
Removing Lhs of wire \FreqDiv_5:MODIN9_2\[1392] = \FreqDiv_5:count_2\[1318]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_1\[1393] = \FreqDiv_5:MODIN9_1\[1394]
Removing Lhs of wire \FreqDiv_5:MODIN9_1\[1394] = \FreqDiv_5:count_1\[1319]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:a_0\[1395] = \FreqDiv_5:MODIN9_0\[1396]
Removing Lhs of wire \FreqDiv_5:MODIN9_0\[1396] = \FreqDiv_5:count_0\[1320]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[1524] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[1525] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \WaveDAC:cydff_1\\D\[1528] = zero[2]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[1529] = Net_24[24]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[1530] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[75]
Removing Lhs of wire Net_42D[1531] = zero[2]
Removing Lhs of wire Net_41D[1532] = zero[2]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1533] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1548] = \UART:BUART:rx_bitclk_pre\[208]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1557] = \UART:BUART:rx_parity_error_pre\[285]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1558] = zero[2]

------------------------------------------------------
Aliased 0 equations, 306 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_red_net_0' (cost = 0):
tmpOE__LED_red_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Virtual signal Net_107 with ( cost: 100 or cost_inv: -1)  > 90 or with size: 10 > 102 has been made a (soft) node.
Net_107 <= ((not Net_144_2 and not Net_144_1 and Net_144_3 and Net_144_0 and Net_202)
	OR (not Net_144_2 and not Net_144_1 and not Net_144_0 and Net_144_3 and Net_124)
	OR (not Net_144_3 and Net_144_2 and Net_144_1 and Net_144_0 and Net_174)
	OR (not Net_144_3 and not Net_144_0 and Net_144_2 and Net_144_1 and Net_122)
	OR (not Net_144_3 and not Net_144_1 and Net_144_2 and Net_144_0 and Net_189)
	OR (not Net_144_3 and not Net_144_1 and not Net_144_0 and Net_144_2 and Net_186)
	OR (not Net_144_3 and not Net_144_2 and Net_144_1 and Net_144_0 and Net_188)
	OR (not Net_144_3 and not Net_144_2 and not Net_144_0 and Net_144_1 and Net_118)
	OR (not Net_144_3 and not Net_144_2 and not Net_144_1 and Net_144_0 and Net_184)
	OR (not Net_144_3 and not Net_144_2 and not Net_144_1 and not Net_144_0 and Net_187));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:s_0\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:s_0\ <= (not \FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_3:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:s_0\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:s_0\ <= (not \FreqDiv_3:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_4:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:s_0\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:s_0\ <= (not \FreqDiv_4:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_4:count_1\ and \FreqDiv_4:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_5:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:s_0\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:s_0\ <= (not \FreqDiv_5:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:s_1\' (cost = 6):
\FreqDiv_2:MODULE_7:g2:a0:s_1\ <= ((not \FreqDiv_2:count_0\ and \FreqDiv_2:count_1\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:s_1\' (cost = 6):
\FreqDiv_3:MODULE_8:g2:a0:s_1\ <= ((not \FreqDiv_3:count_0\ and \FreqDiv_3:count_1\)
	OR (not \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:s_1\' (cost = 4):
\FreqDiv_4:MODULE_9:g2:a0:s_1\ <= ((not \FreqDiv_4:count_0\ and \FreqDiv_4:count_1\)
	OR (not \FreqDiv_4:count_1\ and \FreqDiv_4:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_5:count_1\ and \FreqDiv_5:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:s_1\' (cost = 12):
\FreqDiv_5:MODULE_10:g2:a0:s_1\ <= ((not \FreqDiv_5:count_0\ and \FreqDiv_5:count_1\)
	OR (not \FreqDiv_5:count_1\ and \FreqDiv_5:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_71 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_71 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_71 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_71 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_71 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:s_2\' (cost = 9):
\FreqDiv_2:MODULE_7:g2:a0:s_2\ <= ((not \FreqDiv_2:count_1\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:s_2\' (cost = 9):
\FreqDiv_3:MODULE_8:g2:a0:s_2\ <= ((not \FreqDiv_3:count_1\ and \FreqDiv_3:count_2\)
	OR (not \FreqDiv_3:count_0\ and \FreqDiv_3:count_2\)
	OR (not \FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_5:count_2\ and \FreqDiv_5:count_1\ and \FreqDiv_5:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:s_2\' (cost = 18):
\FreqDiv_5:MODULE_10:g2:a0:s_2\ <= ((not \FreqDiv_5:count_1\ and \FreqDiv_5:count_2\)
	OR (not \FreqDiv_5:count_0\ and \FreqDiv_5:count_2\)
	OR (not \FreqDiv_5:count_2\ and \FreqDiv_5:count_1\ and \FreqDiv_5:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_5:count_3\ and \FreqDiv_5:count_2\ and \FreqDiv_5:count_1\ and \FreqDiv_5:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:s_3\' (cost = 24):
\FreqDiv_5:MODULE_10:g2:a0:s_3\ <= ((not \FreqDiv_5:count_2\ and \FreqDiv_5:count_3\)
	OR (not \FreqDiv_5:count_1\ and \FreqDiv_5:count_3\)
	OR (not \FreqDiv_5:count_0\ and \FreqDiv_5:count_3\)
	OR (not \FreqDiv_5:count_3\ and \FreqDiv_5:count_2\ and \FreqDiv_5:count_1\ and \FreqDiv_5:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_5:count_4\ and \FreqDiv_5:count_3\ and \FreqDiv_5:count_2\ and \FreqDiv_5:count_1\ and \FreqDiv_5:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:s_4\' (cost = 30):
\FreqDiv_5:MODULE_10:g2:a0:s_4\ <= ((not \FreqDiv_5:count_3\ and \FreqDiv_5:count_4\)
	OR (not \FreqDiv_5:count_2\ and \FreqDiv_5:count_4\)
	OR (not \FreqDiv_5:count_1\ and \FreqDiv_5:count_4\)
	OR (not \FreqDiv_5:count_0\ and \FreqDiv_5:count_4\)
	OR (not \FreqDiv_5:count_4\ and \FreqDiv_5:count_3\ and \FreqDiv_5:count_2\ and \FreqDiv_5:count_1\ and \FreqDiv_5:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv_5:count_5\ and \FreqDiv_5:count_4\ and \FreqDiv_5:count_3\ and \FreqDiv_5:count_2\ and \FreqDiv_5:count_1\ and \FreqDiv_5:count_0\));


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:s_5\' (cost = 36):
\FreqDiv_5:MODULE_10:g2:a0:s_5\ <= ((not \FreqDiv_5:count_4\ and \FreqDiv_5:count_5\)
	OR (not \FreqDiv_5:count_3\ and \FreqDiv_5:count_5\)
	OR (not \FreqDiv_5:count_2\ and \FreqDiv_5:count_5\)
	OR (not \FreqDiv_5:count_1\ and \FreqDiv_5:count_5\)
	OR (not \FreqDiv_5:count_0\ and \FreqDiv_5:count_5\)
	OR (not \FreqDiv_5:count_5\ and \FreqDiv_5:count_4\ and \FreqDiv_5:count_3\ and \FreqDiv_5:count_2\ and \FreqDiv_5:count_1\ and \FreqDiv_5:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 153 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__LED_red_net_0
Aliasing \FreqDiv_2:not_last_reset\\D\ to tmpOE__LED_red_net_0
Aliasing \FreqDiv_3:not_last_reset\\D\ to tmpOE__LED_red_net_0
Aliasing \FreqDiv_4:not_last_reset\\D\ to tmpOE__LED_red_net_0
Aliasing \FreqDiv_5:not_last_reset\\D\ to tmpOE__LED_red_net_0
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[172] = \UART:BUART:rx_bitclk\[220]
Removing Lhs of wire \UART:BUART:rx_status_0\[271] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[280] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[656] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[666] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[676] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[864] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[874] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[884] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1072] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1082] = zero[2]
Removing Lhs of wire \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1092] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1278] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1288] = zero[2]
Removing Lhs of wire \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1298] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[1495] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[1505] = zero[2]
Removing Lhs of wire \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[1515] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1540] = \UART:BUART:tx_ctrl_mark_last\[163]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1552] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1553] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1555] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1556] = \UART:BUART:rx_markspace_pre\[284]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1561] = \UART:BUART:rx_parity_bit\[290]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[1567] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_2:not_last_reset\\D\[1569] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_3:not_last_reset\\D\[1573] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_4:not_last_reset\\D\[1577] = tmpOE__LED_red_net_0[1]
Removing Lhs of wire \FreqDiv_5:not_last_reset\\D\[1580] = tmpOE__LED_red_net_0[1]

------------------------------------------------------
Aliased 0 equations, 29 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_71 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_71 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\SDHD_MovementDetection.cyprj -dcpsoc3 SDHD_MovementDetection.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.305ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Sunday, 12 July 2020 14:59:23
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\aadarshxp\_MastersEmbeddedSystem\Semester-2\SystemLevelHardwareDesign\movement_detection_using_radar\40_Implementation\work\30_SW_improve_autoFreqChange\SDHD_MovementDetection.cydsn\SDHD_MovementDetection.cyprj -d CY8C5888AXI-LP096 SDHD_MovementDetection.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_2:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_4:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_5:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \WaveDAC:Net_134\ from registered to combinatorial
    Converted constant MacroCell: Net_42 from registered to combinatorial
    Converted constant MacroCell: Net_41 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clk_600'. Fanout=9, Signal=Net_202
    Digital Clock 2: Automatic-assigning  clock 'Clk_500Khz'. Fanout=5, Signal=Net_174
    Digital Clock 3: Automatic-assigning  clock 'Clk_350KHz'. Fanout=6, Signal=Net_188
    Digital Clock 4: Automatic-assigning  clock 'Clk_200KHz'. Fanout=4, Signal=Net_184
    Digital Clock 5: Automatic-assigning  clock 'Clk_150KHz'. Fanout=6, Signal=Net_189
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_theACLK'. Fanout=1, Signal=\ADC_DelSig:Net_488\
    Digital Clock 6: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 7: Automatic-assigning  clock 'Debounce_Clock'. Fanout=1, Signal=Net_38
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Debounce_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debounce_Clock, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_red(0)__PA ,
            pad => LED_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_yellow(0)__PA ,
            pad => LED_yellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_green(0)__PA ,
            pad => LED_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_1(0)__PA ,
            fb => Net_24 ,
            pad => BUTTON_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AnalogOutFromDAC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AnalogOutFromDAC(0)__PA ,
            analog_term => Net_105 ,
            pad => AnalogOutFromDAC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_71 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_70 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InputToAdc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => InputToAdc(0)__PA ,
            analog_term => Net_82 ,
            pad => InputToAdc(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_107_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_144_3 * !Net_144_2 * Net_144_1 * !Net_144_0 * Net_118
            + !Net_144_3 * !Net_144_2 * Net_144_1 * Net_144_0 * Net_188_local
            + !Net_144_3 * Net_144_2 * !Net_144_1 * !Net_144_0 * Net_186
            + !Net_144_3 * Net_144_2 * !Net_144_1 * Net_144_0 * Net_189_local
            + !Net_144_3 * Net_144_2 * Net_144_1 * !Net_144_0 * Net_122
            + !Net_144_3 * Net_144_2 * Net_144_1 * Net_144_0 * Net_174_local
            + Net_144_3 * !Net_144_2 * !Net_144_1 * !Net_144_0 * Net_124
            + Net_144_3 * !Net_144_2 * !Net_144_1 * Net_144_0 * Net_202_local
        );
        Output = Net_107_split (fanout=1)

    MacroCell: Name=Net_70, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_70 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_71 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_107, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_144_3 * !Net_144_2 * !Net_144_1 * !Net_144_0 * Net_187
            + !Net_144_3 * !Net_144_2 * !Net_144_1 * Net_144_0 * 
              Net_184_local
            + Net_107_split
        );
        Output = Net_107 (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_44, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_44 (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_24
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_71
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_71 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_71 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_71
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_71 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_71 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_71
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_71
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_187, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_184) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
        );
        Output = Net_187 (fanout=1)

    MacroCell: Name=Net_118, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_118 * !\FreqDiv_2:not_last_reset\
            + !Net_118 * \FreqDiv_2:count_2\ * \FreqDiv_2:count_1\ * 
              !\FreqDiv_2:count_0\
            + Net_118 * \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
        );
        Output = Net_118 (fanout=2)

    MacroCell: Name=Net_186, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_189) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_186 * !\FreqDiv_3:not_last_reset\
            + !Net_186 * \FreqDiv_3:count_2\ * !\FreqDiv_3:count_1\ * 
              !\FreqDiv_3:count_0\
            + Net_186 * \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_2\ * 
              \FreqDiv_3:count_1\ * !\FreqDiv_3:count_0\
        );
        Output = Net_186 (fanout=2)

    MacroCell: Name=Net_122, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_174) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_122 * \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_0\
            + \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_1\ * 
              \FreqDiv_4:count_0\
        );
        Output = Net_122 (fanout=2)

    MacroCell: Name=Net_124, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_124 * !\FreqDiv_5:not_last_reset\
            + !Net_124 * \FreqDiv_5:count_5\ * \FreqDiv_5:count_4\ * 
              \FreqDiv_5:count_3\ * !\FreqDiv_5:count_2\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
            + Net_124 * \FreqDiv_5:not_last_reset\ * !\FreqDiv_5:count_5\ * 
              \FreqDiv_5:count_4\ * \FreqDiv_5:count_3\ * \FreqDiv_5:count_2\ * 
              !\FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
        );
        Output = Net_124 (fanout=2)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_184) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=2)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_184) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=1)

    MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=4)

    MacroCell: Name=\FreqDiv_2:count_2\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_2\ (fanout=4)

    MacroCell: Name=\FreqDiv_2:count_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_1\ (fanout=4)

    MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FreqDiv_2:not_last_reset\
            + \FreqDiv_2:count_2\ * \FreqDiv_2:count_1\ * 
              !\FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_0\ (fanout=4)

    MacroCell: Name=\FreqDiv_3:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_189) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_3:not_last_reset\ (fanout=4)

    MacroCell: Name=\FreqDiv_3:count_2\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_189) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_2\ * 
              !\FreqDiv_3:count_1\ * !\FreqDiv_3:count_0\
            + \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_2\ (fanout=3)

    MacroCell: Name=\FreqDiv_3:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_1\ (fanout=3)

    MacroCell: Name=\FreqDiv_3:count_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_189) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FreqDiv_3:not_last_reset\
            + \FreqDiv_3:count_2\ * !\FreqDiv_3:count_1\ * 
              !\FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_0\ (fanout=4)

    MacroCell: Name=\FreqDiv_4:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_174) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_4:not_last_reset\ (fanout=3)

    MacroCell: Name=\FreqDiv_4:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\ * \FreqDiv_4:count_0\
        );
        Output = \FreqDiv_4:count_1\ (fanout=1)

    MacroCell: Name=\FreqDiv_4:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\
        );
        Output = \FreqDiv_4:count_0\ (fanout=2)

    MacroCell: Name=\FreqDiv_5:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_5:not_last_reset\ (fanout=7)

    MacroCell: Name=\FreqDiv_5:count_5\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_5\ * 
              \FreqDiv_5:count_4\ * \FreqDiv_5:count_3\ * \FreqDiv_5:count_1\ * 
              \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_4\ * 
              \FreqDiv_5:count_3\ * \FreqDiv_5:count_2\ * \FreqDiv_5:count_1\ * 
              \FreqDiv_5:count_0\
        );
        Output = \FreqDiv_5:count_5\ (fanout=5)

    MacroCell: Name=\FreqDiv_5:count_4\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_5\ * 
              \FreqDiv_5:count_4\ * \FreqDiv_5:count_3\ * \FreqDiv_5:count_1\ * 
              \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_3\ * 
              \FreqDiv_5:count_2\ * \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
        );
        Output = \FreqDiv_5:count_4\ (fanout=5)

    MacroCell: Name=\FreqDiv_5:count_3\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_5\ * 
              \FreqDiv_5:count_4\ * \FreqDiv_5:count_3\ * \FreqDiv_5:count_1\ * 
              \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_2\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
        );
        Output = \FreqDiv_5:count_3\ (fanout=5)

    MacroCell: Name=\FreqDiv_5:count_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \FreqDiv_5:not_last_reset\ * !\FreqDiv_5:count_5\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * !\FreqDiv_5:count_4\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * !\FreqDiv_5:count_3\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_2\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
        );
        Output = \FreqDiv_5:count_2\ (fanout=5)

    MacroCell: Name=\FreqDiv_5:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_0\
        );
        Output = \FreqDiv_5:count_1\ (fanout=5)

    MacroCell: Name=\FreqDiv_5:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_5:not_last_reset\
        );
        Output = \FreqDiv_5:count_0\ (fanout=6)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_77 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_69 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MuxControlRegister:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MuxControlRegister:control_7\ ,
            control_6 => \MuxControlRegister:control_6\ ,
            control_5 => \MuxControlRegister:control_5\ ,
            control_4 => \MuxControlRegister:control_4\ ,
            control_3 => Net_144_3 ,
            control_2 => Net_144_2 ,
            control_1 => Net_144_1 ,
            control_0 => Net_144_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC:Wave1_DMA\
        PORT MAP (
            dmareq => Net_107 ,
            termin => zero ,
            termout => Net_108 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_109 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_ForAdc
        PORT MAP (
            dmareq => Net_89 ,
            termin => zero ,
            termout => Net_92 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =IRQ_BUTTON
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_77 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =IRQ_UART
        PORT MAP (
            interrupt => Net_69 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_89 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =IRQ_DMA
        PORT MAP (
            interrupt => Net_92 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   11 :   61 :   72 : 15.28 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    3 :   21 :   24 : 12.50 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   55 :  137 :  192 : 28.65 %
  Unique P-terms              :   92 :  292 :  384 : 23.96 %
  Total P-terms               :  105 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.418ms
Tech Mapping phase: Elapsed time ==> 0s.551ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : AnalogOutFromDAC(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : BUTTON_1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : InputToAdc(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LED_green(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LED_red(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LED_yellow(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Rx_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig:vRef_2\
OpAmp[3]@[FFB(OpAmp,3)] : \WaveDAC:BuffAmp:ABuf\ (OPAMP-GPIO)
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC:VDAC8:viDAC8\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 65% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : AnalogOutFromDAC(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : BUTTON_1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : InputToAdc(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LED_green(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LED_red(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LED_yellow(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Rx_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig:vRef_2\
OpAmp[3]@[FFB(OpAmp,3)] : \WaveDAC:BuffAmp:ABuf\ (OPAMP-GPIO)
VIDAC[3]@[FFB(VIDAC,3)] : \WaveDAC:VDAC8:viDAC8\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 0s.729ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_105" overuses wire "dsm0+ Wire"
Net "Net_82" overuses wire "dsm0+ Wire"
Analog Routing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig:Net_35\ {
  }
  Net: Net_105 {
    p3_7
    amuxbusr_x_p3_7
    amuxbusr
    amuxbusl_x_amuxbusr
    amuxbusl
    amuxbusl_x_p15_4
    p15_4
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_82 {
    dsm_0_vplus
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_p15_5
    p15_5
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: \ADC_DelSig:Net_34\ {
  }
  Net: \WaveDAC:Net_189\ {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: \WaveDAC:VDAC8:Net_77\ {
  }
  Net: AmuxNet::\ADC_DelSig:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  p3_7                                             -> Net_105
  amuxbusr_x_p3_7                                  -> Net_105
  amuxbusr                                         -> Net_105
  amuxbusl_x_amuxbusr                              -> Net_105
  amuxbusl                                         -> Net_105
  amuxbusl_x_p15_4                                 -> Net_105
  p15_4                                            -> Net_105
  opamp_3_vminus_x_p3_7                            -> Net_105
  opamp_3_vminus                                   -> Net_105
  dsm_0_vplus                                      -> Net_82
  agl1_x_dsm_0_vplus                               -> Net_82
  agl1                                             -> Net_82
  agl1_x_p15_5                                     -> Net_82
  p15_5                                            -> Net_82
  vidac_3_vout                                     -> \WaveDAC:Net_189\
  agr4_x_vidac_3_vout                              -> \WaveDAC:Net_189\
  agr4                                             -> \WaveDAC:Net_189\
  agr4_x_opamp_3_vplus                             -> \WaveDAC:Net_189\
  opamp_3_vplus                                    -> \WaveDAC:Net_189\
  dsm_0_vminus                                     -> \ADC_DelSig:Net_20\
  common_vssa                                      -> \ADC_DelSig:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig:AMux\
}
Mux Info {
  Mux: \ADC_DelSig:AMux\ {
     Mouth: \ADC_DelSig:Net_20\
     Guts:  AmuxNet::\ADC_DelSig:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.381ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   21 :   27 :   48 :  43.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.90
                   Pterms :            4.76
               Macrocells :            2.62
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       9.36 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_186, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_189) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_186 * !\FreqDiv_3:not_last_reset\
            + !Net_186 * \FreqDiv_3:count_2\ * !\FreqDiv_3:count_1\ * 
              !\FreqDiv_3:count_0\
            + Net_186 * \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_2\ * 
              \FreqDiv_3:count_1\ * !\FreqDiv_3:count_0\
        );
        Output = Net_186 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_3:count_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_189) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_2\ * 
              !\FreqDiv_3:count_1\ * !\FreqDiv_3:count_0\
            + \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_3:count_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_189) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FreqDiv_3:not_last_reset\
            + \FreqDiv_3:count_2\ * !\FreqDiv_3:count_1\ * 
              !\FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_3:count_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_1\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_3:not_last_reset\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_189) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_3:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_118, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_118 * !\FreqDiv_2:not_last_reset\
            + !Net_118 * \FreqDiv_2:count_2\ * \FreqDiv_2:count_1\ * 
              !\FreqDiv_2:count_0\
            + Net_118 * \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
        );
        Output = Net_118 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FreqDiv_2:count_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_2:count_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_2\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FreqDiv_2:not_last_reset\
            + \FreqDiv_2:count_2\ * \FreqDiv_2:count_1\ * 
              !\FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_107_split, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_144_3 * !Net_144_2 * Net_144_1 * !Net_144_0 * Net_118
            + !Net_144_3 * !Net_144_2 * Net_144_1 * Net_144_0 * Net_188_local
            + !Net_144_3 * Net_144_2 * !Net_144_1 * !Net_144_0 * Net_186
            + !Net_144_3 * Net_144_2 * !Net_144_1 * Net_144_0 * Net_189_local
            + !Net_144_3 * Net_144_2 * Net_144_1 * !Net_144_0 * Net_122
            + !Net_144_3 * Net_144_2 * Net_144_1 * Net_144_0 * Net_174_local
            + Net_144_3 * !Net_144_2 * !Net_144_1 * !Net_144_0 * Net_124
            + Net_144_3 * !Net_144_2 * !Net_144_1 * Net_144_0 * Net_202_local
        );
        Output = Net_107_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_184) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_107, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_144_3 * !Net_144_2 * !Net_144_1 * !Net_144_0 * Net_187
            + !Net_144_3 * !Net_144_2 * !Net_144_1 * Net_144_0 * 
              Net_184_local
            + Net_107_split
        );
        Output = Net_107 (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_184) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_187, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_184) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
        );
        Output = Net_187 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\MuxControlRegister:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MuxControlRegister:control_7\ ,
        control_6 => \MuxControlRegister:control_6\ ,
        control_5 => \MuxControlRegister:control_5\ ,
        control_4 => \MuxControlRegister:control_4\ ,
        control_3 => Net_144_3 ,
        control_2 => Net_144_2 ,
        control_1 => Net_144_1 ,
        control_0 => Net_144_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_124, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_124 * !\FreqDiv_5:not_last_reset\
            + !Net_124 * \FreqDiv_5:count_5\ * \FreqDiv_5:count_4\ * 
              \FreqDiv_5:count_3\ * !\FreqDiv_5:count_2\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
            + Net_124 * \FreqDiv_5:not_last_reset\ * !\FreqDiv_5:count_5\ * 
              \FreqDiv_5:count_4\ * \FreqDiv_5:count_3\ * \FreqDiv_5:count_2\ * 
              !\FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
        );
        Output = Net_124 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_5:count_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \FreqDiv_5:not_last_reset\ * !\FreqDiv_5:count_5\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * !\FreqDiv_5:count_4\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * !\FreqDiv_5:count_3\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_2\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
        );
        Output = \FreqDiv_5:count_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_5:count_3\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_5\ * 
              \FreqDiv_5:count_4\ * \FreqDiv_5:count_3\ * \FreqDiv_5:count_1\ * 
              \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_2\ * 
              \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
        );
        Output = \FreqDiv_5:count_3\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_5:not_last_reset\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_5:not_last_reset\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_5:count_4\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_5\ * 
              \FreqDiv_5:count_4\ * \FreqDiv_5:count_3\ * \FreqDiv_5:count_1\ * 
              \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_3\ * 
              \FreqDiv_5:count_2\ * \FreqDiv_5:count_1\ * \FreqDiv_5:count_0\
        );
        Output = \FreqDiv_5:count_4\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_5:count_5\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_5\ * 
              \FreqDiv_5:count_4\ * \FreqDiv_5:count_3\ * \FreqDiv_5:count_1\ * 
              \FreqDiv_5:count_0\
            + \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_4\ * 
              \FreqDiv_5:count_3\ * \FreqDiv_5:count_2\ * \FreqDiv_5:count_1\ * 
              \FreqDiv_5:count_0\
        );
        Output = \FreqDiv_5:count_5\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_5:count_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_5:not_last_reset\ * \FreqDiv_5:count_0\
        );
        Output = \FreqDiv_5:count_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_5:count_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_202) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_5:not_last_reset\
        );
        Output = \FreqDiv_5:count_0\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_70, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_70 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_71 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_71
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_71
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_71 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_71
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_71
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FreqDiv_4:not_last_reset\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_174) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_4:not_last_reset\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_4:count_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\ * \FreqDiv_4:count_0\
        );
        Output = \FreqDiv_4:count_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_122, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_174) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_122 * \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_0\
            + \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_1\ * 
              \FreqDiv_4:count_0\
        );
        Output = Net_122 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_71 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FreqDiv_4:count_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\
        );
        Output = \FreqDiv_4:count_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_69 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_71 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_71 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_77 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_44, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_44 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_24
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =IRQ_BUTTON
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =IRQ_DMA
        PORT MAP (
            interrupt => Net_92 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =IRQ_UART
        PORT MAP (
            interrupt => Net_69 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_77 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_89 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC:Wave1_DMA\
        PORT MAP (
            dmareq => Net_107 ,
            termin => zero ,
            termout => Net_108 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_109 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA_ForAdc
        PORT MAP (
            dmareq => Net_89 ,
            termin => zero ,
            termout => Net_92 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_71 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_70 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUTTON_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_1(0)__PA ,
        fb => Net_24 ,
        pad => BUTTON_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_green(0)__PA ,
        pad => LED_green(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_yellow(0)__PA ,
        pad => LED_yellow(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_red(0)__PA ,
        pad => LED_red(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_105 );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = AnalogOutFromDAC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AnalogOutFromDAC(0)__PA ,
        analog_term => Net_105 ,
        pad => AnalogOutFromDAC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = InputToAdc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => InputToAdc(0)__PA ,
        analog_term => Net_82 ,
        pad => InputToAdc(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig:Net_93\ ,
            dclk_0 => \ADC_DelSig:Net_93_local\ ,
            dclk_glb_1 => Net_202 ,
            dclk_1 => Net_202_local ,
            dclk_glb_2 => Net_174 ,
            dclk_2 => Net_174_local ,
            dclk_glb_3 => Net_188 ,
            dclk_3 => Net_188_local ,
            dclk_glb_4 => Net_184 ,
            dclk_4 => Net_184_local ,
            dclk_glb_5 => Net_189 ,
            dclk_5 => Net_189_local ,
            aclk_glb_0 => \ADC_DelSig:Net_488\ ,
            aclk_0 => \ADC_DelSig:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig:Net_488_adig_local\ ,
            dclk_glb_6 => \UART:Net_9\ ,
            dclk_6 => \UART:Net_9_local\ ,
            dclk_glb_7 => Net_38 ,
            dclk_7 => Net_38_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => \ADC_DelSig:Net_488\ ,
            vplus => Net_82 ,
            vminus => \ADC_DelSig:Net_20\ ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_34\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_89 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\WaveDAC:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_107 ,
            vout => \WaveDAC:Net_189\ ,
            iout => \WaveDAC:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\WaveDAC:BuffAmp:ABuf\
        PORT MAP (
            vplus => \WaveDAC:Net_189\ ,
            vminus => Net_105 ,
            vout => Net_105 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig:Net_35\ ,
            muxin_0 => \ADC_DelSig:Net_244\ ,
            vout => \ADC_DelSig:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+----------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |             Rx_1(0) | FB(Net_71)
     |   1 |     * |      NONE |         CMOS_OUT |             Tx_1(0) | In(Net_70)
     |   4 |     * |      NONE |      RES_PULL_UP |         BUTTON_1(0) | FB(Net_24)
     |   5 |     * |      NONE |         CMOS_OUT |        LED_green(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |       LED_yellow(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |          LED_red(0) | 
-----+-----+-------+-----------+------------------+---------------------+----------------
   3 |   7 |       |      NONE |      HI_Z_ANALOG |    Dedicated_Output | Analog(Net_105)
-----+-----+-------+-----------+------------------+---------------------+----------------
  15 |   4 |     * |      NONE |      HI_Z_ANALOG | AnalogOutFromDAC(0) | Analog(Net_105)
     |   5 |     * |      NONE |      HI_Z_ANALOG |       InputToAdc(0) | Analog(Net_82)
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.120ms
Digital Placement phase: Elapsed time ==> 3s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SDHD_MovementDetection_r.vh2" --pcf-path "SDHD_MovementDetection.pco" --des-name "SDHD_MovementDetection" --dsf-path "SDHD_MovementDetection.dsf" --sdc-path "SDHD_MovementDetection.sdc" --lib-path "SDHD_MovementDetection_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.370ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.373ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.086ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SDHD_MovementDetection_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.345ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.229ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.230ms
API generation phase: Elapsed time ==> 3s.719ms
Dependency generation phase: Elapsed time ==> 0s.068ms
Cleanup phase: Elapsed time ==> 0s.003ms
