$date
	Sat Oct 22 22:31:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#604993
b10000 !
1"
#604994
b10000 &
b10000 %
1$
#604995
0"
#604998
b1000 &
b1000 %
#605002
b100 &
b100 %
#605006
b10 &
b10 %
#605010
b1 &
b1 %
1#
#605014
b0 &
0#
b0 %
0$
#1577647
b10111 !
1"
#1577650
b10111 &
b10111 %
1$
#1577651
0"
#1577654
b1000110 &
b1000110 %
#1577658
b100011 &
b100011 %
#1577662
b1101010 &
b1101010 %
#1577666
b110101 &
b110101 %
#1577670
b10100000 &
b10100000 %
#1577674
b1010000 &
b1010000 %
#1577678
b101000 &
b101000 %
#1577682
b10100 &
b10100 %
#1577686
b1010 &
b1010 %
#1577690
b101 &
b101 %
#1577694
b10000 &
b10000 %
#1577698
b1000 &
b1000 %
#1577702
b100 &
b100 %
#1577706
b10 &
b10 %
#1577710
b1 &
1#
b1 %
#1577714
b0 &
b0 %
0#
0$
#2598828
b1 !
1"
#2598830
b1 &
b1 %
1$
#2598831
0"
#2598834
1#
#2598838
b0 &
0#
b0 %
0$
#4500012
