
*** Running vivado
    with args -log ma_river_core_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ma_river_core_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ma_river_core_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lcd_controller/lcd_controller.srcs/sources_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ywy_c/Documents/coding/hitcoa_at2024/ma_river_core/ma_river_core.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2019/Vivado/2019.2/data/ip'.
Command: synth_design -top ma_river_core_0 -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 61416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 833.426 ; gain = 234.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ma_river_core_0' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/synth/ma_river_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ma_river_core' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'interconnect' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v:10]
INFO: [Synth 8-6155] done synthesizing module 'interconnect' (1#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v:10]
INFO: [Synth 8-6157] synthesizing module 'fetch' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v:10]
INFO: [Synth 8-6157] synthesizing module 'bram_32_1024_sd' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v:9]
INFO: [Synth 8-638] synthesizing module 'bram_sd' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/synth/bram_sd.vhd:72]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bram_sd.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 1 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 1 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.441374 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/synth/bram_sd.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'bram_sd' (10#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/synth/bram_sd.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'bram_32_1024_sd' (11#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (12#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v:10]
INFO: [Synth 8-6157] synthesizing module 'branch_predictor' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v:11]
WARNING: [Synth 8-6014] Unused sequential element update_next_index_reg was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v:155]
INFO: [Synth 8-6155] done synthesizing module 'branch_predictor' (13#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v:11]
INFO: [Synth 8-6157] synthesizing module 'buffer' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v:9]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (14#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v:9]
INFO: [Synth 8-6157] synthesizing module 'decode' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v:10]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (15#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v:10]
INFO: [Synth 8-6155] done synthesizing module 'decode' (16#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v:9]
INFO: [Synth 8-6157] synthesizing module 'rename' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rename' (17#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v:9]
INFO: [Synth 8-6157] synthesizing module 'gpr_table' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gpr_table' (18#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v:9]
INFO: [Synth 8-6157] synthesizing module 'arf' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v:8]
INFO: [Synth 8-6155] done synthesizing module 'arf' (19#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v:8]
INFO: [Synth 8-6157] synthesizing module 'dispatch' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v:9]
WARNING: [Synth 8-6014] Unused sequential element random_reg was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v:252]
INFO: [Synth 8-6155] done synthesizing module 'dispatch' (20#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v:9]
INFO: [Synth 8-6157] synthesizing module 'station' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v:16]
INFO: [Synth 8-6155] done synthesizing module 'station' (21#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v:16]
INFO: [Synth 8-6157] synthesizing module 'fu_alu' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v:9]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v:41]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v:42]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v:43]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v:44]
INFO: [Synth 8-6157] synthesizing module 'alu' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (22#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fu_alu' (23#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v:9]
INFO: [Synth 8-6157] synthesizing module 'fu_mu' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v:11]
INFO: [Synth 8-6157] synthesizing module 'bram_32_1024_td' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v:9]
INFO: [Synth 8-638] synthesizing module 'bram_td' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/synth/bram_td.vhd:75]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bram_td.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 1 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 1 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.9299 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/synth/bram_td.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'bram_td' (24#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/synth/bram_td.vhd:75]
INFO: [Synth 8-6155] done synthesizing module 'bram_32_1024_td' (25#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v:9]
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v:368]
INFO: [Synth 8-6157] synthesizing module 'mem_ctrl' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v:12]
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v:271]
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v:352]
INFO: [Synth 8-6155] done synthesizing module 'mem_ctrl' (26#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v:12]
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v:634]
INFO: [Synth 8-6155] done synthesizing module 'fu_mu' (27#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v:11]
INFO: [Synth 8-6157] synthesizing module 'fu_mdu' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v:10]
INFO: [Synth 8-6157] synthesizing module 'div' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v:9]
INFO: [Synth 8-6155] done synthesizing module 'div' (28#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v:9]
INFO: [Synth 8-6157] synthesizing module 'mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:11]
INFO: [Synth 8-6157] synthesizing module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:9]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [D:/vivado2019/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (29#1) [D:/vivado2019/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
INFO: [Synth 8-6155] done synthesizing module 'dsp_mul' (30#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:9]
WARNING: [Synth 8-689] width (32) of port connection 'result' does not match port width (41) of module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [Synth 8-689] width (32) of port connection 'result' does not match port width (41) of module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [Synth 8-689] width (32) of port connection 'result' does not match port width (41) of module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'result' does not match port width (41) of module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
INFO: [Synth 8-4471] merging register 'A01_reg[15:0]' into 'A00_reg[15:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:31]
INFO: [Synth 8-4471] merging register 'B01_reg[15:0]' into 'B00_reg[15:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:31]
INFO: [Synth 8-4471] merging register 'A11_reg[15:0]' into 'A10_reg[15:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:31]
INFO: [Synth 8-4471] merging register 'B11_reg[15:0]' into 'B10_reg[15:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:31]
WARNING: [Synth 8-6014] Unused sequential element A01_reg was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:31]
WARNING: [Synth 8-6014] Unused sequential element B01_reg was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:31]
WARNING: [Synth 8-6014] Unused sequential element A11_reg was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:31]
WARNING: [Synth 8-6014] Unused sequential element B11_reg was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:31]
INFO: [Synth 8-6155] done synthesizing module 'mul' (31#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fu_mdu' (32#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v:10]
INFO: [Synth 8-6157] synthesizing module 'rob' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rob' (33#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v:9]
INFO: [Synth 8-6157] synthesizing module 'commit' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v:9]
INFO: [Synth 8-6155] done synthesizing module 'commit' (34#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v:9]
WARNING: [Synth 8-7023] instance 'Commit_module' of module 'commit' has 141 connections declared, but only 140 given [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v:1821]
INFO: [Synth 8-6157] synthesizing module 'cp0_group' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cp0_group' (35#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v:11]
INFO: [Synth 8-6157] synthesizing module 'l2_tlb' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v:9]
WARNING: [Synth 8-3936] Found unconnected internal register 'entrylo0_reg' and it is trimmed from '32' to '26' bits. [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'entrylo1_reg' and it is trimmed from '32' to '26' bits. [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v:51]
INFO: [Synth 8-6155] done synthesizing module 'l2_tlb' (36#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v:9]
INFO: [Synth 8-6157] synthesizing module 'l1_tlb' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:9]
	Parameter isdata bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'entrylo0_reg' and it is trimmed from '32' to '26' bits. [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'entrylo1_reg' and it is trimmed from '32' to '26' bits. [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:53]
INFO: [Synth 8-6155] done synthesizing module 'l1_tlb' (37#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:9]
INFO: [Synth 8-6157] synthesizing module 'l1_tlb__parameterized0' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:9]
	Parameter isdata bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'entrylo0_reg' and it is trimmed from '32' to '26' bits. [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'entrylo1_reg' and it is trimmed from '32' to '26' bits. [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:53]
INFO: [Synth 8-6155] done synthesizing module 'l1_tlb__parameterized0' (37#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:9]
INFO: [Synth 8-6157] synthesizing module 'fpu_top' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:270]
INFO: [Synth 8-6157] synthesizing module 'f_prf' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v:38]
INFO: [Synth 8-6157] synthesizing module 'get_free_prf' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v:9]
INFO: [Synth 8-6155] done synthesizing module 'get_free_prf' (38#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v:9]
INFO: [Synth 8-6155] done synthesizing module 'f_prf' (39#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v:38]
INFO: [Synth 8-6157] synthesizing module 'fu_fpu' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v:9]
	Parameter info_width bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'float_prepare' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v:44]
INFO: [Synth 8-6155] done synthesizing module 'float_prepare' (40#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v:44]
INFO: [Synth 8-6157] synthesizing module 'f_adder_front' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v:9]
	Parameter info_width bound to: 42 - type: integer 
	Parameter exp_width bound to: 11 - type: integer 
	Parameter frac_width bound to: 52 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'f_adder_front' (41#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v:9]
INFO: [Synth 8-6157] synthesizing module 'f_muler_front' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:398]
	Parameter info_width bound to: 42 - type: integer 
	Parameter exp_width bound to: 11 - type: integer 
	Parameter frac_width bound to: 52 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'double_frac_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:30]
	Parameter info_width bound to: 70 - type: integer 
WARNING: [Synth 8-689] width (26) of port connection 'result' does not match port width (41) of module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [Synth 8-689] width (26) of port connection 'result' does not match port width (41) of module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [Synth 8-689] width (22) of port connection 'result' does not match port width (41) of module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [Synth 8-689] width (22) of port connection 'result' does not match port width (41) of module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [Synth 8-689] width (22) of port connection 'result' does not match port width (41) of module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [Synth 8-689] width (7) of port connection 'result' does not match port width (41) of module 'dsp_mul' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
INFO: [Synth 8-6157] synthesizing module 'fCSA' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:9]
	Parameter width bound to: 106 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fCSA' (42#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:9]
INFO: [Synth 8-6155] done synthesizing module 'double_frac_mul' (43#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:30]
INFO: [Synth 8-6155] done synthesizing module 'f_muler_front' (44#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:398]
INFO: [Synth 8-6157] synthesizing module 'f_divider_front' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v:55]
	Parameter info_width bound to: 42 - type: integer 
	Parameter exp_width bound to: 11 - type: integer 
	Parameter frac_width bound to: 52 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frac_divider' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v:9]
	Parameter frac_width bound to: 53 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frac_divider' (45#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v:9]
INFO: [Synth 8-6155] done synthesizing module 'f_divider_front' (46#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v:55]
INFO: [Synth 8-6157] synthesizing module 'f_sqrter_front' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v:9]
	Parameter info_width bound to: 42 - type: integer 
	Parameter exp_width bound to: 11 - type: integer 
	Parameter frac_width bound to: 52 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'f_sqrter_front' (47#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v:9]
INFO: [Synth 8-6157] synthesizing module 'float_to_fixed' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:9]
	Parameter exp_width bound to: 11 - type: integer 
	Parameter frac_width bound to: 52 - type: integer 
	Parameter info_width bound to: 42 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:109]
INFO: [Synth 8-6155] done synthesizing module 'float_to_fixed' (48#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:9]
INFO: [Synth 8-6157] synthesizing module 'fixed_to_float' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v:9]
	Parameter exp_width bound to: 11 - type: integer 
	Parameter frac_width bound to: 52 - type: integer 
	Parameter info_width bound to: 42 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v:123]
INFO: [Synth 8-6155] done synthesizing module 'fixed_to_float' (49#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v:9]
INFO: [Synth 8-6157] synthesizing module 'f_normal' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v:12]
	Parameter info_width bound to: 43 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clz_16' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v:25]
INFO: [Synth 8-6155] done synthesizing module 'clz_16' (50#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v:25]
INFO: [Synth 8-6155] done synthesizing module 'f_normal' (51#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v:12]
INFO: [Synth 8-6157] synthesizing module 'f_round' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v:11]
	Parameter info_width bound to: 42 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v:149]
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v:158]
INFO: [Synth 8-6155] done synthesizing module 'f_round' (52#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fu_fpu' (53#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v:9]
INFO: [Synth 8-6157] synthesizing module 'fu_fccu' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v:14]
	Parameter info_width bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'f_comp' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v:9]
INFO: [Synth 8-6157] synthesizing module 'check_spef' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v:9]
	Parameter exp_width bound to: 8 - type: integer 
	Parameter frac_width bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'check_spef' (54#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v:9]
INFO: [Synth 8-6157] synthesizing module 'check_spef__parameterized0' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v:9]
	Parameter exp_width bound to: 11 - type: integer 
	Parameter frac_width bound to: 52 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'check_spef__parameterized0' (54#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v:9]
INFO: [Synth 8-226] default block is never used [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v:99]
INFO: [Synth 8-6155] done synthesizing module 'f_comp' (55#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fu_fccu' (56#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v:14]
INFO: [Synth 8-6157] synthesizing module 'f_decoder' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'f_decoder' (57#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v:9]
WARNING: [Synth 8-6014] Unused sequential element fdisp_fs_reg was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:555]
WARNING: [Synth 8-6014] Unused sequential element fdisp_ft_reg was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:556]
INFO: [Synth 8-6155] done synthesizing module 'fpu_top' (58#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:10]
WARNING: [Synth 8-3848] Net debug_wb_pc in module/entity ma_river_core does not have driver. [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v:65]
WARNING: [Synth 8-3848] Net debug_wb_rf_wen in module/entity ma_river_core does not have driver. [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v:66]
WARNING: [Synth 8-3848] Net debug_wb_rf_wnum in module/entity ma_river_core does not have driver. [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v:67]
WARNING: [Synth 8-3848] Net debug_wb_rf_wdata in module/entity ma_river_core does not have driver. [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v:68]
INFO: [Synth 8-6155] done synthesizing module 'ma_river_core' (59#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ma_river_core_0' (60#1) [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/synth/ma_river_core_0.v:57]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[31]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[30]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[29]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[28]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[27]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[26]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[16]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[11]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[6]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[5]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[4]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[3]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[2]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[1]
WARNING: [Synth 8-3331] design f_decoder has unconnected port inst[0]
WARNING: [Synth 8-3331] design check_spef__parameterized0 has unconnected port num[63]
WARNING: [Synth 8-3331] design check_spef has unconnected port num[31]
WARNING: [Synth 8-3331] design clz_16 has unconnected port din[0]
WARNING: [Synth 8-3331] design float_to_fixed has unconnected port float_exp[11]
WARNING: [Synth 8-3331] design float_to_fixed has unconnected port float_frac[52]
WARNING: [Synth 8-3331] design float_to_fixed has unconnected port float_spef[3]
WARNING: [Synth 8-3331] design float_to_fixed has unconnected port float_spef[1]
WARNING: [Synth 8-3331] design float_to_fixed has unconnected port float_spef[0]
WARNING: [Synth 8-3331] design get_free_prf has unconnected port state[31]
WARNING: [Synth 8-3331] design fpu_top has unconnected port cp1_wdata[22]
WARNING: [Synth 8-3331] design fpu_top has unconnected port cp1_wdata[21]
WARNING: [Synth 8-3331] design fpu_top has unconnected port cp1_wdata[20]
WARNING: [Synth 8-3331] design fpu_top has unconnected port cp1_wdata[19]
WARNING: [Synth 8-3331] design fpu_top has unconnected port cp1_wdata[18]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[31]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[30]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[29]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[28]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[27]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[26]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[25]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[24]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[23]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[22]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[21]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[20]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[19]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[18]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[17]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[16]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[15]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[14]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[13]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[12]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[11]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[10]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[9]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[8]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[7]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[6]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[5]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[4]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[3]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[2]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[1]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommdu_data[0]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[31]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[30]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[29]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[28]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[27]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[26]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[25]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[24]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[23]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[22]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[21]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[20]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[19]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[18]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[17]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[16]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[15]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[14]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[13]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[12]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[11]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[10]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[9]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[8]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[7]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[6]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[5]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[4]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[3]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[2]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[1]
WARNING: [Synth 8-3331] design fpu_top has unconnected port frommu_data[0]
WARNING: [Synth 8-3331] design l1_tlb__parameterized0 has unconnected port cp0_entrylo0[31]
WARNING: [Synth 8-3331] design l1_tlb__parameterized0 has unconnected port cp0_entrylo0[30]
WARNING: [Synth 8-3331] design l1_tlb__parameterized0 has unconnected port cp0_entrylo0[29]
WARNING: [Synth 8-3331] design l1_tlb__parameterized0 has unconnected port cp0_entrylo0[28]
WARNING: [Synth 8-3331] design l1_tlb__parameterized0 has unconnected port cp0_entrylo0[27]
WARNING: [Synth 8-3331] design l1_tlb__parameterized0 has unconnected port cp0_entrylo0[26]
WARNING: [Synth 8-3331] design l1_tlb__parameterized0 has unconnected port cp0_entrylo1[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1280.758 ; gain = 681.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1288.012 ; gain = 689.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1288.012 ; gain = 689.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.714 . Memory (MB): peak = 1288.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.runs/ma_river_core_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.runs/ma_river_core_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1362.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.782 . Memory (MB): peak = 1378.121 ; gain = 15.820
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1378.121 ; gain = 779.156
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1378.121 ; gain = 779.156
INFO: [Synth 8-802] inferred FSM for state register 'overlay_state_reg' in module 'mem_ctrl'
WARNING: [Synth 8-6014] Unused sequential element dr0 was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v:770]
WARNING: [Synth 8-6014] Unused sequential element dr0 was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v:771]
WARNING: [Synth 8-6014] Unused sequential element dr0_rep was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v:769]
WARNING: [Synth 8-6014] Unused sequential element dr0_rep was removed.  [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v:769]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v:204]
INFO: [Synth 8-4471] merging register 'arf_wnum0_reg[2:0]' into 'commit_num0_reg[2:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v:293]
INFO: [Synth 8-4471] merging register 'arf_wnum1_reg[2:0]' into 'commit_num1_reg[2:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v:294]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'f_divider_front'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v:146]
INFO: [Synth 8-5544] ROM "buffer_frommu0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_frommu1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_frommdu" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                         00000010 |                              000
                 iSTATE0 |                         01000000 |                              010
                  iSTATE |                         10000000 |                              001
                 iSTATE1 |                         00100000 |                              011
                 iSTATE2 |                         00010000 |                              100
                 iSTATE3 |                         00001000 |                              101
                 iSTATE4 |                         00000100 |                              110
                 iSTATE5 |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'overlay_state_reg' using encoding 'one-hot' in module 'mem_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                            00010 |                              000
                  iSTATE |                            10000 |                              001
                 iSTATE0 |                            00100 |                              011
                 iSTATE1 |                            01000 |                              010
                 iSTATE2 |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'f_divider_front'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1378.121 ; gain = 779.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |ma_river_core__GB0 |           1|     30326|
|2     |ma_river_core__GB1 |           1|      9823|
|3     |ma_river_core__GB2 |           1|     12019|
|4     |ma_river_core__GB3 |           1|     14927|
|5     |fpu_top            |           1|     33068|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    108 Bit       Adders := 1     
	   2 Input    106 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
	   2 Input     55 Bit       Adders := 3     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   2 Input     54 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 26    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     17 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 25    
	   3 Input      1 Bit         XORs := 424   
+---Registers : 
	              120 Bit    Registers := 1     
	              117 Bit    Registers := 1     
	              108 Bit    Registers := 9     
	              106 Bit    Registers := 3     
	              103 Bit    Registers := 4     
	               79 Bit    Registers := 16    
	               70 Bit    Registers := 4     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 23    
	               55 Bit    Registers := 4     
	               54 Bit    Registers := 7     
	               53 Bit    Registers := 12    
	               52 Bit    Registers := 1     
	               43 Bit    Registers := 3     
	               42 Bit    Registers := 19    
	               40 Bit    Registers := 3     
	               38 Bit    Registers := 14    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 195   
	               26 Bit    Registers := 8     
	               24 Bit    Registers := 3     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 15    
	               19 Bit    Registers := 11    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 16    
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 33    
	                5 Bit    Registers := 121   
	                4 Bit    Registers := 98    
	                3 Bit    Registers := 148   
	                2 Bit    Registers := 54    
	                1 Bit    Registers := 719   
+---RAMs : 
	               4K Bit         RAMs := 1     
	               1K Bit         RAMs := 7     
	              960 Bit         RAMs := 1     
	              784 Bit         RAMs := 2     
	              632 Bit         RAMs := 8     
	              576 Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
	              320 Bit         RAMs := 3     
	              256 Bit         RAMs := 11    
	              152 Bit         RAMs := 2     
	              128 Bit         RAMs := 9     
	              108 Bit         RAMs := 2     
	               64 Bit         RAMs := 5     
	               32 Bit         RAMs := 5     
	               24 Bit         RAMs := 2     
	               20 Bit         RAMs := 2     
	               12 Bit         RAMs := 2     
+---Muxes : 
	   3 Input    108 Bit        Muxes := 1     
	   4 Input    108 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 7     
	   2 Input    103 Bit        Muxes := 3     
	   2 Input     79 Bit        Muxes := 13    
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 38    
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 4     
	   2 Input     54 Bit        Muxes := 7     
	   4 Input     54 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 11    
	   3 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 4     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 12    
	   3 Input     42 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 7     
	   3 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 14    
	   2 Input     34 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 414   
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 14    
	   2 Input     19 Bit        Muxes := 10    
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 9     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 5     
	   3 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 9     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 30    
	  24 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 10    
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 160   
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 117   
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 145   
	   5 Input      3 Bit        Muxes := 12    
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 66    
	   2 Input      2 Bit        Muxes := 72    
	   4 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 388   
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module get_free_prf__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module get_free_prf 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module f_prf 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 64    
	                1 Bit    Registers := 192   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 96    
Module float_prepare__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module float_prepare 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module f_adder_front 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              108 Bit    Registers := 1     
	               55 Bit    Registers := 4     
	               53 Bit    Registers := 3     
	               42 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 4     
	   2 Input     42 Bit        Muxes := 2     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fCSA__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 106   
Module fCSA__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 106   
Module fCSA__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 106   
Module fCSA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 106   
Module double_frac_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    106 Bit       Adders := 1     
+---Registers : 
	              106 Bit    Registers := 3     
	               70 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
Module f_muler_front 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               53 Bit    Registers := 2     
	               42 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
Module frac_divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     54 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module f_divider_front 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              108 Bit    Registers := 1     
	               53 Bit    Registers := 3     
	               42 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input    108 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 8     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module f_sqrter_front 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     55 Bit       Adders := 1     
	   2 Input     54 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              108 Bit    Registers := 1     
	               54 Bit    Registers := 6     
	               42 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    108 Bit        Muxes := 1     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 4     
	   3 Input     54 Bit        Muxes := 1     
	   3 Input     53 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 2     
	   3 Input     42 Bit        Muxes := 1     
	   3 Input     41 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module float_to_fixed 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               42 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module fixed_to_float 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	              108 Bit    Registers := 1     
	               42 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module clz_16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clz_16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clz_16__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clz_16__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clz_16__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clz_16__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clz_16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module f_normal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    108 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	              108 Bit    Registers := 3     
	               43 Bit    Registers := 3     
	               13 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    108 Bit        Muxes := 3     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module f_round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     52 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              108 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               42 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
Module fu_fpu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              108 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               53 Bit    Registers := 2     
	               22 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    108 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module f_comp 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fu_fccu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module fpu_top 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	              120 Bit    Registers := 1     
	              117 Bit    Registers := 1     
	              103 Bit    Registers := 4     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               21 Bit    Registers := 4     
	               19 Bit    Registers := 4     
	               11 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 43    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input    103 Bit        Muxes := 3     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module fu_mdu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 23    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module alu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fu_alu__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fu_alu 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module station 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               38 Bit    Registers := 8     
	               32 Bit    Registers := 51    
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 40    
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input     38 Bit        Muxes := 14    
	   2 Input     32 Bit        Muxes := 190   
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 47    
	   2 Input      3 Bit        Muxes := 64    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 152   
Module dispatch 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module rename 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---RAMs : 
	              784 Bit         RAMs := 2     
	              512 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module branch_predictor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     17 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	              960 Bit         RAMs := 1     
	              576 Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 3     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 16    
	               20 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---RAMs : 
	               1K Bit         RAMs := 4     
	              128 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 10    
Module l1_tlb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               79 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module l1_tlb 
Detailed RTL Component Info : 
+---Registers : 
	               79 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module l2_tlb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               79 Bit    Registers := 10    
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
	              632 Bit         RAMs := 8     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 7     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module cp0_group 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module commit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 33    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 17    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module rob 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 64    
+---RAMs : 
	              320 Bit         RAMs := 3     
	              256 Bit         RAMs := 6     
	              152 Bit         RAMs := 2     
	              128 Bit         RAMs := 2     
	               32 Bit         RAMs := 3     
	               24 Bit         RAMs := 2     
	               20 Bit         RAMs := 2     
	               12 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 2     
Module mem_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	  24 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module bram_32_1024_td__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
Module bram_32_1024_td__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
Module bram_32_1024_td 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
Module fu_mu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               20 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---RAMs : 
	               1K Bit         RAMs := 3     
	              128 Bit         RAMs := 3     
	               64 Bit         RAMs := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module arf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
Module gpr_table 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 32    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 31    
Module interconnect 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ma_river_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---RAMs : 
	              256 Bit         RAMs := 2     
	              108 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'i_TLB_module/index_reg[5:0]' into 'd_TLB_module/index_reg[5:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:54]
INFO: [Synth 8-4471] merging register 'i_TLB_module/random_reg[5:0]' into 'd_TLB_module/random_reg[5:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:55]
INFO: [Synth 8-4471] merging register 'i_TLB_module/entrylo0_reg[25:0]' into 'd_TLB_module/entrylo0_reg[25:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:52]
INFO: [Synth 8-4471] merging register 'i_TLB_module/entrylo1_reg[25:0]' into 'd_TLB_module/entrylo1_reg[25:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:53]
INFO: [Synth 8-4471] merging register 'i_TLB_module/entryhi_reg[31:0]' into 'd_TLB_module/entryhi_reg[31:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:51]
INFO: [Synth 8-4471] merging register 'i_TLB_module/config0_k0_reg[2:0]' into 'd_TLB_module/config0_k0_reg[2:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:56]
INFO: [Synth 8-4471] merging register 'i_TLB_module/status_ksu_reg[1:0]' into 'd_TLB_module/status_ksu_reg[1:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:59]
INFO: [Synth 8-4471] merging register 'i_TLB_module/pagemask_reg[19:0]' into 'd_TLB_module/pagemask_reg[19:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:57]
INFO: [Synth 8-4471] merging register 'i_TLB_module/page_mode_reg[2:0]' into 'd_TLB_module/page_mode_reg[2:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v:58]
INFO: [Synth 8-4471] merging register 'genblk1[1].dcache_data/tmp_wdata1_reg[31:0]' into 'genblk1[2].dcache_data/tmp_wdata1_reg[31:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v:44]
INFO: [Synth 8-4471] merging register 'genblk1[0].dcache_data/tmp_wdata1_reg[31:0]' into 'genblk1[2].dcache_data/tmp_wdata1_reg[31:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v:44]
INFO: [Synth 8-4471] merging register 'buffer_frommu1_rdata_reg[31:0]' into 'buffer_frommu0_rdata_reg[31:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:175]
INFO: [Synth 8-4471] merging register 'buffer_frommdu_rdata_reg[31:0]' into 'buffer_frommu0_rdata_reg[31:0]' [c:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:176]
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdfr_ext_reg[98]' (FDRE) to 'inst/fpu/fdfr_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdfr_ext_reg[116]' (FDRE) to 'inst/fpu/fdfr_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdfr_ext_reg[117]' (FDRE) to 'inst/fpu/fdfr_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdfr_finfo_reg[9]' (FDRE) to 'inst/fpu/fdfr_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdfr_finfo_reg[10]' (FDRE) to 'inst/fpu/fdfr_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdisp_ext_reg[95]' (FDRE) to 'inst/fpu/fdisp_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdisp_ext_reg[113]' (FDRE) to 'inst/fpu/fdisp_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdisp_ext_reg[114]' (FDRE) to 'inst/fpu/fdisp_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdisp_finfo_reg[9]' (FDRE) to 'inst/fpu/fdisp_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdisp_finfo_reg[10]' (FDRE) to 'inst/fpu/fdisp_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[0].station_fpu_finfo_reg[0][9]' (FDRE) to 'inst/fpu/genblk1[0].station_fpu_ctrl_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[0].station_fpu_finfo_reg[0][10]' (FDRE) to 'inst/fpu/genblk1[0].station_fpu_ctrl_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[0].station_fpu_ctrl_reg[0][4]' (FDRE) to 'inst/fpu/genblk1[0].station_fpu_ext_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[1].station_fpu_finfo_reg[1][9]' (FDRE) to 'inst/fpu/genblk1[1].station_fpu_ctrl_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[1].station_fpu_finfo_reg[1][10]' (FDRE) to 'inst/fpu/genblk1[1].station_fpu_ctrl_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[1].station_fpu_ctrl_reg[1][4]' (FDRE) to 'inst/fpu/genblk1[1].station_fpu_ext_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[2].station_fpu_finfo_reg[2][9]' (FDRE) to 'inst/fpu/genblk1[2].station_fpu_ctrl_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[2].station_fpu_finfo_reg[2][10]' (FDRE) to 'inst/fpu/genblk1[2].station_fpu_ctrl_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[2].station_fpu_ctrl_reg[2][4]' (FDRE) to 'inst/fpu/genblk1[2].station_fpu_ext_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[3].station_fpu_finfo_reg[3][9]' (FDRE) to 'inst/fpu/genblk1[3].station_fpu_ctrl_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[3].station_fpu_finfo_reg[3][10]' (FDRE) to 'inst/fpu/genblk1[3].station_fpu_ctrl_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[3].station_fpu_ctrl_reg[3][4]' (FDRE) to 'inst/fpu/genblk1[3].station_fpu_ext_reg[3][19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdfr_ext_reg[106]' (FDRE) to 'inst/fpu/fdfr_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdisp_ext_reg[103]' (FDRE) to 'inst/fpu/fdisp_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[0].station_fpu_ctrl_reg[0][12]' (FDRE) to 'inst/fpu/genblk1[0].station_fpu_ext_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[1].station_fpu_ctrl_reg[1][12]' (FDRE) to 'inst/fpu/genblk1[1].station_fpu_ext_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[2].station_fpu_ctrl_reg[2][12]' (FDRE) to 'inst/fpu/genblk1[2].station_fpu_ext_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/genblk1[3].station_fpu_ctrl_reg[3][12]' (FDRE) to 'inst/fpu/genblk1[3].station_fpu_ext_reg[3][19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/sqrter/\input_frac_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/sqrter/\d_reg[53] )
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/adder/eps_frac_a_reg[54]' (FDRE) to 'inst/fpu/mainfpu/adder/eps_frac_a_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/adder/eps_frac_b_reg[54]' (FDRE) to 'inst/fpu/mainfpu/adder/eps_frac_b_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/adder/psa_frac_a_reg[54]' (FDRE) to 'inst/fpu/mainfpu/adder/psa_frac_a_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[0]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[1]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[2]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[3]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[4]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[5]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[6]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[7]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[8]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[9]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[10]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[11]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[12]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[13]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[14]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[15]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[16]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[17]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[18]' (FDRE) to 'inst/fpu/mainfpu/muler/dmul/st2_b_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/muler/\dmul/st2_b_reg[19] )
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/st1_exp_reg[0]' (FDRE) to 'inst/fpu/mainfpu/tofloat/st1_exp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/st1_exp_reg[1]' (FDRE) to 'inst/fpu/mainfpu/tofloat/st1_exp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/st1_exp_reg[2]' (FDRE) to 'inst/fpu/mainfpu/tofloat/st1_exp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/st1_exp_reg[5]' (FDRE) to 'inst/fpu/mainfpu/tofloat/st1_exp_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/st1_exp_reg[6]' (FDRE) to 'inst/fpu/mainfpu/tofloat/st1_exp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/st1_exp_reg[7]' (FDRE) to 'inst/fpu/mainfpu/tofloat/st1_exp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/st1_exp_reg[8]' (FDRE) to 'inst/fpu/mainfpu/tofloat/st1_exp_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/st1_exp_reg[9]' (FDRE) to 'inst/fpu/mainfpu/tofloat/st1_exp_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/st1_exp_reg[10]' (FDRE) to 'inst/fpu/mainfpu/tofloat/st1_exp_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/tofloat/\st1_exp_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdfr_ext_reg[82]' (FDRE) to 'inst/fpu/fdfr_ext_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdfr_ext_reg[81]' (FDRE) to 'inst/fpu/fdfr_ext_reg[89]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/fdfr_ext_reg[103]' (FDRE) to 'inst/fpu/fdfr_ext_reg[89]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[0]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[0]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[0]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[1]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[1]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[1]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[2]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[2]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[2]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[3]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[3]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[3]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[4]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[4]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[4]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[5]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[5]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[5]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[6]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[6]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[6]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[7]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[7]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[7]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[8]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[8]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[8]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[9]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[9]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[9]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[10]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[10]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[10]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[11]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[11]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/tofloat/result_frac_reg[11]' (FDRE) to 'inst/fpu/mainfpu/tofloat/result_frac_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/sqrter/result_frac_reg[12]' (FDRE) to 'inst/fpu/mainfpu/sqrter/result_frac_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/fpu/mainfpu/divider/result_frac_reg[12]' (FDRE) to 'inst/fpu/mainfpu/divider/result_frac_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/sqrter/\result_frac_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/tofloat/\result_frac_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/adder/\result_exp_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/tofloat/\result_exp_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/tofixed/\st1_frac_int_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /\buffer_frommu0_rdata_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /\fdfr_finfo_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /\fwb_excode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/sqrter/\d_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/tofloat/\st0_info_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/tofloat/\st0_info_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/\prepare_info_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/\input_fpu_ctrl_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /\genblk2[3].station_fccu_finfo_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /fccu/r_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/sqrter/\d_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/tofloat/\st0_info_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/tofloat/\st0_info_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/\prepare_info_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\fd/remain_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/sqrter/\d_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\exp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\exp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\exp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\exp_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\exp_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\exp_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\exp_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\exp_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\exp_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\exp_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/tofloat/\st0_info_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\info_out_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_exp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_exp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_exp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpu /mainfpu/divider/\result_frac_reg[92] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[4]) is unused and will be removed from module f_divider_front.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module f_divider_front.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module f_divider_front.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[1]) is unused and will be removed from module f_divider_front.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module f_divider_front.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:01 ; elapsed = 00:04:06 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|insti_2/L2_TLB_module | tlb_phy_reg     | 64 x 79(READ_FIRST)    | W |   | 64 x 79(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|insti_3/FU_MU_module  | dcache_tag0_reg | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|insti_3/FU_MU_module  | dcache_tag1_reg | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|insti_3/FU_MU_module  | dcache_tag2_reg | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------+------------------------------------------+-----------+----------------------+----------------+
|Module Name           | RTL Object                               | Inference | Size (Depth x Width) | Primitives     | 
+----------------------+------------------------------------------+-----------+----------------------+----------------+
|\inst/fpu /prf        | PRF1_reg                                 | Implied   | 32 x 32              | RAM32M x 24	   | 
|insti_1/Fetch_module  | icache_tag0_reg                          | Implied   | 64 x 20              | RAM64M x 21	   | 
|insti_1/Fetch_module  | icache_tag1_reg                          | Implied   | 64 x 20              | RAM64M x 21	   | 
|insti_1/Fetch_module  | icache_tag2_reg                          | Implied   | 64 x 20              | RAM64M x 21	   | 
|insti_1/Fetch_module  | icache_tag3_reg                          | Implied   | 64 x 20              | RAM64M x 21	   | 
|insti_1/Fetch_module  | icache_lru3_reg                          | Implied   | 64 x 2               | RAM64X1S x 2	  | 
|insti_1/Fetch_module  | icache_lru2_reg                          | Implied   | 64 x 2               | RAM64M x 2	    | 
|insti_1/Fetch_module  | icache_lru1_reg                          | Implied   | 64 x 2               | RAM64M x 2	    | 
|insti_1/Fetch_module  | icache_lru0_reg                          | Implied   | 64 x 2               | RAM64M x 2	    | 
|ma_river_core_0       | Buffer_module/bufmem_RAS_reg             | Implied   | 8 x 64               | RAM32M x 11	   | 
|ma_river_core_0       | Buffer_module/bufmem_i0_reg              | Implied   | 8 x 98               | RAM32M x 17	   | 
|ma_river_core_0       | Buffer_module/bufmem_excode0_reg         | Implied   | 8 x 4                | RAM32M x 1	    | 
|ma_river_core_0       | Buffer_module/bufmem_i1_reg              | Implied   | 8 x 98               | RAM32M x 17	   | 
|ma_river_core_0       | Buffer_module/bufmem_excode1_reg         | Implied   | 8 x 4                | RAM32M x 1	    | 
|ma_river_core_0       | BranchPredictor_module/BTB_history_reg   | Implied   | 64 x 8               | RAM64M x 9	    | 
|ma_river_core_0       | BranchPredictor_module/global_BPB1_1_reg | Implied   | 256 x 1              | RAM128X1D x 2	 | 
|ma_river_core_0       | BranchPredictor_module/global_BPB0_reg   | Implied   | 256 x 1              | RAM128X1D x 2	 | 
|ma_river_core_0       | BranchPredictor_module/global_BPB1_reg   | Implied   | 256 x 1              | RAM128X1D x 4	 | 
|ma_river_core_0       | BranchPredictor_module/BTB_PC_reg        | Implied   | 64 x 9               | RAM64M x 6	    | 
|ma_river_core_0       | BranchPredictor_module/isret_reg         | Implied   | 64 x 1               | RAM64X1D x 2	  | 
|ma_river_core_0       | BranchPredictor_module/BTB_reg           | Implied   | 64 x 15              | RAM64M x 15	   | 
|ma_river_core_0       | BranchPredictor_module/target_bit_reg    | Implied   | 64 x 1               | RAM64X1D x 2	  | 
|ma_river_core_0       | fpurob_result0_reg                       | Implied   | 4 x 64               | RAM32M x 11	   | 
|ma_river_core_0       | fpurob_result1_reg                       | Implied   | 4 x 64               | RAM32M x 11	   | 
|ma_river_core_0       | fpurob_info0_reg                         | Implied   | 4 x 27               | RAM32M x 5	    | 
|ma_river_core_0       | fpurob_info1_reg                         | Implied   | 4 x 27               | RAM32M x 5	    | 
|insti_2/L2_TLB_module | tlb0_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb1_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb2_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb3_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb4_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb5_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb6_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb7_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/ROB_module    | robmem_mu_result_reg                     | Implied   | 8 x 32               | RAM32M x 36	   | 
|insti_2/ROB_module    | robmem_mdu_result_reg                    | Implied   | 8 x 32               | RAM32M x 36	   | 
|insti_2/ROB_module    | robmem_alu1_result_reg                   | Implied   | 8 x 32               | RAM32M x 36	   | 
|insti_2/ROB_module    | robmem_alu0_result_reg                   | Implied   | 8 x 32               | RAM32M x 36	   | 
|insti_2/ROB_module    | robmem_RAS_reg                           | Implied   | 4 x 64               | RAM32M x 11	   | 
|insti_2/ROB_module    | robmem_PC0_reg                           | Implied   | 4 x 32               | RAM32M x 6	    | 
|insti_2/ROB_module    | robmem_futype0_reg                       | Implied   | 4 x 3                | RAM32M x 1	    | 
|insti_2/ROB_module    | robmem_ctrl0_reg                         | Implied   | 4 x 38               | RAM32M x 7	    | 
|insti_2/ROB_module    | robmem_waddr0_reg                        | Implied   | 4 x 5                | RAM32M x 1	    | 
|insti_2/ROB_module    | robmem_cp0addr0_reg                      | Implied   | 4 x 6                | RAM32M x 1	    | 
|insti_2/ROB_module    | robmem_alu0_result_other_reg             | Implied   | 8 x 40               | RAM32M x 14	   | 
|insti_2/ROB_module    | robmem_alu1_result_other_reg             | Implied   | 8 x 40               | RAM32M x 14	   | 
|insti_2/ROB_module    | robmem_mu_result_other_reg               | Implied   | 8 x 40               | RAM32M x 14	   | 
|insti_2/ROB_module    | robmem_mdu_result_other_reg              | Implied   | 8 x 32               | RAM32M x 12	   | 
|insti_2/ROB_module    | robmem_alu0_excode_reg                   | Implied   | 8 x 4                | RAM32M x 2	    | 
|insti_2/ROB_module    | robmem_alu1_excode_reg                   | Implied   | 8 x 4                | RAM32M x 2	    | 
|insti_2/ROB_module    | robmem_mu_excode_reg                     | Implied   | 8 x 4                | RAM32M x 2	    | 
|insti_2/ROB_module    | robmem_PC1_reg                           | Implied   | 4 x 32               | RAM32M x 6	    | 
|insti_2/ROB_module    | robmem_futype1_reg                       | Implied   | 4 x 3                | RAM32M x 1	    | 
|insti_2/ROB_module    | robmem_ctrl1_reg                         | Implied   | 4 x 38               | RAM32M x 7	    | 
|insti_2/ROB_module    | robmem_waddr1_reg                        | Implied   | 4 x 5                | RAM32M x 1	    | 
|insti_2/ROB_module    | robmem_cp0addr1_reg                      | Implied   | 4 x 6                | RAM32M x 1	    | 
|insti_3/FU_MU_module  | dcache_lru1_reg                          | Implied   | 64 x 2               | RAM64X1D x 2	  | 
|insti_3/FU_MU_module  | dcache_lru2_reg                          | Implied   | 64 x 2               | RAM64X1D x 2	  | 
|insti_3/FU_MU_module  | dcache_lru0_reg                          | Implied   | 64 x 2               | RAM64X1D x 2	  | 
|insti_3/FU_MU_module  | dcache_dirty0_reg                        | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|insti_3/FU_MU_module  | dcache_dirty1_reg                        | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|insti_3/FU_MU_module  | dcache_dirty2_reg                        | Implied   | 64 x 1               | RAM64X1D x 1	  | 
+----------------------+------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |ma_river_core__GB0 |           1|     23934|
|2     |ma_river_core__GB1 |           1|      7165|
|3     |ma_river_core__GB2 |           1|     11389|
|4     |ma_river_core__GB3 |           1|     13103|
|5     |fpu_top            |           1|      2458|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:12 ; elapsed = 00:04:17 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:12 ; elapsed = 00:04:17 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|insti_2/L2_TLB_module | tlb_phy_reg     | 64 x 79(READ_FIRST)    | W |   | 64 x 79(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|insti_3/FU_MU_module  | dcache_tag0_reg | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|insti_3/FU_MU_module  | dcache_tag1_reg | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|insti_3/FU_MU_module  | dcache_tag2_reg | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------+------------------------------------------+-----------+----------------------+----------------+
|Module Name           | RTL Object                               | Inference | Size (Depth x Width) | Primitives     | 
+----------------------+------------------------------------------+-----------+----------------------+----------------+
|\inst/fpu /prf        | PRF1_reg                                 | Implied   | 32 x 32              | RAM32M x 24	   | 
|insti_1/Fetch_module  | icache_tag0_reg                          | Implied   | 64 x 20              | RAM64M x 21	   | 
|insti_1/Fetch_module  | icache_tag1_reg                          | Implied   | 64 x 20              | RAM64M x 21	   | 
|insti_1/Fetch_module  | icache_tag2_reg                          | Implied   | 64 x 20              | RAM64M x 21	   | 
|insti_1/Fetch_module  | icache_tag3_reg                          | Implied   | 64 x 20              | RAM64M x 21	   | 
|insti_1/Fetch_module  | icache_lru3_reg                          | Implied   | 64 x 2               | RAM64X1S x 2	  | 
|insti_1/Fetch_module  | icache_lru2_reg                          | Implied   | 64 x 2               | RAM64M x 2	    | 
|insti_1/Fetch_module  | icache_lru1_reg                          | Implied   | 64 x 2               | RAM64M x 2	    | 
|insti_1/Fetch_module  | icache_lru0_reg                          | Implied   | 64 x 2               | RAM64M x 2	    | 
|ma_river_core_0       | Buffer_module/bufmem_RAS_reg             | Implied   | 8 x 64               | RAM32M x 11	   | 
|ma_river_core_0       | Buffer_module/bufmem_i0_reg              | Implied   | 8 x 98               | RAM32M x 17	   | 
|ma_river_core_0       | Buffer_module/bufmem_excode0_reg         | Implied   | 8 x 4                | RAM32M x 1	    | 
|ma_river_core_0       | Buffer_module/bufmem_i1_reg              | Implied   | 8 x 98               | RAM32M x 17	   | 
|ma_river_core_0       | Buffer_module/bufmem_excode1_reg         | Implied   | 8 x 4                | RAM32M x 1	    | 
|ma_river_core_0       | BranchPredictor_module/BTB_history_reg   | Implied   | 64 x 8               | RAM64M x 9	    | 
|ma_river_core_0       | BranchPredictor_module/global_BPB1_1_reg | Implied   | 256 x 1              | RAM128X1D x 2	 | 
|ma_river_core_0       | BranchPredictor_module/global_BPB0_reg   | Implied   | 256 x 1              | RAM128X1D x 2	 | 
|ma_river_core_0       | BranchPredictor_module/global_BPB1_reg   | Implied   | 256 x 1              | RAM128X1D x 4	 | 
|ma_river_core_0       | BranchPredictor_module/BTB_PC_reg        | Implied   | 64 x 9               | RAM64M x 6	    | 
|ma_river_core_0       | BranchPredictor_module/isret_reg         | Implied   | 64 x 1               | RAM64X1D x 2	  | 
|ma_river_core_0       | BranchPredictor_module/BTB_reg           | Implied   | 64 x 15              | RAM64M x 15	   | 
|ma_river_core_0       | BranchPredictor_module/target_bit_reg    | Implied   | 64 x 1               | RAM64X1D x 2	  | 
|ma_river_core_0       | fpurob_result0_reg                       | Implied   | 4 x 64               | RAM32M x 11	   | 
|ma_river_core_0       | fpurob_result1_reg                       | Implied   | 4 x 64               | RAM32M x 11	   | 
|ma_river_core_0       | fpurob_info0_reg                         | Implied   | 4 x 27               | RAM32M x 5	    | 
|ma_river_core_0       | fpurob_info1_reg                         | Implied   | 4 x 27               | RAM32M x 5	    | 
|insti_2/L2_TLB_module | tlb0_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb1_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb2_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb3_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb4_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb5_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb6_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/L2_TLB_module | tlb7_reg                                 | Implied   | 8 x 79               | RAM32M x 14	   | 
|insti_2/ROB_module    | robmem_mu_result_reg                     | Implied   | 8 x 32               | RAM32M x 36	   | 
|insti_2/ROB_module    | robmem_mdu_result_reg                    | Implied   | 8 x 32               | RAM32M x 36	   | 
|insti_2/ROB_module    | robmem_alu1_result_reg                   | Implied   | 8 x 32               | RAM32M x 36	   | 
|insti_2/ROB_module    | robmem_alu0_result_reg                   | Implied   | 8 x 32               | RAM32M x 36	   | 
|insti_2/ROB_module    | robmem_RAS_reg                           | Implied   | 4 x 64               | RAM32M x 11	   | 
|insti_2/ROB_module    | robmem_PC0_reg                           | Implied   | 4 x 32               | RAM32M x 6	    | 
|insti_2/ROB_module    | robmem_futype0_reg                       | Implied   | 4 x 3                | RAM32M x 1	    | 
|insti_2/ROB_module    | robmem_ctrl0_reg                         | Implied   | 4 x 38               | RAM32M x 7	    | 
|insti_2/ROB_module    | robmem_waddr0_reg                        | Implied   | 4 x 5                | RAM32M x 1	    | 
|insti_2/ROB_module    | robmem_cp0addr0_reg                      | Implied   | 4 x 6                | RAM32M x 1	    | 
|insti_2/ROB_module    | robmem_alu0_result_other_reg             | Implied   | 8 x 40               | RAM32M x 14	   | 
|insti_2/ROB_module    | robmem_alu1_result_other_reg             | Implied   | 8 x 40               | RAM32M x 14	   | 
|insti_2/ROB_module    | robmem_mu_result_other_reg               | Implied   | 8 x 40               | RAM32M x 14	   | 
|insti_2/ROB_module    | robmem_mdu_result_other_reg              | Implied   | 8 x 32               | RAM32M x 12	   | 
|insti_2/ROB_module    | robmem_alu0_excode_reg                   | Implied   | 8 x 4                | RAM32M x 2	    | 
|insti_2/ROB_module    | robmem_alu1_excode_reg                   | Implied   | 8 x 4                | RAM32M x 2	    | 
|insti_2/ROB_module    | robmem_mu_excode_reg                     | Implied   | 8 x 4                | RAM32M x 2	    | 
|insti_2/ROB_module    | robmem_PC1_reg                           | Implied   | 4 x 32               | RAM32M x 6	    | 
|insti_2/ROB_module    | robmem_futype1_reg                       | Implied   | 4 x 3                | RAM32M x 1	    | 
|insti_2/ROB_module    | robmem_ctrl1_reg                         | Implied   | 4 x 38               | RAM32M x 7	    | 
|insti_2/ROB_module    | robmem_waddr1_reg                        | Implied   | 4 x 5                | RAM32M x 1	    | 
|insti_2/ROB_module    | robmem_cp0addr1_reg                      | Implied   | 4 x 6                | RAM32M x 1	    | 
|insti_3/FU_MU_module  | dcache_lru1_reg                          | Implied   | 64 x 2               | RAM64X1D x 2	  | 
|insti_3/FU_MU_module  | dcache_lru2_reg                          | Implied   | 64 x 2               | RAM64X1D x 2	  | 
|insti_3/FU_MU_module  | dcache_lru0_reg                          | Implied   | 64 x 2               | RAM64X1D x 2	  | 
|insti_3/FU_MU_module  | dcache_dirty0_reg                        | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|insti_3/FU_MU_module  | dcache_dirty1_reg                        | Implied   | 64 x 1               | RAM64X1D x 1	  | 
|insti_3/FU_MU_module  | dcache_dirty2_reg                        | Implied   | 64 x 1               | RAM64X1D x 1	  | 
+----------------------+------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |ma_river_core__GB0 |           1|     23934|
|2     |ma_river_core__GB1 |           1|      7165|
|3     |ma_river_core__GB2 |           1|     11389|
|4     |ma_river_core__GB3 |           1|     13103|
|5     |fpu_top            |           1|      2458|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/L2_TLB_module/tlb_phy_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/L2_TLB_module/tlb_phy_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/FU_MU_module/dcache_tag0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/FU_MU_module/dcache_tag1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/FU_MU_module/dcache_tag2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:20 ; elapsed = 00:04:25 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:25 ; elapsed = 00:04:30 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:25 ; elapsed = 00:04:30 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:27 ; elapsed = 00:04:32 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:27 ; elapsed = 00:04:32 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:28 ; elapsed = 00:04:33 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:28 ; elapsed = 00:04:33 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   457|
|2     |DSP48E1    |     4|
|3     |LUT1       |   337|
|4     |LUT2       |   819|
|5     |LUT3       |  4912|
|6     |LUT4       |  1919|
|7     |LUT5       |  5012|
|8     |LUT6       |  6251|
|9     |MUXF7      |   991|
|10    |MUXF8      |    49|
|11    |RAM128X1D  |     8|
|12    |RAM32M     |   426|
|13    |RAM64M     |   120|
|14    |RAM64X1D   |    13|
|15    |RAM64X1S   |     2|
|16    |RAMB18E1   |     4|
|17    |RAMB36E1   |     8|
|18    |RAMB36E1_1 |     1|
|19    |RAMB36E1_2 |     3|
|20    |FDRE       | 10275|
|21    |FDSE       |   168|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                             |Module                                           |Cells |
+------+-----------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                  |                                                 | 31779|
|2     |  inst                                               |ma_river_core                                    | 31570|
|3     |    ARF_module                                       |arf                                              |  2656|
|4     |    BranchPredictor_module                           |branch_predictor                                 |   242|
|5     |    Buffer_module                                    |buffer                                           |   641|
|6     |    CP0_Group_module                                 |cp0_group                                        |   438|
|7     |    Commit_module                                    |commit                                           |  2531|
|8     |    Decode_module                                    |decode                                           |   516|
|9     |    Dispatch_module                                  |dispatch                                         |   130|
|10    |    FU_ALU0_module                                   |fu_alu                                           |  2359|
|11    |      myalu                                          |alu_49                                           |   308|
|12    |    FU_ALU1_module                                   |fu_alu_0                                         |  1343|
|13    |      myalu                                          |alu                                              |   308|
|14    |    FU_MDU_module                                    |fu_mdu                                           |  2150|
|15    |      mydiv                                          |div                                              |   800|
|16    |      mymul                                          |mul                                              |   456|
|17    |        a0b0                                         |dsp_mul                                          |    65|
|18    |        a0b1                                         |dsp_mul_46                                       |     1|
|19    |        a1b0                                         |dsp_mul_47                                       |    10|
|20    |        a1b1                                         |dsp_mul_48                                       |    10|
|21    |    FU_MU_module                                     |fu_mu                                            |  3467|
|22    |      \genblk1[0].dcache_data                        |bram_32_1024_td__xdcDup__1                       |   200|
|23    |        bt                                           |bram_td                                          |     1|
|24    |          U0                                         |blk_mem_gen_v8_4_4__parameterized1               |     1|
|25    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth__parameterized0_41      |     1|
|26    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0_42               |     1|
|27    |                \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0_43      |     1|
|28    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0_44        |     1|
|29    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0_45 |     1|
|30    |      \genblk1[1].dcache_data                        |bram_32_1024_td__xdcDup__2                       |    71|
|31    |        bt                                           |bram_td__4                                       |     1|
|32    |          U0                                         |blk_mem_gen_v8_4_4__parameterized1__4            |     1|
|33    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth__parameterized0_36      |     1|
|34    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0_37               |     1|
|35    |                \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0_38      |     1|
|36    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0_39        |     1|
|37    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0_40 |     1|
|38    |      \genblk1[2].dcache_data                        |bram_32_1024_td                                  |    99|
|39    |        bt                                           |bram_td__3                                       |     1|
|40    |          U0                                         |blk_mem_gen_v8_4_4__parameterized1__3            |     1|
|41    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth__parameterized0         |     1|
|42    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0                  |     1|
|43    |                \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0         |     1|
|44    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0           |     1|
|45    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0    |     1|
|46    |      mc                                             |mem_ctrl                                         |  1323|
|47    |    Fetch_module                                     |fetch                                            |  2483|
|48    |      \genblk1[0].icdat0                             |bram_32_1024_sd__xdcDup__1                       |     2|
|49    |        bs                                           |bram_sd                                          |     1|
|50    |          U0                                         |blk_mem_gen_v8_4_4                               |     1|
|51    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth_31                      |     1|
|52    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_32                               |     1|
|53    |                \valid.cstr                          |blk_mem_gen_generic_cstr_33                      |     1|
|54    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width_34                        |     1|
|55    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init_35                 |     1|
|56    |      \genblk1[0].icdat1                             |bram_32_1024_sd__xdcDup__2                       |    97|
|57    |        bs                                           |bram_sd__14                                      |     1|
|58    |          U0                                         |blk_mem_gen_v8_4_4__14                           |     1|
|59    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth_26                      |     1|
|60    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                               |     1|
|61    |                \valid.cstr                          |blk_mem_gen_generic_cstr_28                      |     1|
|62    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                        |     1|
|63    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init_30                 |     1|
|64    |      \genblk1[1].icdat0                             |bram_32_1024_sd__xdcDup__3                       |    33|
|65    |        bs                                           |bram_sd__13                                      |     1|
|66    |          U0                                         |blk_mem_gen_v8_4_4__13                           |     1|
|67    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth_21                      |     1|
|68    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_22                               |     1|
|69    |                \valid.cstr                          |blk_mem_gen_generic_cstr_23                      |     1|
|70    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width_24                        |     1|
|71    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init_25                 |     1|
|72    |      \genblk1[1].icdat1                             |bram_32_1024_sd__xdcDup__4                       |     2|
|73    |        bs                                           |bram_sd__12                                      |     1|
|74    |          U0                                         |blk_mem_gen_v8_4_4__12                           |     1|
|75    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth_16                      |     1|
|76    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_17                               |     1|
|77    |                \valid.cstr                          |blk_mem_gen_generic_cstr_18                      |     1|
|78    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width_19                        |     1|
|79    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init_20                 |     1|
|80    |      \genblk1[2].icdat0                             |bram_32_1024_sd__xdcDup__5                       |    98|
|81    |        bs                                           |bram_sd__11                                      |     1|
|82    |          U0                                         |blk_mem_gen_v8_4_4__11                           |     1|
|83    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth_11                      |     1|
|84    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_12                               |     1|
|85    |                \valid.cstr                          |blk_mem_gen_generic_cstr_13                      |     1|
|86    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width_14                        |     1|
|87    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init_15                 |     1|
|88    |      \genblk1[2].icdat1                             |bram_32_1024_sd__xdcDup__6                       |    33|
|89    |        bs                                           |bram_sd__10                                      |     1|
|90    |          U0                                         |blk_mem_gen_v8_4_4__10                           |     1|
|91    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth_6                       |     1|
|92    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_7                                |     1|
|93    |                \valid.cstr                          |blk_mem_gen_generic_cstr_8                       |     1|
|94    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width_9                         |     1|
|95    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init_10                 |     1|
|96    |      \genblk1[3].icdat0                             |bram_32_1024_sd__xdcDup__7                       |    36|
|97    |        bs                                           |bram_sd__9                                       |     1|
|98    |          U0                                         |blk_mem_gen_v8_4_4__9                            |     1|
|99    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth_1                       |     1|
|100   |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_2                                |     1|
|101   |                \valid.cstr                          |blk_mem_gen_generic_cstr_3                       |     1|
|102   |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width_4                         |     1|
|103   |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init_5                  |     1|
|104   |      \genblk1[3].icdat1                             |bram_32_1024_sd                                  |     1|
|105   |        bs                                           |bram_sd__8                                       |     1|
|106   |          U0                                         |blk_mem_gen_v8_4_4__8                            |     1|
|107   |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth                         |     1|
|108   |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                  |     1|
|109   |                \valid.cstr                          |blk_mem_gen_generic_cstr                         |     1|
|110   |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width                           |     1|
|111   |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                    |     1|
|112   |    GPR_Table_module                                 |gpr_table                                        |   429|
|113   |    L2_TLB_module                                    |l2_tlb                                           |  1955|
|114   |    ROB_module                                       |rob                                              |  1685|
|115   |    Rename_module                                    |rename                                           |  2078|
|116   |    Station_module                                   |station                                          |  4383|
|117   |    d_TLB_module                                     |l1_tlb__parameterized0                           |   550|
|118   |    fpu                                              |fpu_top                                          |   911|
|119   |      mainfpu                                        |fu_fpu                                           |    52|
|120   |      prf                                            |f_prf                                            |   456|
|121   |    i_TLB_module                                     |l1_tlb                                           |   336|
|122   |    intc                                             |interconnect                                     |   194|
+------+-----------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:28 ; elapsed = 00:04:33 . Memory (MB): peak = 1906.180 ; gain = 1307.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:16 ; elapsed = 00:04:23 . Memory (MB): peak = 1906.180 ; gain = 1217.105
Synthesis Optimization Complete : Time (s): cpu = 00:04:29 ; elapsed = 00:04:34 . Memory (MB): peak = 1906.180 ; gain = 1307.215
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 1906.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2086 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1906.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 569 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 426 instances
  RAM64M => RAM64M (RAMD64E(x4)): 120 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
382 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:43 ; elapsed = 00:04:49 . Memory (MB): peak = 1906.180 ; gain = 1608.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1906.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.runs/ma_river_core_0_synth_1/ma_river_core_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ma_river_core_0, cache-ID = 86fb2e0a18165cef
INFO: [Coretcl 2-1174] Renamed 121 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1906.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ywy_c/Documents/coding/hitcoa_at2024/lab4/lab4.runs/ma_river_core_0_synth_1/ma_river_core_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ma_river_core_0_utilization_synth.rpt -pb ma_river_core_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1906.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 20 19:25:43 2024...
