(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (DT the) (NNP ByoRISC) (PRN (-LRB- -LRB-) (S (VP (VB Build) (NP (PRP$ your) (JJ own) (NNP RISC)))) (-RRB- -RRB-)) (JJ configurable) (JJ application-specific) (NN instruction-set) (NN processor) (PRN (-LRB- -LRB-) (NNP ASIP) (-RRB- -RRB-)) (NN family)) (VP (VBZ is) (VP (VBN presented))) (. .))
(S (NP (NNP ByoRISCs)) (, ,) (PP (IN as) (NP (JJ vendor-independent) (NNS cores))) (, ,) (VP (VBP provide) (NP (JJ extensive) (JJ architectural) (NNS parameters)) (PP (IN over) (NP (NP (DT a) (NN baseline) (NN processor)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (MD can) (VP (VB be) (VP (VBN customized) (PP (IN by) (NP (NP (JJ application-specific) (NN hardware) (NNS extensions)) (PRN (-LRB- -LRB-) (NP (NNP ASHEs)) (-RRB- -RRB-)))))))))))) (. .))
(S (NP (JJ Such) (NNS extensions)) (VP (VBP realize) (NP (NP (JJ multi-input) (NN multi-output) (PRN (-LRB- -LRB-) (NNP MIMO) (-RRB- -RRB-)) (NN custom) (NNS instructions)) (PP (IN with) (NP (JJ local) (NN state) (CC and) (NX (NN load/store) (NNS accesses) (PP (TO to) (NP (DT the) (NNS data) (NN memory)))))))) (. .))
(S (NP (NNP ByoRISCs)) (VP (VB incorporate) (NP (NP (DT a) (JJ true) (JJ multi-port) (NN register) (NN file)) (, ,) (NP (JJ zero-overhead) (NN custom) (NN instruction) (NN decoding)) (, ,) (CC and) (NP (JJ scalable) (NNS data) (VBG forwarding) (NN mechanisms)))) (. .))
(S (PP (VBN Given) (NP (DT these) (NN design) (NNS decisions))) (, ,) (NP (NNP ByoRISCs)) (VP (VBP provide) (NP (NP (DT a) (JJ unique) (NN combination)) (PP (IN of) (NP (NP (NNS features)) (SBAR (WHNP (WDT that)) (S (VP (VBP allow) (NP (NP (NP (PRP$ their) (NN use)) (PP (IN as) (NP (JJ architectural) (NNS testbeds)))) (CC and) (NP (NP (DT the) (ADJP (NN seamless) (CC and) (JJ rapid)) (NN development)) (PP (IN of) (NP (JJ new) (JJ high-performance) (NNP ASIPs)))))))))))) (. .))
(S (S (NP (NP (DT The) (NN performance) (NNS characteristics)) (PP (IN of) (NP (NP (NNP ByoRISCs)) (, ,) (VP (VBD implemented) (PP (IN as) (NP (JJ vendor-independent) (NNS cores)))) (, ,)))) (VP (VBP have) (VP (VBN been) (VP (VBN evaluated) (PP (IN for) (NP (DT both) (NNP ASIC) (CC and) (NNP FPGA) (NNS implementations))))))) (, ,) (CC and) (S (NP (PRP it)) (VP (VBZ is) (VP (VBN proved) (SBAR (IN that) (S (NP (PRP they)) (VP (VBP provide) (NP (DT a) (JJ viable) (NN solution)) (PP (IN in) (NP (JJ FPGA-based) (JJ system-on-a-chip) (NN design))))))))) (. .))
(S (NP (NP (DT A) (NN case) (NN study)) (PP (IN of) (NP (DT an) (NN image) (NN processing) (NN pipeline)))) (VP (VBZ is) (ADVP (RB also)) (VP (VBN presented) (S (VP (TO to) (VP (VB highlight) (NP (NP (DT the) (NN process)) (PP (IN of) (S (VP (VBG utilizing) (NP (DT a) (NNP ByoRISC) (NN custom) (NN processor))))))))))) (. .))
(S (PP (IN In) (NP (NN addition))) (, ,) (NP (NNP ByoRISC)) (VP (VBZ outperforms) (NP (NP (DT an) (JJ experimental) (NNP VLIW) (NN architecture)) (VP (VBN named) (S (NP (NNP VEX))))) (PP (ADVP (RB even)) (IN in) (NP (PRP$ its) (JJ 16-wide) (NN configuration))) (PP (IN for) (NP (NP (DT a) (NN number)) (PP (IN of) (NP (JJ data-intensive) (NN application) (NNS kernels)))))) (. .))
