// Seed: 1244678455
module module_0;
  final $display(id_1, 1 == id_1);
endmodule
module module_1;
  always @({1'h0,
    id_1
  })
  begin : LABEL_0
    id_1 <= id_1;
  end
  reg id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  integer id_3;
  reg id_4 = id_1;
  assign id_1 = 1;
  assign id_4 = id_5;
  wire id_6;
endmodule
module module_2 (
    input supply0 id_0,
    output tri id_1,
    input tri0 id_2
);
  id_4(
      .id_0(1),
      .id_1(1 - id_0++),
      .id_2(1'b0),
      .id_3(id_0),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(),
      .id_8(id_0),
      .id_9(~id_2),
      .id_10(1),
      .id_11(1)
  );
  or primCall (id_1, id_2, id_4);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
