library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux2a1 is
    Port (
        A : in  STD_LOGIC;
        B : in  STD_LOGIC;
        S : in  STD_LOGIC;
        Y : out STD_LOGIC
    );
end mux2a1;

architecture Behavioral of mux2a1 is
begin
    s <= A when A = '0' else B;
end Behavioral;
