|Interface_bsp
in_clk_50M => in_clk_50M.IN3
in_clr => in_clr.IN4
in_uart_rx => in_uart_rx.IN1
in_key_bus[1] => in_key_bus[1].IN1
in_key_bus[2] => ~NO_FANOUT~
in_key_bus[3] => ~NO_FANOUT~
in_key_bus[4] => ~NO_FANOUT~
in_ADC_data[1] => in_ADC_data[1].IN1
in_ADC_data[2] => in_ADC_data[2].IN1
in_ADC_data[3] => in_ADC_data[3].IN1
in_ADC_data[4] => in_ADC_data[4].IN1
in_ADC_data[5] => in_ADC_data[5].IN1
in_ADC_data[6] => in_ADC_data[6].IN1
in_ADC_data[7] => in_ADC_data[7].IN1
in_ADC_data[8] => in_ADC_data[8].IN1
in_ADC_data[9] => in_ADC_data[9].IN1
in_ADC_data[10] => in_ADC_data[10].IN1
in_signal => in_signal.IN2
out_led_bus[1] << App_Led:App_Led0.out_led
out_led_bus[2] << Drive_Usart_Top:Drive_Usart_Top.out_led
out_led_bus[3] << Drive_Usart_Top:Drive_Usart_Top.out_led
out_led_bus[4] << Drive_Usart_Top:Drive_Usart_Top.out_led
out_uart_tx << Drive_Usart_Top:Drive_Usart_Top.out_tx
out_ADC_OE << Drive_ADC:Drive_ADC.out_OE
out_ADC_PD << Drive_ADC:Drive_ADC.out_PD
out_ADC_CLK << Drive_ADC:Drive_ADC.out_CLK


|Interface_bsp|signal_low:signal_low
clk_50mhz => clk_50mhz.IN1
signal => signal.IN1
data[0] <= counter_low:U2.data
data[1] <= counter_low:U2.data
data[2] <= counter_low:U2.data
data[3] <= counter_low:U2.data
data[4] <= counter_low:U2.data
data[5] <= counter_low:U2.data
data[6] <= counter_low:U2.data
data[7] <= counter_low:U2.data
data[8] <= counter_low:U2.data
data[9] <= counter_low:U2.data
data[10] <= counter_low:U2.data
data[11] <= counter_low:U2.data
data[12] <= counter_low:U2.data
data[13] <= counter_low:U2.data
data[14] <= counter_low:U2.data
data[15] <= counter_low:U2.data
data[16] <= counter_low:U2.data
data[17] <= counter_low:U2.data
data[18] <= counter_low:U2.data
data[19] <= counter_low:U2.data
data[20] <= counter_low:U2.data
data[21] <= counter_low:U2.data
data[22] <= counter_low:U2.data
data[23] <= counter_low:U2.data
data[24] <= counter_low:U2.data
data[25] <= counter_low:U2.data
data[26] <= counter_low:U2.data
data[27] <= counter_low:U2.data
data[28] <= counter_low:U2.data
data[29] <= counter_low:U2.data
data[30] <= counter_low:U2.data
data[31] <= counter_low:U2.data


|Interface_bsp|signal_low:signal_low|pll_100mhz:comb_3
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|Interface_bsp|signal_low:signal_low|pll_100mhz:comb_3|altpll:altpll_component
inclk[0] => pll_100mhz_altpll:auto_generated.inclk[0]
inclk[1] => pll_100mhz_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Interface_bsp|signal_low:signal_low|pll_100mhz:comb_3|altpll:altpll_component|pll_100mhz_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Interface_bsp|signal_low:signal_low|counter_low:U2
clk_100mhz => temp[0].CLK
clk_100mhz => temp[1].CLK
clk_100mhz => temp[2].CLK
clk_100mhz => temp[3].CLK
clk_100mhz => temp[4].CLK
clk_100mhz => temp[5].CLK
clk_100mhz => temp[6].CLK
clk_100mhz => temp[7].CLK
clk_100mhz => temp[8].CLK
clk_100mhz => temp[9].CLK
clk_100mhz => temp[10].CLK
clk_100mhz => temp[11].CLK
clk_100mhz => temp[12].CLK
clk_100mhz => temp[13].CLK
clk_100mhz => temp[14].CLK
clk_100mhz => temp[15].CLK
clk_100mhz => temp[16].CLK
clk_100mhz => temp[17].CLK
clk_100mhz => temp[18].CLK
clk_100mhz => temp[19].CLK
clk_100mhz => temp[20].CLK
clk_100mhz => temp[21].CLK
clk_100mhz => temp[22].CLK
clk_100mhz => temp[23].CLK
clk_100mhz => temp[24].CLK
clk_100mhz => temp[25].CLK
clk_100mhz => temp[26].CLK
clk_100mhz => temp[27].CLK
clk_100mhz => temp[28].CLK
clk_100mhz => temp[29].CLK
clk_100mhz => temp[30].CLK
clk_100mhz => temp[31].CLK
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => temp.OUTPUTSELECT
signal => data[0]~reg0.CLK
signal => data[1]~reg0.CLK
signal => data[2]~reg0.CLK
signal => data[3]~reg0.CLK
signal => data[4]~reg0.CLK
signal => data[5]~reg0.CLK
signal => data[6]~reg0.CLK
signal => data[7]~reg0.CLK
signal => data[8]~reg0.CLK
signal => data[9]~reg0.CLK
signal => data[10]~reg0.CLK
signal => data[11]~reg0.CLK
signal => data[12]~reg0.CLK
signal => data[13]~reg0.CLK
signal => data[14]~reg0.CLK
signal => data[15]~reg0.CLK
signal => data[16]~reg0.CLK
signal => data[17]~reg0.CLK
signal => data[18]~reg0.CLK
signal => data[19]~reg0.CLK
signal => data[20]~reg0.CLK
signal => data[21]~reg0.CLK
signal => data[22]~reg0.CLK
signal => data[23]~reg0.CLK
signal => data[24]~reg0.CLK
signal => data[25]~reg0.CLK
signal => data[26]~reg0.CLK
signal => data[27]~reg0.CLK
signal => data[28]~reg0.CLK
signal => data[29]~reg0.CLK
signal => data[30]~reg0.CLK
signal => data[31]~reg0.CLK
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Interface_bsp|signal:signal
clk_50mhz => clk_50mhz.IN1
signal => signal.IN1
data[0] <= counter:U2.data
data[1] <= counter:U2.data
data[2] <= counter:U2.data
data[3] <= counter:U2.data
data[4] <= counter:U2.data
data[5] <= counter:U2.data
data[6] <= counter:U2.data
data[7] <= counter:U2.data
data[8] <= counter:U2.data
data[9] <= counter:U2.data
data[10] <= counter:U2.data
data[11] <= counter:U2.data
data[12] <= counter:U2.data
data[13] <= counter:U2.data
data[14] <= counter:U2.data
data[15] <= counter:U2.data
data[16] <= counter:U2.data
data[17] <= counter:U2.data
data[18] <= counter:U2.data
data[19] <= counter:U2.data
data[20] <= counter:U2.data
data[21] <= counter:U2.data
data[22] <= counter:U2.data
data[23] <= counter:U2.data
data[24] <= counter:U2.data
data[25] <= counter:U2.data
data[26] <= counter:U2.data
data[27] <= counter:U2.data
data[28] <= counter:U2.data
data[29] <= counter:U2.data
data[30] <= counter:U2.data
data[31] <= counter:U2.data
updata <= counter:U2.updata


|Interface_bsp|signal:signal|count_2s:U1
clk_50mhz => clk_2s~reg0.CLK
clk_50mhz => countscan[0].CLK
clk_50mhz => countscan[1].CLK
clk_50mhz => countscan[2].CLK
clk_50mhz => countscan[3].CLK
clk_50mhz => countscan[4].CLK
clk_50mhz => countscan[5].CLK
clk_50mhz => countscan[6].CLK
clk_50mhz => countscan[7].CLK
clk_50mhz => countscan[8].CLK
clk_50mhz => countscan[9].CLK
clk_50mhz => countscan[10].CLK
clk_50mhz => countscan[11].CLK
clk_50mhz => countscan[12].CLK
clk_50mhz => countscan[13].CLK
clk_50mhz => countscan[14].CLK
clk_50mhz => countscan[15].CLK
clk_50mhz => countscan[16].CLK
clk_50mhz => countscan[17].CLK
clk_50mhz => countscan[18].CLK
clk_50mhz => countscan[19].CLK
clk_50mhz => countscan[20].CLK
clk_50mhz => countscan[21].CLK
clk_50mhz => countscan[22].CLK
clk_50mhz => countscan[23].CLK
clk_50mhz => countscan[24].CLK
clk_50mhz => countscan[25].CLK
clk_2s <= clk_2s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Interface_bsp|signal:signal|counter:U2
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => temp.OUTPUTSELECT
clk_1hz => data[0]~reg0.CLK
clk_1hz => data[1]~reg0.CLK
clk_1hz => data[2]~reg0.CLK
clk_1hz => data[3]~reg0.CLK
clk_1hz => data[4]~reg0.CLK
clk_1hz => data[5]~reg0.CLK
clk_1hz => data[6]~reg0.CLK
clk_1hz => data[7]~reg0.CLK
clk_1hz => data[8]~reg0.CLK
clk_1hz => data[9]~reg0.CLK
clk_1hz => data[10]~reg0.CLK
clk_1hz => data[11]~reg0.CLK
clk_1hz => data[12]~reg0.CLK
clk_1hz => data[13]~reg0.CLK
clk_1hz => data[14]~reg0.CLK
clk_1hz => data[15]~reg0.CLK
clk_1hz => data[16]~reg0.CLK
clk_1hz => data[17]~reg0.CLK
clk_1hz => data[18]~reg0.CLK
clk_1hz => data[19]~reg0.CLK
clk_1hz => data[20]~reg0.CLK
clk_1hz => data[21]~reg0.CLK
clk_1hz => data[22]~reg0.CLK
clk_1hz => data[23]~reg0.CLK
clk_1hz => data[24]~reg0.CLK
clk_1hz => data[25]~reg0.CLK
clk_1hz => data[26]~reg0.CLK
clk_1hz => data[27]~reg0.CLK
clk_1hz => data[28]~reg0.CLK
clk_1hz => data[29]~reg0.CLK
clk_1hz => data[30]~reg0.CLK
clk_1hz => data[31]~reg0.CLK
signal => temp[0].CLK
signal => temp[1].CLK
signal => temp[2].CLK
signal => temp[3].CLK
signal => temp[4].CLK
signal => temp[5].CLK
signal => temp[6].CLK
signal => temp[7].CLK
signal => temp[8].CLK
signal => temp[9].CLK
signal => temp[10].CLK
signal => temp[11].CLK
signal => temp[12].CLK
signal => temp[13].CLK
signal => temp[14].CLK
signal => temp[15].CLK
signal => temp[16].CLK
signal => temp[17].CLK
signal => temp[18].CLK
signal => temp[19].CLK
signal => temp[20].CLK
signal => temp[21].CLK
signal => temp[22].CLK
signal => temp[23].CLK
signal => temp[24].CLK
signal => temp[25].CLK
signal => temp[26].CLK
signal => temp[27].CLK
signal => temp[28].CLK
signal => temp[29].CLK
signal => temp[30].CLK
signal => temp[31].CLK
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
updata <= <GND>


|Interface_bsp|Drive_Clock:Drive_Clock0
in_clk_50M => clk_s.CLK
in_clk_50M => clk_ms.CLK
in_clk_50M => clk_us.CLK
in_clk_50M => time_20ns[0].CLK
in_clk_50M => time_20ns[1].CLK
in_clk_50M => time_20ns[2].CLK
in_clk_50M => time_20ns[3].CLK
in_clk_50M => time_20ns[4].CLK
in_clk_50M => time_20ns[5].CLK
in_clk_50M => time_20ns[6].CLK
in_clk_50M => time_20ns[7].CLK
in_clk_50M => time_20ns[8].CLK
in_clk_50M => time_20ns[9].CLK
in_clk_50M => time_20ns[10].CLK
in_clk_50M => time_20ns[11].CLK
in_clk_50M => time_20ns[12].CLK
in_clk_50M => time_20ns[13].CLK
in_clk_50M => time_20ns[14].CLK
in_clk_50M => time_20ns[15].CLK
in_clk_50M => time_20ns[16].CLK
in_clk_50M => time_20ns[17].CLK
in_clk_50M => time_20ns[18].CLK
in_clk_50M => time_20ns[19].CLK
in_clk_50M => time_20ns[20].CLK
in_clk_50M => time_20ns[21].CLK
in_clk_50M => time_20ns[22].CLK
in_clk_50M => time_20ns[23].CLK
in_clk_50M => time_20ns[24].CLK
in_clk_50M => time_20ns[25].CLK
in_clk_50M => time_20ns[26].CLK
in_clk_50M => time_20ns[27].CLK
in_clk_50M => time_20ns[28].CLK
in_clk_50M => time_20ns[29].CLK
in_clk_50M => time_20ns[30].CLK
in_clk_50M => time_20ns[31].CLK
in_clr => clk_s.ACLR
in_clr => clk_ms.ACLR
in_clr => clk_us.ACLR
in_clr => time_20ns[0].ACLR
in_clr => time_20ns[1].ACLR
in_clr => time_20ns[2].ACLR
in_clr => time_20ns[3].ACLR
in_clr => time_20ns[4].ACLR
in_clr => time_20ns[5].ACLR
in_clr => time_20ns[6].ACLR
in_clr => time_20ns[7].ACLR
in_clr => time_20ns[8].ACLR
in_clr => time_20ns[9].ACLR
in_clr => time_20ns[10].ACLR
in_clr => time_20ns[11].ACLR
in_clr => time_20ns[12].ACLR
in_clr => time_20ns[13].ACLR
in_clr => time_20ns[14].ACLR
in_clr => time_20ns[15].ACLR
in_clr => time_20ns[16].ACLR
in_clr => time_20ns[17].ACLR
in_clr => time_20ns[18].ACLR
in_clr => time_20ns[19].ACLR
in_clr => time_20ns[20].ACLR
in_clr => time_20ns[21].ACLR
in_clr => time_20ns[22].ACLR
in_clr => time_20ns[23].ACLR
in_clr => time_20ns[24].ACLR
in_clr => time_20ns[25].ACLR
in_clr => time_20ns[26].ACLR
in_clr => time_20ns[27].ACLR
in_clr => time_20ns[28].ACLR
in_clr => time_20ns[29].ACLR
in_clr => time_20ns[30].ACLR
in_clr => time_20ns[31].ACLR
out_clk_us <= clk_us.DB_MAX_OUTPUT_PORT_TYPE
out_clk_ms <= clk_ms.DB_MAX_OUTPUT_PORT_TYPE
out_clk_s <= clk_s.DB_MAX_OUTPUT_PORT_TYPE


|Interface_bsp|App_Led:App_Led0
in_clr => led.ACLR
in_clr => cnt[0].ENA
in_clr => cnt[15].ENA
in_clr => cnt[14].ENA
in_clr => cnt[13].ENA
in_clr => cnt[12].ENA
in_clr => cnt[11].ENA
in_clr => cnt[10].ENA
in_clr => cnt[9].ENA
in_clr => cnt[8].ENA
in_clr => cnt[7].ENA
in_clr => cnt[6].ENA
in_clr => cnt[5].ENA
in_clr => cnt[4].ENA
in_clr => cnt[3].ENA
in_clr => cnt[2].ENA
in_clr => cnt[1].ENA
in_clk_ms => cnt[0].CLK
in_clk_ms => cnt[1].CLK
in_clk_ms => cnt[2].CLK
in_clk_ms => cnt[3].CLK
in_clk_ms => cnt[4].CLK
in_clk_ms => cnt[5].CLK
in_clk_ms => cnt[6].CLK
in_clk_ms => cnt[7].CLK
in_clk_ms => cnt[8].CLK
in_clk_ms => cnt[9].CLK
in_clk_ms => cnt[10].CLK
in_clk_ms => cnt[11].CLK
in_clk_ms => cnt[12].CLK
in_clk_ms => cnt[13].CLK
in_clk_ms => cnt[14].CLK
in_clk_ms => cnt[15].CLK
in_clk_ms => led.CLK
out_led <= led.DB_MAX_OUTPUT_PORT_TYPE


|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top
in_clr => in_clr.IN2
in_clk_us => in_clk_us.IN2
in_rx => in_rx.IN1
in_key => in_key.IN1
in_test_freq[0] => in_test_freq[0].IN1
in_test_freq[1] => in_test_freq[1].IN1
in_test_freq[2] => in_test_freq[2].IN1
in_test_freq[3] => in_test_freq[3].IN1
in_test_freq[4] => in_test_freq[4].IN1
in_test_freq[5] => in_test_freq[5].IN1
in_test_freq[6] => in_test_freq[6].IN1
in_test_freq[7] => in_test_freq[7].IN1
in_test_freq[8] => in_test_freq[8].IN1
in_test_freq[9] => in_test_freq[9].IN1
in_test_freq[10] => in_test_freq[10].IN1
in_test_freq[11] => in_test_freq[11].IN1
in_test_freq[12] => in_test_freq[12].IN1
in_test_freq[13] => in_test_freq[13].IN1
in_test_freq[14] => in_test_freq[14].IN1
in_test_freq[15] => in_test_freq[15].IN1
in_test_freq[16] => in_test_freq[16].IN1
in_test_freq[17] => in_test_freq[17].IN1
in_test_freq[18] => in_test_freq[18].IN1
in_test_freq[19] => in_test_freq[19].IN1
in_test_freq[20] => in_test_freq[20].IN1
in_test_freq[21] => in_test_freq[21].IN1
in_test_freq[22] => in_test_freq[22].IN1
in_test_freq[23] => in_test_freq[23].IN1
in_test_freq[24] => in_test_freq[24].IN1
in_test_freq[25] => in_test_freq[25].IN1
in_test_freq[26] => in_test_freq[26].IN1
in_test_freq[27] => in_test_freq[27].IN1
in_test_freq[28] => in_test_freq[28].IN1
in_test_freq[29] => in_test_freq[29].IN1
in_test_freq[30] => in_test_freq[30].IN1
in_test_freq[31] => in_test_freq[31].IN1
in_test_freq_low[0] => in_test_freq_low[0].IN1
in_test_freq_low[1] => in_test_freq_low[1].IN1
in_test_freq_low[2] => in_test_freq_low[2].IN1
in_test_freq_low[3] => in_test_freq_low[3].IN1
in_test_freq_low[4] => in_test_freq_low[4].IN1
in_test_freq_low[5] => in_test_freq_low[5].IN1
in_test_freq_low[6] => in_test_freq_low[6].IN1
in_test_freq_low[7] => in_test_freq_low[7].IN1
in_test_freq_low[8] => in_test_freq_low[8].IN1
in_test_freq_low[9] => in_test_freq_low[9].IN1
in_test_freq_low[10] => in_test_freq_low[10].IN1
in_test_freq_low[11] => in_test_freq_low[11].IN1
in_test_freq_low[12] => in_test_freq_low[12].IN1
in_test_freq_low[13] => in_test_freq_low[13].IN1
in_test_freq_low[14] => in_test_freq_low[14].IN1
in_test_freq_low[15] => in_test_freq_low[15].IN1
in_test_freq_low[16] => in_test_freq_low[16].IN1
in_test_freq_low[17] => in_test_freq_low[17].IN1
in_test_freq_low[18] => in_test_freq_low[18].IN1
in_test_freq_low[19] => in_test_freq_low[19].IN1
in_test_freq_low[20] => in_test_freq_low[20].IN1
in_test_freq_low[21] => in_test_freq_low[21].IN1
in_test_freq_low[22] => in_test_freq_low[22].IN1
in_test_freq_low[23] => in_test_freq_low[23].IN1
in_test_freq_low[24] => in_test_freq_low[24].IN1
in_test_freq_low[25] => in_test_freq_low[25].IN1
in_test_freq_low[26] => in_test_freq_low[26].IN1
in_test_freq_low[27] => in_test_freq_low[27].IN1
in_test_freq_low[28] => in_test_freq_low[28].IN1
in_test_freq_low[29] => in_test_freq_low[29].IN1
in_test_freq_low[30] => in_test_freq_low[30].IN1
in_test_freq_low[31] => in_test_freq_low[31].IN1
in_test_Vpp[0] => in_test_Vpp[0].IN1
in_test_Vpp[1] => in_test_Vpp[1].IN1
in_test_Vpp[2] => in_test_Vpp[2].IN1
in_test_Vpp[3] => in_test_Vpp[3].IN1
in_test_Vpp[4] => in_test_Vpp[4].IN1
in_test_Vpp[5] => in_test_Vpp[5].IN1
in_test_Vpp[6] => in_test_Vpp[6].IN1
in_test_Vpp[7] => in_test_Vpp[7].IN1
in_test_Vpp[8] => in_test_Vpp[8].IN1
in_test_Vpp[9] => in_test_Vpp[9].IN1
in_test_Vpp[10] => in_test_Vpp[10].IN1
in_test_Vpp[11] => in_test_Vpp[11].IN1
in_test_Vpp[12] => in_test_Vpp[12].IN1
in_test_Vpp[13] => in_test_Vpp[13].IN1
in_test_Vpp[14] => in_test_Vpp[14].IN1
in_test_Vpp[15] => in_test_Vpp[15].IN1
in_test_Vpp[16] => in_test_Vpp[16].IN1
in_test_Vpp[17] => in_test_Vpp[17].IN1
in_test_Vpp[18] => in_test_Vpp[18].IN1
in_test_Vpp[19] => in_test_Vpp[19].IN1
in_test_Vpp[20] => in_test_Vpp[20].IN1
in_test_Vpp[21] => in_test_Vpp[21].IN1
in_test_Vpp[22] => in_test_Vpp[22].IN1
in_test_Vpp[23] => in_test_Vpp[23].IN1
in_test_Vpp[24] => in_test_Vpp[24].IN1
in_test_Vpp[25] => in_test_Vpp[25].IN1
in_test_Vpp[26] => in_test_Vpp[26].IN1
in_test_Vpp[27] => in_test_Vpp[27].IN1
in_test_Vpp[28] => in_test_Vpp[28].IN1
in_test_Vpp[29] => in_test_Vpp[29].IN1
in_test_Vpp[30] => in_test_Vpp[30].IN1
in_test_Vpp[31] => in_test_Vpp[31].IN1
out_tx <= Drive_Usart_Bsp:Drive_Usart_Bsp.out_tx
out_led[2] <= Drive_Usart_Handle:Drive_Usart_Handle.out_led
out_led[3] <= Drive_Usart_Handle:Drive_Usart_Handle.out_led
out_set_freq[0] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[1] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[2] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[3] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[4] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[5] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[6] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[7] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[8] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[9] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[10] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[11] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[12] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[13] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[14] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[15] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[16] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[17] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[18] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[19] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[20] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[21] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[22] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[23] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[24] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[25] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[26] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[27] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[28] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[29] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[30] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_freq[31] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_freq
out_set_vpp[0] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[1] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[2] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[3] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[4] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[5] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[6] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[7] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[8] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[9] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[10] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[11] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[12] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[13] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[14] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_vpp[15] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_vpp
out_set_phase[0] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[1] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[2] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[3] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[4] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[5] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[6] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[7] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[8] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[9] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[10] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[11] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[12] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[13] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[14] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_phase[15] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_phase
out_set_shifty[0] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[1] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[2] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[3] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[4] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[5] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[6] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[7] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[8] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[9] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[10] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[11] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[12] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[13] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[14] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty
out_set_shifty[15] <= Drive_Usart_Handle:Drive_Usart_Handle.out_set_shifty


|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle
in_clr => ~NO_FANOUT~
in_clk_us => send_thread_cnt[0].CLK
in_clk_us => send_thread_cnt[1].CLK
in_clk_us => send_thread_cnt[2].CLK
in_clk_us => send_thread_cnt[3].CLK
in_clk_us => send_thread_cnt[4].CLK
in_clk_us => send_thread_cnt[5].CLK
in_clk_us => send_thread_cnt[6].CLK
in_clk_us => send_thread_cnt[7].CLK
in_clk_us => send_thread_cnt[8].CLK
in_clk_us => send_thread_cnt[9].CLK
in_clk_us => send_thread_cnt[10].CLK
in_clk_us => send_thread_cnt[11].CLK
in_clk_us => send_thread_cnt[12].CLK
in_clk_us => send_thread_cnt[13].CLK
in_clk_us => send_thread_cnt[14].CLK
in_clk_us => send_thread_cnt[15].CLK
in_clk_us => send_thread_cnt[16].CLK
in_clk_us => send_thread_cnt[17].CLK
in_clk_us => send_thread_cnt[18].CLK
in_clk_us => send_thread_cnt[19].CLK
in_clk_us => send_thread_cnt[20].CLK
in_clk_us => send_thread_cnt[21].CLK
in_clk_us => send_thread_cnt[22].CLK
in_clk_us => send_thread_cnt[23].CLK
in_clk_us => send_thread_cnt[24].CLK
in_clk_us => send_thread_cnt[25].CLK
in_clk_us => send_thread_cnt[26].CLK
in_clk_us => send_thread_cnt[27].CLK
in_clk_us => send_thread_cnt[28].CLK
in_clk_us => send_thread_cnt[29].CLK
in_clk_us => send_thread_cnt[30].CLK
in_clk_us => send_thread_cnt[31].CLK
in_clk_us => out_send_byte[0]~reg0.CLK
in_clk_us => out_send_byte[1]~reg0.CLK
in_clk_us => out_send_byte[2]~reg0.CLK
in_clk_us => out_send_byte[3]~reg0.CLK
in_clk_us => out_send_byte[4]~reg0.CLK
in_clk_us => out_send_byte[5]~reg0.CLK
in_clk_us => out_send_byte[6]~reg0.CLK
in_clk_us => out_send_byte[7]~reg0.CLK
in_clk_us => out_led[3]~reg0.CLK
in_clk_us => send_crc[0].CLK
in_clk_us => send_crc[1].CLK
in_clk_us => send_crc[2].CLK
in_clk_us => send_crc[3].CLK
in_clk_us => send_crc[4].CLK
in_clk_us => send_crc[5].CLK
in_clk_us => send_crc[6].CLK
in_clk_us => send_crc[7].CLK
in_clk_us => out_send_update~reg0.CLK
in_clk_us => send_state.CLK
in_clk_us => receive_us_reload_last.CLK
in_clk_us => receive_us[0].CLK
in_clk_us => receive_us[1].CLK
in_clk_us => receive_us[2].CLK
in_clk_us => receive_us[3].CLK
in_clk_us => receive_us[4].CLK
in_clk_us => receive_us[5].CLK
in_clk_us => receive_us[6].CLK
in_clk_us => receive_us[7].CLK
in_clk_us => receive_us[8].CLK
in_clk_us => receive_us[9].CLK
in_clk_us => receive_us[10].CLK
in_clk_us => receive_us[11].CLK
in_clk_us => receive_us[12].CLK
in_clk_us => receive_us[13].CLK
in_clk_us => receive_us[14].CLK
in_clk_us => receive_us[15].CLK
in_clk_us => receive_us[16].CLK
in_clk_us => receive_us[17].CLK
in_clk_us => receive_us[18].CLK
in_clk_us => receive_us[19].CLK
in_clk_us => receive_us[20].CLK
in_clk_us => receive_us[21].CLK
in_clk_us => receive_us[22].CLK
in_clk_us => receive_us[23].CLK
in_clk_us => receive_us[24].CLK
in_clk_us => receive_us[25].CLK
in_clk_us => receive_us[26].CLK
in_clk_us => receive_us[27].CLK
in_clk_us => receive_us[28].CLK
in_clk_us => receive_us[29].CLK
in_clk_us => receive_us[30].CLK
in_clk_us => receive_us[31].CLK
in_receive_update => receive_us_reload.CLK
in_receive_update => out_led[2]~reg0.CLK
in_receive_update => receive_buff_flag.CLK
in_receive_update => receive_buff[8][0].CLK
in_receive_update => receive_buff[8][1].CLK
in_receive_update => receive_buff[8][2].CLK
in_receive_update => receive_buff[8][3].CLK
in_receive_update => receive_buff[8][4].CLK
in_receive_update => receive_buff[8][5].CLK
in_receive_update => receive_buff[8][6].CLK
in_receive_update => receive_buff[8][7].CLK
in_receive_update => receive_buff[7][0].CLK
in_receive_update => receive_buff[7][1].CLK
in_receive_update => receive_buff[7][2].CLK
in_receive_update => receive_buff[7][3].CLK
in_receive_update => receive_buff[7][4].CLK
in_receive_update => receive_buff[7][5].CLK
in_receive_update => receive_buff[7][6].CLK
in_receive_update => receive_buff[7][7].CLK
in_receive_update => receive_buff[6][0].CLK
in_receive_update => receive_buff[6][1].CLK
in_receive_update => receive_buff[6][2].CLK
in_receive_update => receive_buff[6][3].CLK
in_receive_update => receive_buff[6][4].CLK
in_receive_update => receive_buff[6][5].CLK
in_receive_update => receive_buff[6][6].CLK
in_receive_update => receive_buff[6][7].CLK
in_receive_update => receive_buff[5][0].CLK
in_receive_update => receive_buff[5][1].CLK
in_receive_update => receive_buff[5][2].CLK
in_receive_update => receive_buff[5][3].CLK
in_receive_update => receive_buff[5][4].CLK
in_receive_update => receive_buff[5][5].CLK
in_receive_update => receive_buff[5][6].CLK
in_receive_update => receive_buff[5][7].CLK
in_receive_update => receive_buff[4][0].CLK
in_receive_update => receive_buff[4][1].CLK
in_receive_update => receive_buff[4][2].CLK
in_receive_update => receive_buff[4][3].CLK
in_receive_update => receive_buff[4][4].CLK
in_receive_update => receive_buff[4][5].CLK
in_receive_update => receive_buff[4][6].CLK
in_receive_update => receive_buff[4][7].CLK
in_receive_update => receive_buff[3][0].CLK
in_receive_update => receive_buff[3][1].CLK
in_receive_update => receive_buff[3][2].CLK
in_receive_update => receive_buff[3][3].CLK
in_receive_update => receive_buff[3][4].CLK
in_receive_update => receive_buff[3][5].CLK
in_receive_update => receive_buff[3][6].CLK
in_receive_update => receive_buff[3][7].CLK
in_receive_update => receive_buff[2][0].CLK
in_receive_update => receive_buff[2][1].CLK
in_receive_update => receive_buff[2][2].CLK
in_receive_update => receive_buff[2][3].CLK
in_receive_update => receive_buff[2][4].CLK
in_receive_update => receive_buff[2][5].CLK
in_receive_update => receive_buff[2][6].CLK
in_receive_update => receive_buff[2][7].CLK
in_receive_update => receive_buff[1][0].CLK
in_receive_update => receive_buff[1][1].CLK
in_receive_update => receive_buff[1][2].CLK
in_receive_update => receive_buff[1][3].CLK
in_receive_update => receive_buff[1][4].CLK
in_receive_update => receive_buff[1][5].CLK
in_receive_update => receive_buff[1][6].CLK
in_receive_update => receive_buff[1][7].CLK
in_receive_update => receive_cnt[0].CLK
in_receive_update => receive_cnt[1].CLK
in_receive_update => receive_cnt[2].CLK
in_receive_update => receive_cnt[3].CLK
in_receive_update => receive_cnt[4].CLK
in_receive_update => receive_cnt[5].CLK
in_receive_update => receive_cnt[6].CLK
in_receive_update => receive_cnt[7].CLK
in_receive_byte[0] => receive_buff[8][0].DATAIN
in_receive_byte[0] => receive_buff[7][0].DATAIN
in_receive_byte[0] => receive_buff[6][0].DATAIN
in_receive_byte[0] => receive_buff[5][0].DATAIN
in_receive_byte[0] => receive_buff[4][0].DATAIN
in_receive_byte[0] => receive_buff[3][0].DATAIN
in_receive_byte[0] => receive_buff[2][0].DATAIN
in_receive_byte[0] => receive_buff[1][0].DATAIN
in_receive_byte[1] => receive_buff[8][1].DATAIN
in_receive_byte[1] => receive_buff[7][1].DATAIN
in_receive_byte[1] => receive_buff[6][1].DATAIN
in_receive_byte[1] => receive_buff[5][1].DATAIN
in_receive_byte[1] => receive_buff[4][1].DATAIN
in_receive_byte[1] => receive_buff[3][1].DATAIN
in_receive_byte[1] => receive_buff[2][1].DATAIN
in_receive_byte[1] => receive_buff[1][1].DATAIN
in_receive_byte[2] => receive_buff[8][2].DATAIN
in_receive_byte[2] => receive_buff[7][2].DATAIN
in_receive_byte[2] => receive_buff[6][2].DATAIN
in_receive_byte[2] => receive_buff[5][2].DATAIN
in_receive_byte[2] => receive_buff[4][2].DATAIN
in_receive_byte[2] => receive_buff[3][2].DATAIN
in_receive_byte[2] => receive_buff[2][2].DATAIN
in_receive_byte[2] => receive_buff[1][2].DATAIN
in_receive_byte[3] => receive_buff[8][3].DATAIN
in_receive_byte[3] => receive_buff[7][3].DATAIN
in_receive_byte[3] => receive_buff[6][3].DATAIN
in_receive_byte[3] => receive_buff[5][3].DATAIN
in_receive_byte[3] => receive_buff[4][3].DATAIN
in_receive_byte[3] => receive_buff[3][3].DATAIN
in_receive_byte[3] => receive_buff[2][3].DATAIN
in_receive_byte[3] => receive_buff[1][3].DATAIN
in_receive_byte[4] => receive_buff[8][4].DATAIN
in_receive_byte[4] => receive_buff[7][4].DATAIN
in_receive_byte[4] => receive_buff[6][4].DATAIN
in_receive_byte[4] => receive_buff[5][4].DATAIN
in_receive_byte[4] => receive_buff[4][4].DATAIN
in_receive_byte[4] => receive_buff[3][4].DATAIN
in_receive_byte[4] => receive_buff[2][4].DATAIN
in_receive_byte[4] => receive_buff[1][4].DATAIN
in_receive_byte[5] => receive_buff[8][5].DATAIN
in_receive_byte[5] => receive_buff[7][5].DATAIN
in_receive_byte[5] => receive_buff[6][5].DATAIN
in_receive_byte[5] => receive_buff[5][5].DATAIN
in_receive_byte[5] => receive_buff[4][5].DATAIN
in_receive_byte[5] => receive_buff[3][5].DATAIN
in_receive_byte[5] => receive_buff[2][5].DATAIN
in_receive_byte[5] => receive_buff[1][5].DATAIN
in_receive_byte[6] => receive_buff[8][6].DATAIN
in_receive_byte[6] => receive_buff[7][6].DATAIN
in_receive_byte[6] => receive_buff[6][6].DATAIN
in_receive_byte[6] => receive_buff[5][6].DATAIN
in_receive_byte[6] => receive_buff[4][6].DATAIN
in_receive_byte[6] => receive_buff[3][6].DATAIN
in_receive_byte[6] => receive_buff[2][6].DATAIN
in_receive_byte[6] => receive_buff[1][6].DATAIN
in_receive_byte[7] => receive_buff[8][7].DATAIN
in_receive_byte[7] => receive_buff[7][7].DATAIN
in_receive_byte[7] => receive_buff[6][7].DATAIN
in_receive_byte[7] => receive_buff[5][7].DATAIN
in_receive_byte[7] => receive_buff[4][7].DATAIN
in_receive_byte[7] => receive_buff[3][7].DATAIN
in_receive_byte[7] => receive_buff[2][7].DATAIN
in_receive_byte[7] => receive_buff[1][7].DATAIN
in_key => ~NO_FANOUT~
in_test_freq[0] => Selector45.IN6
in_test_freq[1] => Selector47.IN6
in_test_freq[2] => Selector48.IN6
in_test_freq[3] => Selector49.IN6
in_test_freq[4] => Selector50.IN6
in_test_freq[5] => Selector51.IN6
in_test_freq[6] => Selector52.IN6
in_test_freq[7] => Selector53.IN6
in_test_freq[8] => Selector54.IN6
in_test_freq[9] => Selector56.IN6
in_test_freq[10] => Selector57.IN6
in_test_freq[11] => Selector58.IN6
in_test_freq[12] => Selector59.IN6
in_test_freq[13] => Selector60.IN6
in_test_freq[14] => Selector61.IN6
in_test_freq[15] => Selector62.IN6
in_test_freq[16] => Selector63.IN6
in_test_freq[17] => Selector65.IN6
in_test_freq[18] => Selector66.IN6
in_test_freq[19] => Selector67.IN6
in_test_freq[20] => Selector68.IN6
in_test_freq[21] => Selector69.IN6
in_test_freq[22] => Selector70.IN6
in_test_freq[23] => Selector71.IN6
in_test_freq[24] => Selector72.IN6
in_test_freq[25] => Selector73.IN6
in_test_freq[26] => Selector74.IN6
in_test_freq[27] => Selector75.IN6
in_test_freq[28] => Selector76.IN6
in_test_freq[29] => Selector77.IN6
in_test_freq[30] => Selector78.IN6
in_test_freq[31] => Selector79.IN6
in_test_freq_low[0] => Selector45.IN7
in_test_freq_low[1] => Selector47.IN7
in_test_freq_low[2] => Selector48.IN7
in_test_freq_low[3] => Selector49.IN7
in_test_freq_low[4] => Selector50.IN7
in_test_freq_low[5] => Selector51.IN7
in_test_freq_low[6] => Selector52.IN7
in_test_freq_low[7] => Selector53.IN7
in_test_freq_low[8] => Selector54.IN7
in_test_freq_low[9] => Selector56.IN7
in_test_freq_low[10] => Selector57.IN7
in_test_freq_low[11] => Selector58.IN7
in_test_freq_low[12] => Selector59.IN7
in_test_freq_low[13] => Selector60.IN7
in_test_freq_low[14] => Selector61.IN7
in_test_freq_low[15] => Selector62.IN7
in_test_freq_low[16] => Selector63.IN7
in_test_freq_low[17] => Selector65.IN7
in_test_freq_low[18] => Selector66.IN7
in_test_freq_low[19] => Selector67.IN7
in_test_freq_low[20] => Selector68.IN7
in_test_freq_low[21] => Selector69.IN7
in_test_freq_low[22] => Selector70.IN7
in_test_freq_low[23] => Selector71.IN7
in_test_freq_low[24] => Selector72.IN7
in_test_freq_low[25] => Selector73.IN7
in_test_freq_low[26] => Selector74.IN7
in_test_freq_low[27] => Selector75.IN7
in_test_freq_low[28] => Selector76.IN7
in_test_freq_low[29] => Selector77.IN7
in_test_freq_low[30] => Selector78.IN7
in_test_freq_low[31] => Selector79.IN7
in_test_Vpp[0] => Selector45.IN8
in_test_Vpp[1] => Selector47.IN8
in_test_Vpp[2] => Selector48.IN8
in_test_Vpp[3] => Selector49.IN8
in_test_Vpp[4] => Selector50.IN8
in_test_Vpp[5] => Selector51.IN8
in_test_Vpp[6] => Selector52.IN8
in_test_Vpp[7] => Selector53.IN8
in_test_Vpp[8] => Selector54.IN8
in_test_Vpp[9] => Selector56.IN8
in_test_Vpp[10] => Selector57.IN8
in_test_Vpp[11] => Selector58.IN8
in_test_Vpp[12] => Selector59.IN8
in_test_Vpp[13] => Selector60.IN8
in_test_Vpp[14] => Selector61.IN8
in_test_Vpp[15] => Selector62.IN8
in_test_Vpp[16] => Selector63.IN8
in_test_Vpp[17] => Selector65.IN8
in_test_Vpp[18] => Selector66.IN8
in_test_Vpp[19] => Selector67.IN8
in_test_Vpp[20] => Selector68.IN8
in_test_Vpp[21] => Selector69.IN8
in_test_Vpp[22] => Selector70.IN8
in_test_Vpp[23] => Selector71.IN8
in_test_Vpp[24] => Selector72.IN8
in_test_Vpp[25] => Selector73.IN8
in_test_Vpp[26] => Selector74.IN8
in_test_Vpp[27] => Selector75.IN8
in_test_Vpp[28] => Selector76.IN8
in_test_Vpp[29] => Selector77.IN8
in_test_Vpp[30] => Selector78.IN8
in_test_Vpp[31] => Selector79.IN8
out_send_update <= out_send_update~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_send_byte[0] <= out_send_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_send_byte[1] <= out_send_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_send_byte[2] <= out_send_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_send_byte[3] <= out_send_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_send_byte[4] <= out_send_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_send_byte[5] <= out_send_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_send_byte[6] <= out_send_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_send_byte[7] <= out_send_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_led[2] <= out_led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_led[3] <= out_led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[0] <= out_set_freq[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[1] <= out_set_freq[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[2] <= out_set_freq[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[3] <= out_set_freq[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[4] <= out_set_freq[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[5] <= out_set_freq[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[6] <= out_set_freq[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[7] <= out_set_freq[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[8] <= out_set_freq[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[9] <= out_set_freq[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[10] <= out_set_freq[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[11] <= out_set_freq[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[12] <= out_set_freq[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[13] <= out_set_freq[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[14] <= out_set_freq[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[15] <= out_set_freq[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[16] <= out_set_freq[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[17] <= out_set_freq[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[18] <= out_set_freq[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[19] <= out_set_freq[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[20] <= out_set_freq[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[21] <= out_set_freq[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[22] <= out_set_freq[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[23] <= out_set_freq[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[24] <= out_set_freq[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[25] <= out_set_freq[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[26] <= out_set_freq[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[27] <= out_set_freq[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[28] <= out_set_freq[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[29] <= out_set_freq[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[30] <= out_set_freq[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_freq[31] <= out_set_freq[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[0] <= out_set_vpp[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[1] <= out_set_vpp[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[2] <= out_set_vpp[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[3] <= out_set_vpp[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[4] <= out_set_vpp[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[5] <= out_set_vpp[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[6] <= out_set_vpp[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[7] <= out_set_vpp[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[8] <= out_set_vpp[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[9] <= out_set_vpp[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[10] <= out_set_vpp[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[11] <= out_set_vpp[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[12] <= out_set_vpp[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[13] <= out_set_vpp[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[14] <= out_set_vpp[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_vpp[15] <= out_set_vpp[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[0] <= out_set_phase[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[1] <= out_set_phase[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[2] <= out_set_phase[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[3] <= out_set_phase[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[4] <= out_set_phase[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[5] <= out_set_phase[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[6] <= out_set_phase[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[7] <= out_set_phase[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[8] <= out_set_phase[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[9] <= out_set_phase[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[10] <= out_set_phase[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[11] <= out_set_phase[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[12] <= out_set_phase[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[13] <= out_set_phase[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[14] <= out_set_phase[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_phase[15] <= out_set_phase[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_set_shifty[0] <= <GND>
out_set_shifty[1] <= <GND>
out_set_shifty[2] <= <GND>
out_set_shifty[3] <= <GND>
out_set_shifty[4] <= <GND>
out_set_shifty[5] <= <GND>
out_set_shifty[6] <= <GND>
out_set_shifty[7] <= <GND>
out_set_shifty[8] <= <GND>
out_set_shifty[9] <= <GND>
out_set_shifty[10] <= <GND>
out_set_shifty[11] <= <GND>
out_set_shifty[12] <= <GND>
out_set_shifty[13] <= <GND>
out_set_shifty[14] <= <GND>
out_set_shifty[15] <= <GND>


|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Bsp:Drive_Usart_Bsp
in_clr => ~NO_FANOUT~
in_clk_us => out_tx~reg0.CLK
in_clk_us => send_us_cnt[0].CLK
in_clk_us => send_us_cnt[1].CLK
in_clk_us => send_us_cnt[2].CLK
in_clk_us => send_us_cnt[3].CLK
in_clk_us => send_us_cnt[4].CLK
in_clk_us => send_us_cnt[5].CLK
in_clk_us => send_us_cnt[6].CLK
in_clk_us => send_us_cnt[7].CLK
in_clk_us => send_us_cnt[8].CLK
in_clk_us => send_us_cnt[9].CLK
in_clk_us => send_us_cnt[10].CLK
in_clk_us => send_us_cnt[11].CLK
in_clk_us => send_us_cnt[12].CLK
in_clk_us => send_us_cnt[13].CLK
in_clk_us => send_us_cnt[14].CLK
in_clk_us => send_us_cnt[15].CLK
in_clk_us => send_us_cnt[16].CLK
in_clk_us => send_us_cnt[17].CLK
in_clk_us => send_us_cnt[18].CLK
in_clk_us => send_us_cnt[19].CLK
in_clk_us => send_us_cnt[20].CLK
in_clk_us => send_us_cnt[21].CLK
in_clk_us => send_us_cnt[22].CLK
in_clk_us => send_us_cnt[23].CLK
in_clk_us => send_us_cnt[24].CLK
in_clk_us => send_us_cnt[25].CLK
in_clk_us => send_us_cnt[26].CLK
in_clk_us => send_us_cnt[27].CLK
in_clk_us => send_us_cnt[28].CLK
in_clk_us => send_us_cnt[29].CLK
in_clk_us => send_us_cnt[30].CLK
in_clk_us => send_us_cnt[31].CLK
in_clk_us => send_state.CLK
in_clk_us => out_receive_update~reg0.CLK
in_clk_us => out_receive_byte[0]~reg0.CLK
in_clk_us => out_receive_byte[1]~reg0.CLK
in_clk_us => out_receive_byte[2]~reg0.CLK
in_clk_us => out_receive_byte[3]~reg0.CLK
in_clk_us => out_receive_byte[4]~reg0.CLK
in_clk_us => out_receive_byte[5]~reg0.CLK
in_clk_us => out_receive_byte[6]~reg0.CLK
in_clk_us => out_receive_byte[7]~reg0.CLK
in_clk_us => error.CLK
in_clk_us => receive_us_cnt[0].CLK
in_clk_us => receive_us_cnt[1].CLK
in_clk_us => receive_us_cnt[2].CLK
in_clk_us => receive_us_cnt[3].CLK
in_clk_us => receive_us_cnt[4].CLK
in_clk_us => receive_us_cnt[5].CLK
in_clk_us => receive_us_cnt[6].CLK
in_clk_us => receive_us_cnt[7].CLK
in_clk_us => receive_us_cnt[8].CLK
in_clk_us => receive_us_cnt[9].CLK
in_clk_us => receive_us_cnt[10].CLK
in_clk_us => receive_us_cnt[11].CLK
in_clk_us => receive_us_cnt[12].CLK
in_clk_us => receive_us_cnt[13].CLK
in_clk_us => receive_us_cnt[14].CLK
in_clk_us => receive_us_cnt[15].CLK
in_clk_us => receive_us_cnt[16].CLK
in_clk_us => receive_us_cnt[17].CLK
in_clk_us => receive_us_cnt[18].CLK
in_clk_us => receive_us_cnt[19].CLK
in_clk_us => receive_us_cnt[20].CLK
in_clk_us => receive_us_cnt[21].CLK
in_clk_us => receive_us_cnt[22].CLK
in_clk_us => receive_us_cnt[23].CLK
in_clk_us => receive_us_cnt[24].CLK
in_clk_us => receive_us_cnt[25].CLK
in_clk_us => receive_us_cnt[26].CLK
in_clk_us => receive_us_cnt[27].CLK
in_clk_us => receive_us_cnt[28].CLK
in_clk_us => receive_us_cnt[29].CLK
in_clk_us => receive_us_cnt[30].CLK
in_clk_us => receive_us_cnt[31].CLK
in_clk_us => receive_state.CLK
in_clk_us => fall_sign.CLK
in_rx => out_receive_update.OUTPUTSELECT
in_rx => error.DATAB
in_rx => out_receive_byte.DATAB
in_rx => out_receive_byte.DATAB
in_rx => out_receive_byte.DATAB
in_rx => out_receive_byte.DATAB
in_rx => out_receive_byte.DATAB
in_rx => out_receive_byte.DATAB
in_rx => out_receive_byte.DATAB
in_rx => out_receive_byte.DATAB
in_rx => fall_sign.OUTPUTSELECT
in_send_update => send_state.OUTPUTSELECT
in_send_byte[0] => Selector1.IN20
in_send_byte[1] => Selector1.IN19
in_send_byte[2] => Selector1.IN18
in_send_byte[3] => Selector1.IN17
in_send_byte[4] => Selector1.IN16
in_send_byte[5] => Selector1.IN15
in_send_byte[6] => Selector1.IN14
in_send_byte[7] => Selector1.IN13
out_tx <= out_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_receive_update <= out_receive_update~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_receive_byte[0] <= out_receive_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_receive_byte[1] <= out_receive_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_receive_byte[2] <= out_receive_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_receive_byte[3] <= out_receive_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_receive_byte[4] <= out_receive_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_receive_byte[5] <= out_receive_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_receive_byte[6] <= out_receive_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_receive_byte[7] <= out_receive_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Interface_bsp|Drive_ADC:Drive_ADC
in_clr => ~NO_FANOUT~
in_clk_us => out_ADC_data[0]$latch.LATCH_ENABLE
in_clk_us => out_ADC_data[1]$latch.LATCH_ENABLE
in_clk_us => out_ADC_data[2]$latch.LATCH_ENABLE
in_clk_us => out_ADC_data[3]$latch.LATCH_ENABLE
in_clk_us => out_ADC_data[4]$latch.LATCH_ENABLE
in_clk_us => out_ADC_data[5]$latch.LATCH_ENABLE
in_clk_us => out_ADC_data[6]$latch.LATCH_ENABLE
in_clk_us => out_ADC_data[7]$latch.LATCH_ENABLE
in_clk_us => out_ADC_data[8]$latch.LATCH_ENABLE
in_clk_us => out_ADC_data[9]$latch.LATCH_ENABLE
in_clk_us => out_CLK.DATAIN
in_ADC_data[0] => out_ADC_data[9]$latch.DATAIN
in_ADC_data[1] => out_ADC_data[8]$latch.DATAIN
in_ADC_data[2] => out_ADC_data[7]$latch.DATAIN
in_ADC_data[3] => out_ADC_data[6]$latch.DATAIN
in_ADC_data[4] => out_ADC_data[5]$latch.DATAIN
in_ADC_data[5] => out_ADC_data[4]$latch.DATAIN
in_ADC_data[6] => out_ADC_data[3]$latch.DATAIN
in_ADC_data[7] => out_ADC_data[2]$latch.DATAIN
in_ADC_data[8] => out_ADC_data[1]$latch.DATAIN
in_ADC_data[9] => out_ADC_data[0]$latch.DATAIN
out_OE <= <GND>
out_PD <= <GND>
out_CLK <= in_clk_us.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[0] <= out_ADC_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[1] <= out_ADC_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[2] <= out_ADC_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[3] <= out_ADC_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[4] <= out_ADC_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[5] <= out_ADC_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[6] <= out_ADC_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[7] <= out_ADC_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[8] <= out_ADC_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[9] <= out_ADC_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_ADC_data[10] <= <GND>
out_ADC_data[11] <= <GND>
out_ADC_data[12] <= <GND>
out_ADC_data[13] <= <GND>
out_ADC_data[14] <= <GND>
out_ADC_data[15] <= <GND>
out_ADC_data[16] <= <GND>
out_ADC_data[17] <= <GND>
out_ADC_data[18] <= <GND>
out_ADC_data[19] <= <GND>
out_ADC_data[20] <= <GND>
out_ADC_data[21] <= <GND>
out_ADC_data[22] <= <GND>
out_ADC_data[23] <= <GND>
out_ADC_data[24] <= <GND>
out_ADC_data[25] <= <GND>
out_ADC_data[26] <= <GND>
out_ADC_data[27] <= <GND>
out_ADC_data[28] <= <GND>
out_ADC_data[29] <= <GND>
out_ADC_data[30] <= <GND>
out_ADC_data[31] <= <GND>


