// Seed: 3012841366
module module_0 (
    output tri0 id_0,
    output tri id_1,
    input wand id_2,
    output wor id_3,
    output wand id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wire id_7,
    output tri id_8,
    output tri id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri id_13,
    output tri0 id_14
);
  logic id_16, id_17, id_18, id_19;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output logic id_3,
    input tri id_4,
    input tri id_5,
    output wire id_6,
    input wire id_7,
    input tri0 id_8,
    input wand id_9,
    output supply1 id_10,
    input tri id_11
);
  always id_3 = id_0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_6,
      id_6,
      id_5,
      id_5,
      id_10,
      id_6,
      id_10,
      id_0,
      id_1,
      id_5,
      id_7,
      id_10
  );
  assign modCall_1.id_8 = 0;
  xor primCall (id_10, id_0, id_11, id_5, id_4, id_1, id_7, id_9, id_2, id_8);
endmodule
