

================================================================
== Vitis HLS Report for 'single_lin_process_1'
================================================================
* Date:           Thu Dec 22 11:33:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|        ?|  0.380 us|         ?|   38|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_single_lin_process_1_Pipeline_VITIS_LOOP_210_1_fu_878  |single_lin_process_1_Pipeline_VITIS_LOOP_210_1  |       11|        ?|  0.110 us|         ?|   11|    ?|       no|
        |grp_write_lin_ddr_1_fu_887                                 |write_lin_ddr_1                                 |      138|      235|  1.380 us|  2.350 us|  138|  235|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       28|       28|         1|          -|          -|    28|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    509|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     890|   1145|    0|
|Memory           |        0|    -|      17|      5|    0|
|Multiplexer      |        -|    -|       -|    778|    -|
|Register         |        -|    -|    1055|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1962|   2437|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |grp_single_lin_process_1_Pipeline_VITIS_LOOP_210_1_fu_878  |single_lin_process_1_Pipeline_VITIS_LOOP_210_1  |        0|   0|  133|    99|    0|
    |grp_write_lin_ddr_1_fu_887                                 |write_lin_ddr_1                                 |        0|   0|  757|  1046|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                      |                                                |        0|   0|  890|  1145|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                         Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |PLIN_Ctrl_run_state_U  |single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W  |        0|   1|   1|    0|    10|    1|     1|           10|
    |lin_frame_U            |single_lin_process_1_lin_frame_RAM_AUTO_1R1W            |        0|  16|   4|    0|    28|    8|     1|          224|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                                        |        0|  17|   5|    0|    38|    9|     2|          234|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln210_fu_1091_p2              |         +|   0|  0|   7|           5|           1|
    |add_ln227_fu_1166_p2              |         +|   0|  0|   7|           5|           3|
    |add_ln236_fu_1341_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln240_fu_1329_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln244_fu_1317_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln248_fu_1305_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln252_fu_1293_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln256_fu_1281_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln260_fu_1269_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln264_fu_1257_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln268_fu_1245_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln272_fu_1233_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln276_fu_1353_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln294_fu_1369_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln81_1_fu_983_p2              |         +|   0|  0|  32|          32|           4|
    |add_ln81_fu_950_p2                |         +|   0|  0|  32|          32|           5|
    |empty_83_fu_934_p2                |         +|   0|  0|   7|           5|           1|
    |grp_fu_897_p2                     |         +|   0|  0|  32|          32|           3|
    |ap_block_state44_on_subcall_done  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op271_call_state44   |       and|   0|  0|   1|           1|           1|
    |exitcond181_fu_928_p2             |      icmp|   0|  0|   2|           5|           4|
    |icmp_ln198_fu_1038_p2             |      icmp|   0|  0|   2|           3|           1|
    |icmp_ln201_fu_1053_p2             |      icmp|   0|  0|   1|           2|           1|
    |ap_block_state18_io               |        or|   0|  0|   1|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 509|         508|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |PLIN_Ctrl_run_state_address0  |   13|          3|    4|         12|
    |PLIN_Ctrl_run_state_d0        |   13|          3|    1|          3|
    |ap_NS_fsm                     |  197|         45|    1|         45|
    |counter_droped_loc_0_reg_850  |    9|          2|   32|         64|
    |counter_lin_0_loc_0_reg_570   |    9|          2|   32|         64|
    |counter_lin_1_loc_0_reg_598   |    9|          2|   32|         64|
    |counter_lin_2_loc_0_reg_626   |    9|          2|   32|         64|
    |counter_lin_3_loc_0_reg_654   |    9|          2|   32|         64|
    |counter_lin_4_loc_0_reg_682   |    9|          2|   32|         64|
    |counter_lin_5_loc_0_reg_710   |    9|          2|   32|         64|
    |counter_lin_6_loc_0_reg_738   |    9|          2|   32|         64|
    |counter_lin_7_loc_0_reg_766   |    9|          2|   32|         64|
    |counter_lin_8_loc_0_reg_794   |    9|          2|   32|         64|
    |counter_lin_9_loc_0_reg_822   |    9|          2|   32|         64|
    |empty_fu_224                  |    9|          2|    5|         10|
    |lin_addr_blk_n_AR             |    9|          2|    1|          2|
    |lin_addr_blk_n_AW             |    9|          2|    1|          2|
    |lin_addr_blk_n_B              |    9|          2|    1|          2|
    |lin_addr_blk_n_R              |    9|          2|    1|          2|
    |lin_addr_blk_n_W              |    9|          2|    1|          2|
    |lin_frame_address0            |   49|         12|    5|         60|
    |lin_frame_address1            |   37|          9|    5|         45|
    |lin_frame_ce0                 |   17|          4|    1|          4|
    |lin_frame_d0                  |   33|          8|    8|         64|
    |lin_frame_d1                  |   37|          9|    8|         72|
    |lin_frame_we0                 |   13|          3|    1|          3|
    |m_axi_lin_addr_ARADDR         |   17|          4|   32|        128|
    |m_axi_lin_addr_ARBURST        |    9|          2|    2|          4|
    |m_axi_lin_addr_ARCACHE        |    9|          2|    4|          8|
    |m_axi_lin_addr_ARID           |    9|          2|    1|          2|
    |m_axi_lin_addr_ARLEN          |   13|          3|   32|         96|
    |m_axi_lin_addr_ARLOCK         |    9|          2|    2|          4|
    |m_axi_lin_addr_ARPROT         |    9|          2|    3|          6|
    |m_axi_lin_addr_ARQOS          |    9|          2|    4|          8|
    |m_axi_lin_addr_ARREGION       |    9|          2|    4|          8|
    |m_axi_lin_addr_ARSIZE         |    9|          2|    3|          6|
    |m_axi_lin_addr_ARUSER         |    9|          2|    1|          2|
    |m_axi_lin_addr_ARVALID        |   13|          3|    1|          3|
    |m_axi_lin_addr_AWADDR         |   17|          4|   32|        128|
    |m_axi_lin_addr_RREADY         |   13|          3|    1|          3|
    |m_axi_lin_addr_WDATA          |   17|          4|   32|        128|
    |m_axi_ps_ddr_ARVALID          |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID          |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY           |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY           |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID           |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  778|        179|  555|       1576|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |EN_cast_reg_1419                                                        |   4|   0|    8|          4|
    |PLIN_Ctrl_run_state_addr_reg_1439                                       |   4|   0|    4|          0|
    |PLIN_Ctrl_run_state_load_reg_1444                                       |   1|   0|    1|          0|
    |PL_Data                                                                 |   6|   0|    6|          0|
    |PL_Data_load_reg_1541                                                   |   6|   0|    6|          0|
    |add_ln210_reg_1506                                                      |   5|   0|    5|          0|
    |ap_CS_fsm                                                               |  44|   0|   44|          0|
    |counter_droped                                                          |  32|   0|   32|          0|
    |counter_droped_loc_0_reg_850                                            |  32|   0|   32|          0|
    |counter_lin_0                                                           |  32|   0|   32|          0|
    |counter_lin_0_loc_0_reg_570                                             |  32|   0|   32|          0|
    |counter_lin_1                                                           |  32|   0|   32|          0|
    |counter_lin_1_loc_0_reg_598                                             |  32|   0|   32|          0|
    |counter_lin_2                                                           |  32|   0|   32|          0|
    |counter_lin_2_loc_0_reg_626                                             |  32|   0|   32|          0|
    |counter_lin_3                                                           |  32|   0|   32|          0|
    |counter_lin_3_loc_0_reg_654                                             |  32|   0|   32|          0|
    |counter_lin_4                                                           |  32|   0|   32|          0|
    |counter_lin_4_loc_0_reg_682                                             |  32|   0|   32|          0|
    |counter_lin_5                                                           |  32|   0|   32|          0|
    |counter_lin_5_loc_0_reg_710                                             |  32|   0|   32|          0|
    |counter_lin_6                                                           |  32|   0|   32|          0|
    |counter_lin_6_loc_0_reg_738                                             |  32|   0|   32|          0|
    |counter_lin_7                                                           |  32|   0|   32|          0|
    |counter_lin_7_loc_0_reg_766                                             |  32|   0|   32|          0|
    |counter_lin_8                                                           |  32|   0|   32|          0|
    |counter_lin_8_loc_0_reg_794                                             |  32|   0|   32|          0|
    |counter_lin_9                                                           |  32|   0|   32|          0|
    |counter_lin_9_loc_0_reg_822                                             |  32|   0|   32|          0|
    |empty_fu_224                                                            |   5|   0|    5|          0|
    |grp_single_lin_process_1_Pipeline_VITIS_LOOP_210_1_fu_878_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_lin_ddr_1_fu_887_ap_start_reg                                 |   1|   0|    1|          0|
    |icmp_ln198_reg_1476                                                     |   1|   0|    1|          0|
    |icmp_ln201_reg_1480                                                     |   1|   0|    1|          0|
    |internal_lin_counter                                                    |  32|   0|   32|          0|
    |lin_addr_addr_read_reg_1448                                             |  32|   0|   32|          0|
    |lin_addr_addr_reg_1432                                                  |  32|   0|   32|          0|
    |lshr_ln_reg_1484                                                        |   4|   0|    4|          0|
    |reg_912                                                                 |  30|   0|   30|          0|
    |trunc_ln1_reg_1531                                                      |   8|   0|    8|          0|
    |trunc_ln223_reg_1536                                                    |   8|   0|    8|          0|
    |trunc_ln6_reg_1511                                                      |   8|   0|    8|          0|
    |trunc_ln7_reg_1516                                                      |   8|   0|    8|          0|
    |trunc_ln81_2_reg_1459                                                   |  30|   0|   30|          0|
    |trunc_ln81_4_reg_1496                                                   |  30|   0|   30|          0|
    |trunc_ln8_reg_1521                                                      |   8|   0|    8|          0|
    |trunc_ln9_reg_1526                                                      |   8|   0|    8|          0|
    |trunc_ln_reg_1427                                                       |  30|   0|   30|          0|
    |zext_ln210_reg_1501                                                     |   4|   0|    5|          1|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |1055|   0| 1060|          5|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|m_axi_lin_addr_AWVALID   |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWREADY   |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWADDR    |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWID      |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWLEN     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWSIZE    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWBURST   |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWLOCK    |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWCACHE   |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWPROT    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWQOS     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWREGION  |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWUSER    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WVALID    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WREADY    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WDATA     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WSTRB     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WLAST     |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WID       |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WUSER     |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARVALID   |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARREADY   |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARADDR    |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARID      |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARLEN     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARSIZE    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARBURST   |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARLOCK    |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARCACHE   |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARPROT    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARQOS     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARREGION  |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARUSER    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RVALID    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RREADY    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RDATA     |   in|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RLAST     |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RID       |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RFIFONUM  |   in|    9|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RUSER     |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RRESP     |   in|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BVALID    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BREADY    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BRESP     |   in|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BID       |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BUSER     |   in|    1|       m_axi|              lin_addr|       pointer|
|linbase                  |   in|   32|     ap_none|               linbase|        scalar|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|                ps_ddr|       pointer|
|ddr                      |   in|   32|     ap_none|                   ddr|        scalar|
|timestamp                |   in|   64|     ap_none|             timestamp|        scalar|
|EN                       |   in|    4|     ap_none|                    EN|        scalar|
|lin_0_received           |  out|   32|      ap_vld|        lin_0_received|       pointer|
|lin_0_received_ap_vld    |  out|    1|      ap_vld|        lin_0_received|       pointer|
|lin_1_received           |  out|   32|      ap_vld|        lin_1_received|       pointer|
|lin_1_received_ap_vld    |  out|    1|      ap_vld|        lin_1_received|       pointer|
|lin_2_received           |  out|   32|      ap_vld|        lin_2_received|       pointer|
|lin_2_received_ap_vld    |  out|    1|      ap_vld|        lin_2_received|       pointer|
|lin_3_received           |  out|   32|      ap_vld|        lin_3_received|       pointer|
|lin_3_received_ap_vld    |  out|    1|      ap_vld|        lin_3_received|       pointer|
|lin_4_received           |  out|   32|      ap_vld|        lin_4_received|       pointer|
|lin_4_received_ap_vld    |  out|    1|      ap_vld|        lin_4_received|       pointer|
|lin_5_received           |  out|   32|      ap_vld|        lin_5_received|       pointer|
|lin_5_received_ap_vld    |  out|    1|      ap_vld|        lin_5_received|       pointer|
|lin_6_received           |  out|   32|      ap_vld|        lin_6_received|       pointer|
|lin_6_received_ap_vld    |  out|    1|      ap_vld|        lin_6_received|       pointer|
|lin_7_received           |  out|   32|      ap_vld|        lin_7_received|       pointer|
|lin_7_received_ap_vld    |  out|    1|      ap_vld|        lin_7_received|       pointer|
|lin_8_received           |  out|   32|      ap_vld|        lin_8_received|       pointer|
|lin_8_received_ap_vld    |  out|    1|      ap_vld|        lin_8_received|       pointer|
|lin_9_received           |  out|   32|      ap_vld|        lin_9_received|       pointer|
|lin_9_received_ap_vld    |  out|    1|      ap_vld|        lin_9_received|       pointer|
|lin_dropped              |  out|   32|      ap_vld|           lin_dropped|       pointer|
|lin_dropped_ap_vld       |  out|    1|      ap_vld|           lin_dropped|       pointer|
|received_lin             |  out|   32|      ap_vld|          received_lin|       pointer|
|received_lin_ap_vld      |  out|    1|      ap_vld|          received_lin|       pointer|
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 25 11 44 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 44 
25 --> 44 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 45 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN"   --->   Operation 46 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 47 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ddr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr"   --->   Operation 48 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%linbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linbase"   --->   Operation 49 'read' 'linbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%EN_cast = zext i4 %EN_read"   --->   Operation 50 'zext' 'EN_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 10, void @empty_2, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_addr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 1, void @empty_1, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.75ns)   --->   "%lin_frame = alloca i32 1" [dlin.c:172]   --->   Operation 53 'alloca' 'lin_frame' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specreset_ln147 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_0, i64 1, void @empty_43" [dlin.c:147]   --->   Operation 54 'specreset' 'specreset_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specreset_ln149 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_1, i64 1, void @empty_43" [dlin.c:149]   --->   Operation 55 'specreset' 'specreset_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specreset_ln151 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_2, i64 1, void @empty_43" [dlin.c:151]   --->   Operation 56 'specreset' 'specreset_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specreset_ln153 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_3, i64 1, void @empty_43" [dlin.c:153]   --->   Operation 57 'specreset' 'specreset_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specreset_ln155 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_4, i64 1, void @empty_43" [dlin.c:155]   --->   Operation 58 'specreset' 'specreset_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specreset_ln157 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_5, i64 1, void @empty_43" [dlin.c:157]   --->   Operation 59 'specreset' 'specreset_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specreset_ln159 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_6, i64 1, void @empty_43" [dlin.c:159]   --->   Operation 60 'specreset' 'specreset_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specreset_ln161 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_7, i64 1, void @empty_43" [dlin.c:161]   --->   Operation 61 'specreset' 'specreset_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specreset_ln163 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_8, i64 1, void @empty_43" [dlin.c:163]   --->   Operation 62 'specreset' 'specreset_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specreset_ln165 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_9, i64 1, void @empty_43" [dlin.c:165]   --->   Operation 63 'specreset' 'specreset_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specreset_ln167 = specreset void @_ssdm_op_SpecReset, i32 %counter_droped, i64 1, void @empty_43" [dlin.c:167]   --->   Operation 64 'specreset' 'specreset_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.29ns)   --->   "%store_ln172 = store i5 0, i5 %empty" [dlin.c:172]   --->   Operation 65 'store' 'store_ln172' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln172 = br void %memset.loop" [dlin.c:172]   --->   Operation 66 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_load = load i5 %empty"   --->   Operation 67 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%exitcond181 = icmp_eq  i5 %p_load, i5 28"   --->   Operation 68 'icmp' 'exitcond181' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28"   --->   Operation 69 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.02ns)   --->   "%empty_83 = add i5 %p_load, i5 1"   --->   Operation 70 'add' 'empty_83' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond181, void %memset.loop.split, void %split"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %p_load"   --->   Operation 72 'zext' 'p_cast' <Predicate = (!exitcond181)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%lin_frame_addr = getelementptr i8 %lin_frame, i32 0, i32 %p_cast"   --->   Operation 73 'getelementptr' 'lin_frame_addr' <Predicate = (!exitcond181)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.75ns)   --->   "%store_ln0 = store i8 0, i5 %lin_frame_addr"   --->   Operation 74 'store' 'store_ln0' <Predicate = (!exitcond181)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_2 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 %empty_83, i5 %empty"   --->   Operation 75 'store' 'store_ln0' <Predicate = (!exitcond181)> <Delay = 1.29>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!exitcond181)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.89ns)   --->   "%add_ln81 = add i32 %linbase_read, i32 20" [dlin.c:81]   --->   Operation 77 'add' 'add_ln81' <Predicate = (exitcond181)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln81, i32 2, i32 31" [dlin.c:81]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = (exitcond181)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i30 %trunc_ln" [dlin.c:81]   --->   Operation 79 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%lin_addr_addr = getelementptr i32 %lin_addr, i32 %sext_ln81" [dlin.c:81]   --->   Operation 80 'getelementptr' 'lin_addr_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [7/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 81 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 82 [6/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 82 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 83 [5/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 83 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [4/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 84 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 85 [3/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 85 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 86 [2/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 86 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i4 %EN_read" [dlin.c:174]   --->   Operation 87 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%PLIN_Ctrl_run_state_addr = getelementptr i1 %PLIN_Ctrl_run_state, i32 0, i32 %zext_ln174" [dlin.c:174]   --->   Operation 88 'getelementptr' 'PLIN_Ctrl_run_state_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (1.75ns)   --->   "%PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr" [dlin.c:174]   --->   Operation 89 'load' 'PLIN_Ctrl_run_state_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 90 [1/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 90 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.10>
ST_10 : Operation 91 [1/2] (1.75ns)   --->   "%PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr" [dlin.c:174]   --->   Operation 91 'load' 'PLIN_Ctrl_run_state_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 92 [1/1] (7.30ns)   --->   "%lin_addr_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %lin_addr_addr" [dlin.c:81]   --->   Operation 92 'read' 'lin_addr_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i32 %lin_addr_addr_read" [dlin.c:174]   --->   Operation 93 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %PLIN_Ctrl_run_state_load, void %if.then, void %if.else15" [dlin.c:174]   --->   Operation 94 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %trunc_ln174, void %cleanup, void %if.then3" [dlin.c:181]   --->   Operation 95 'br' 'br_ln181' <Predicate = (!PLIN_Ctrl_run_state_load)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.89ns)   --->   "%add_ln81_1 = add i32 %linbase_read, i32 8" [dlin.c:81]   --->   Operation 96 'add' 'add_ln81_1' <Predicate = (!PLIN_Ctrl_run_state_load & trunc_ln174)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln81_1, i32 2, i32 31" [dlin.c:81]   --->   Operation 97 'partselect' 'trunc_ln81_2' <Predicate = (!PLIN_Ctrl_run_state_load & trunc_ln174)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i30 %trunc_ln81_2" [dlin.c:81]   --->   Operation 98 'sext' 'sext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%lin_addr_addr_1 = getelementptr i32 %lin_addr, i32 %sext_ln81_1" [dlin.c:81]   --->   Operation 99 'getelementptr' 'lin_addr_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [7/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 100 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 101 [1/1] (1.75ns)   --->   "%store_ln192 = store i1 1, i4 %PLIN_Ctrl_run_state_addr" [dlin.c:192]   --->   Operation 101 'store' 'store_ln192' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 102 [6/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 102 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 103 [5/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 103 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 104 [4/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 104 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 105 [3/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 105 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 106 [2/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 106 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 107 [1/1] (1.89ns)   --->   "%add_ln87 = add i32 %linbase_read, i32 4" [dlin.c:87]   --->   Operation 107 'add' 'add_ln87' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln87, i32 2, i32 31" [dlin.c:87]   --->   Operation 108 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 109 [1/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 109 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i30 %trunc_ln2" [dlin.c:87]   --->   Operation 110 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%lin_addr_addr_2 = getelementptr i32 %lin_addr, i32 %sext_ln87" [dlin.c:87]   --->   Operation 111 'getelementptr' 'lin_addr_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (7.30ns)   --->   "%lin_addr_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr_2, i32 1" [dlin.c:87]   --->   Operation 112 'writereq' 'lin_addr_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 113 [1/1] (7.30ns)   --->   "%lin_addr_addr_1_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %lin_addr_addr_1" [dlin.c:81]   --->   Operation 113 'read' 'lin_addr_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%reg_lid = trunc i32 %lin_addr_addr_1_read" [dlin.c:81]   --->   Operation 114 'trunc' 'reg_lid' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln186 = store i6 %reg_lid, i6 %PL_Data" [dlin.c:186]   --->   Operation 115 'store' 'store_ln186' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr_2, i32 0, i4 15" [dlin.c:87]   --->   Operation 116 'write' 'write_ln87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 117 [1/1] (7.30ns)   --->   "%lin_addr_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:87]   --->   Operation 117 'writereq' 'lin_addr_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 118 [5/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [dlin.c:87]   --->   Operation 118 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 119 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr, i32 59, i4 15" [dlin.c:87]   --->   Operation 119 'write' 'write_ln87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 120 [4/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [dlin.c:87]   --->   Operation 120 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 121 [5/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [dlin.c:87]   --->   Operation 121 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 122 [3/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [dlin.c:87]   --->   Operation 122 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 123 [4/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [dlin.c:87]   --->   Operation 123 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 124 [2/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [dlin.c:87]   --->   Operation 124 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 125 [3/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [dlin.c:87]   --->   Operation 125 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 126 [1/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [dlin.c:87]   --->   Operation 126 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 127 [2/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [dlin.c:87]   --->   Operation 127 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 128 [1/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [dlin.c:87]   --->   Operation 128 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln195 = br void %if.end125" [dlin.c:195]   --->   Operation 129 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 1.89>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %lin_addr_addr_read, i32 1, i32 3" [dlin.c:198]   --->   Operation 130 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.98ns)   --->   "%icmp_ln198 = icmp_eq  i3 %tmp, i3 0" [dlin.c:198]   --->   Operation 131 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %if.then19, void %if.end124" [dlin.c:198]   --->   Operation 132 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %lin_addr_addr_read, i32 2, i32 3" [dlin.c:201]   --->   Operation 133 'partselect' 'tmp_1' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (0.50ns)   --->   "%icmp_ln201 = icmp_eq  i2 %tmp_1, i2 0" [dlin.c:201]   --->   Operation 134 'icmp' 'icmp_ln201' <Predicate = (!icmp_ln198)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %if.end123, void %if.then23" [dlin.c:201]   --->   Operation 135 'br' 'br_ln201' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lin_addr_addr_read, i32 4, i32 7" [dlin.c:206]   --->   Operation 136 'partselect' 'lshr_ln' <Predicate = (!icmp_ln198 & icmp_ln201)> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (1.89ns)   --->   "%add_ln87_1 = add i32 %linbase_read, i32 4" [dlin.c:87]   --->   Operation 137 'add' 'add_ln87_1' <Predicate = (!icmp_ln198 & icmp_ln201)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln87_1, i32 2, i32 31" [dlin.c:87]   --->   Operation 138 'partselect' 'trunc_ln87_1' <Predicate = (!icmp_ln198 & icmp_ln201)> <Delay = 0.00>

State 26 <SV = 11> <Delay = 7.30>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i30 %trunc_ln87_1" [dlin.c:87]   --->   Operation 139 'sext' 'sext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%lin_addr_addr_3 = getelementptr i32 %lin_addr, i32 %sext_ln87_1" [dlin.c:87]   --->   Operation 140 'getelementptr' 'lin_addr_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 141 [1/1] (7.30ns)   --->   "%lin_addr_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr_3, i32 1" [dlin.c:87]   --->   Operation 141 'writereq' 'lin_addr_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 12> <Delay = 7.30>
ST_27 : Operation 142 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr_3, i32 128, i4 15" [dlin.c:87]   --->   Operation 142 'write' 'write_ln87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 13> <Delay = 7.30>
ST_28 : Operation 143 [5/5] (7.30ns)   --->   "%lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3" [dlin.c:87]   --->   Operation 143 'writeresp' 'lin_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 14> <Delay = 7.30>
ST_29 : Operation 144 [4/5] (7.30ns)   --->   "%lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3" [dlin.c:87]   --->   Operation 144 'writeresp' 'lin_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 15> <Delay = 7.30>
ST_30 : Operation 145 [3/5] (7.30ns)   --->   "%lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3" [dlin.c:87]   --->   Operation 145 'writeresp' 'lin_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln81_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %linbase_read, i32 2, i32 31" [dlin.c:81]   --->   Operation 146 'partselect' 'trunc_ln81_4' <Predicate = true> <Delay = 0.00>

State 31 <SV = 16> <Delay = 7.30>
ST_31 : Operation 147 [2/5] (7.30ns)   --->   "%lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3" [dlin.c:87]   --->   Operation 147 'writeresp' 'lin_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 17> <Delay = 7.30>
ST_32 : Operation 148 [1/5] (7.30ns)   --->   "%lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3" [dlin.c:87]   --->   Operation 148 'writeresp' 'lin_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 18> <Delay = 3.27>
ST_33 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i4 %lshr_ln" [dlin.c:210]   --->   Operation 149 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 150 [1/1] (0.99ns)   --->   "%add_ln210 = add i5 %zext_ln210, i5 1" [dlin.c:210]   --->   Operation 150 'add' 'add_ln210' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 151 [2/2] (2.27ns)   --->   "%call_ln81 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_210_1, i32 %lin_addr, i30 %trunc_ln81_4, i5 %add_ln210, i8 %lin_frame" [dlin.c:81]   --->   Operation 151 'call' 'call_ln81' <Predicate = true> <Delay = 2.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 19> <Delay = 0.00>
ST_34 : Operation 152 [1/2] (0.00ns)   --->   "%call_ln81 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_210_1, i32 %lin_addr, i30 %trunc_ln81_4, i5 %add_ln210, i8 %lin_frame" [dlin.c:81]   --->   Operation 152 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 20> <Delay = 1.75>
ST_35 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [dlin.c:216]   --->   Operation 153 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%lin_frame_addr_1 = getelementptr i8 %lin_frame, i32 0, i32 0" [dlin.c:216]   --->   Operation 154 'getelementptr' 'lin_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] (1.75ns)   --->   "%store_ln216 = store i8 %trunc_ln4, i5 %lin_frame_addr_1" [dlin.c:216]   --->   Operation 155 'store' 'store_ln216' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_35 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [dlin.c:217]   --->   Operation 156 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%lin_frame_addr_2 = getelementptr i8 %lin_frame, i32 0, i32 1" [dlin.c:217]   --->   Operation 157 'getelementptr' 'lin_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 158 [1/1] (1.75ns)   --->   "%store_ln217 = store i8 %trunc_ln5, i5 %lin_frame_addr_2" [dlin.c:217]   --->   Operation 158 'store' 'store_ln217' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_35 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [dlin.c:218]   --->   Operation 159 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [dlin.c:219]   --->   Operation 160 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31" [dlin.c:220]   --->   Operation 161 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23" [dlin.c:221]   --->   Operation 162 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15" [dlin.c:222]   --->   Operation 163 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i64 %timestamp_read" [dlin.c:223]   --->   Operation 164 'trunc' 'trunc_ln223' <Predicate = true> <Delay = 0.00>

State 36 <SV = 21> <Delay = 1.75>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%lin_frame_addr_3 = getelementptr i8 %lin_frame, i32 0, i32 2" [dlin.c:218]   --->   Operation 165 'getelementptr' 'lin_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 166 [1/1] (1.75ns)   --->   "%store_ln218 = store i8 %trunc_ln6, i5 %lin_frame_addr_3" [dlin.c:218]   --->   Operation 166 'store' 'store_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_36 : Operation 167 [1/1] (0.00ns)   --->   "%lin_frame_addr_4 = getelementptr i8 %lin_frame, i32 0, i32 3" [dlin.c:219]   --->   Operation 167 'getelementptr' 'lin_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 168 [1/1] (1.75ns)   --->   "%store_ln219 = store i8 %trunc_ln7, i5 %lin_frame_addr_4" [dlin.c:219]   --->   Operation 168 'store' 'store_ln219' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 37 <SV = 22> <Delay = 1.75>
ST_37 : Operation 169 [1/1] (0.00ns)   --->   "%lin_frame_addr_5 = getelementptr i8 %lin_frame, i32 0, i32 4" [dlin.c:220]   --->   Operation 169 'getelementptr' 'lin_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 170 [1/1] (1.75ns)   --->   "%store_ln220 = store i8 %trunc_ln8, i5 %lin_frame_addr_5" [dlin.c:220]   --->   Operation 170 'store' 'store_ln220' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%lin_frame_addr_6 = getelementptr i8 %lin_frame, i32 0, i32 5" [dlin.c:221]   --->   Operation 171 'getelementptr' 'lin_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 172 [1/1] (1.75ns)   --->   "%store_ln221 = store i8 %trunc_ln9, i5 %lin_frame_addr_6" [dlin.c:221]   --->   Operation 172 'store' 'store_ln221' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 38 <SV = 23> <Delay = 1.75>
ST_38 : Operation 173 [1/1] (0.00ns)   --->   "%lin_frame_addr_7 = getelementptr i8 %lin_frame, i32 0, i32 6" [dlin.c:222]   --->   Operation 173 'getelementptr' 'lin_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 174 [1/1] (1.75ns)   --->   "%store_ln222 = store i8 %trunc_ln1, i5 %lin_frame_addr_7" [dlin.c:222]   --->   Operation 174 'store' 'store_ln222' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_38 : Operation 175 [1/1] (0.00ns)   --->   "%lin_frame_addr_8 = getelementptr i8 %lin_frame, i32 0, i32 7" [dlin.c:223]   --->   Operation 175 'getelementptr' 'lin_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 176 [1/1] (1.75ns)   --->   "%store_ln223 = store i8 %trunc_ln223, i5 %lin_frame_addr_8" [dlin.c:223]   --->   Operation 176 'store' 'store_ln223' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 39 <SV = 24> <Delay = 1.75>
ST_39 : Operation 177 [1/1] (0.00ns)   --->   "%lin_frame_addr_9 = getelementptr i8 %lin_frame, i32 0, i32 8" [dlin.c:224]   --->   Operation 177 'getelementptr' 'lin_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 178 [1/1] (1.75ns)   --->   "%store_ln224 = store i8 3, i5 %lin_frame_addr_9" [dlin.c:224]   --->   Operation 178 'store' 'store_ln224' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_39 : Operation 179 [1/1] (0.00ns)   --->   "%lin_frame_addr_10 = getelementptr i8 %lin_frame, i32 0, i32 9" [dlin.c:225]   --->   Operation 179 'getelementptr' 'lin_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 180 [1/1] (1.75ns)   --->   "%store_ln225 = store i8 %EN_cast, i5 %lin_frame_addr_10" [dlin.c:225]   --->   Operation 180 'store' 'store_ln225' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 40 <SV = 25> <Delay = 2.75>
ST_40 : Operation 181 [1/1] (0.00ns)   --->   "%lin_frame_addr_11 = getelementptr i8 %lin_frame, i32 0, i32 10" [dlin.c:226]   --->   Operation 181 'getelementptr' 'lin_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 182 [1/1] (1.75ns)   --->   "%store_ln226 = store i8 0, i5 %lin_frame_addr_11" [dlin.c:226]   --->   Operation 182 'store' 'store_ln226' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_40 : Operation 183 [1/1] (0.99ns)   --->   "%add_ln227 = add i5 %zext_ln210, i5 4" [dlin.c:227]   --->   Operation 183 'add' 'add_ln227' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i5 %add_ln227" [dlin.c:227]   --->   Operation 184 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 185 [1/1] (0.00ns)   --->   "%lin_frame_addr_12 = getelementptr i8 %lin_frame, i32 0, i32 11" [dlin.c:227]   --->   Operation 185 'getelementptr' 'lin_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 186 [1/1] (1.75ns)   --->   "%store_ln227 = store i8 %zext_ln227, i5 %lin_frame_addr_12" [dlin.c:227]   --->   Operation 186 'store' 'store_ln227' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 41 <SV = 26> <Delay = 1.75>
ST_41 : Operation 187 [1/1] (0.00ns)   --->   "%lin_frame_addr_13 = getelementptr i8 %lin_frame, i32 0, i32 12" [dlin.c:229]   --->   Operation 187 'getelementptr' 'lin_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 188 [1/1] (1.75ns)   --->   "%store_ln229 = store i8 0, i5 %lin_frame_addr_13" [dlin.c:229]   --->   Operation 188 'store' 'store_ln229' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_41 : Operation 189 [1/1] (0.00ns)   --->   "%PL_Data_load = load i6 %PL_Data" [dlin.c:230]   --->   Operation 189 'load' 'PL_Data_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i6 %PL_Data_load" [dlin.c:230]   --->   Operation 190 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 191 [1/1] (0.00ns)   --->   "%lin_frame_addr_14 = getelementptr i8 %lin_frame, i32 0, i32 13" [dlin.c:230]   --->   Operation 191 'getelementptr' 'lin_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 192 [1/1] (1.75ns)   --->   "%store_ln230 = store i8 %zext_ln230, i5 %lin_frame_addr_14" [dlin.c:230]   --->   Operation 192 'store' 'store_ln230' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 42 <SV = 27> <Delay = 1.89>
ST_42 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %lshr_ln" [dlin.c:206]   --->   Operation 193 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 194 [1/1] (0.00ns)   --->   "%lin_frame_addr_15 = getelementptr i8 %lin_frame, i32 0, i32 14" [dlin.c:231]   --->   Operation 194 'getelementptr' 'lin_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 195 [1/1] (1.75ns)   --->   "%store_ln231 = store i8 0, i5 %lin_frame_addr_15" [dlin.c:231]   --->   Operation 195 'store' 'store_ln231' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_42 : Operation 196 [1/1] (0.00ns)   --->   "%lin_frame_addr_16 = getelementptr i8 %lin_frame, i32 0, i32 15" [dlin.c:232]   --->   Operation 196 'getelementptr' 'lin_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 197 [1/1] (1.75ns)   --->   "%store_ln232 = store i8 %zext_ln206, i5 %lin_frame_addr_16" [dlin.c:232]   --->   Operation 197 'store' 'store_ln232' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_42 : Operation 198 [1/1] (0.00ns)   --->   "%counter_lin_0_load = load i32 %counter_lin_0" [dlin.c:236]   --->   Operation 198 'load' 'counter_lin_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 199 [1/1] (0.00ns)   --->   "%counter_lin_1_load = load i32 %counter_lin_1" [dlin.c:240]   --->   Operation 199 'load' 'counter_lin_1_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 200 [1/1] (0.00ns)   --->   "%counter_lin_2_load = load i32 %counter_lin_2" [dlin.c:244]   --->   Operation 200 'load' 'counter_lin_2_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 201 [1/1] (0.00ns)   --->   "%counter_lin_3_load = load i32 %counter_lin_3" [dlin.c:248]   --->   Operation 201 'load' 'counter_lin_3_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 202 [1/1] (0.00ns)   --->   "%counter_lin_4_load = load i32 %counter_lin_4" [dlin.c:252]   --->   Operation 202 'load' 'counter_lin_4_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "%counter_lin_5_load = load i32 %counter_lin_5" [dlin.c:256]   --->   Operation 203 'load' 'counter_lin_5_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%counter_lin_6_load = load i32 %counter_lin_6" [dlin.c:260]   --->   Operation 204 'load' 'counter_lin_6_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "%counter_lin_7_load = load i32 %counter_lin_7" [dlin.c:264]   --->   Operation 205 'load' 'counter_lin_7_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 206 [1/1] (0.00ns)   --->   "%counter_lin_8_load = load i32 %counter_lin_8" [dlin.c:268]   --->   Operation 206 'load' 'counter_lin_8_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 207 [1/1] (0.00ns)   --->   "%counter_lin_9_load = load i32 %counter_lin_9" [dlin.c:272]   --->   Operation 207 'load' 'counter_lin_9_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 208 [1/1] (0.00ns)   --->   "%counter_droped_load = load i32 %counter_droped" [dlin.c:276]   --->   Operation 208 'load' 'counter_droped_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 209 [1/1] (0.50ns)   --->   "%switch_ln234 = switch i6 %PL_Data_load, void %sw.default, i6 0, void %sw.bb, i6 1, void %sw.bb99, i6 2, void %sw.bb101, i6 3, void %sw.bb103, i6 4, void %sw.bb105, i6 5, void %sw.bb107, i6 6, void %sw.bb109, i6 7, void %sw.bb111, i6 8, void %sw.bb113, i6 9, void %sw.bb115" [dlin.c:234]   --->   Operation 209 'switch' 'switch_ln234' <Predicate = true> <Delay = 0.50>
ST_42 : Operation 210 [1/1] (1.89ns)   --->   "%add_ln272 = add i32 %counter_lin_9_load, i32 1" [dlin.c:272]   --->   Operation 210 'add' 'add_ln272' <Predicate = (PL_Data_load == 9)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln272 = store i32 %add_ln272, i32 %counter_lin_9" [dlin.c:272]   --->   Operation 211 'store' 'store_ln272' <Predicate = (PL_Data_load == 9)> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (1.29ns)   --->   "%br_ln274 = br void %sw.epilog" [dlin.c:274]   --->   Operation 212 'br' 'br_ln274' <Predicate = (PL_Data_load == 9)> <Delay = 1.29>
ST_42 : Operation 213 [1/1] (1.89ns)   --->   "%add_ln268 = add i32 %counter_lin_8_load, i32 1" [dlin.c:268]   --->   Operation 213 'add' 'add_ln268' <Predicate = (PL_Data_load == 8)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln268 = store i32 %add_ln268, i32 %counter_lin_8" [dlin.c:268]   --->   Operation 214 'store' 'store_ln268' <Predicate = (PL_Data_load == 8)> <Delay = 0.00>
ST_42 : Operation 215 [1/1] (1.29ns)   --->   "%br_ln270 = br void %sw.epilog" [dlin.c:270]   --->   Operation 215 'br' 'br_ln270' <Predicate = (PL_Data_load == 8)> <Delay = 1.29>
ST_42 : Operation 216 [1/1] (1.89ns)   --->   "%add_ln264 = add i32 %counter_lin_7_load, i32 1" [dlin.c:264]   --->   Operation 216 'add' 'add_ln264' <Predicate = (PL_Data_load == 7)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln264 = store i32 %add_ln264, i32 %counter_lin_7" [dlin.c:264]   --->   Operation 217 'store' 'store_ln264' <Predicate = (PL_Data_load == 7)> <Delay = 0.00>
ST_42 : Operation 218 [1/1] (1.29ns)   --->   "%br_ln266 = br void %sw.epilog" [dlin.c:266]   --->   Operation 218 'br' 'br_ln266' <Predicate = (PL_Data_load == 7)> <Delay = 1.29>
ST_42 : Operation 219 [1/1] (1.89ns)   --->   "%add_ln260 = add i32 %counter_lin_6_load, i32 1" [dlin.c:260]   --->   Operation 219 'add' 'add_ln260' <Predicate = (PL_Data_load == 6)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln260 = store i32 %add_ln260, i32 %counter_lin_6" [dlin.c:260]   --->   Operation 220 'store' 'store_ln260' <Predicate = (PL_Data_load == 6)> <Delay = 0.00>
ST_42 : Operation 221 [1/1] (1.29ns)   --->   "%br_ln262 = br void %sw.epilog" [dlin.c:262]   --->   Operation 221 'br' 'br_ln262' <Predicate = (PL_Data_load == 6)> <Delay = 1.29>
ST_42 : Operation 222 [1/1] (1.89ns)   --->   "%add_ln256 = add i32 %counter_lin_5_load, i32 1" [dlin.c:256]   --->   Operation 222 'add' 'add_ln256' <Predicate = (PL_Data_load == 5)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln256 = store i32 %add_ln256, i32 %counter_lin_5" [dlin.c:256]   --->   Operation 223 'store' 'store_ln256' <Predicate = (PL_Data_load == 5)> <Delay = 0.00>
ST_42 : Operation 224 [1/1] (1.29ns)   --->   "%br_ln258 = br void %sw.epilog" [dlin.c:258]   --->   Operation 224 'br' 'br_ln258' <Predicate = (PL_Data_load == 5)> <Delay = 1.29>
ST_42 : Operation 225 [1/1] (1.89ns)   --->   "%add_ln252 = add i32 %counter_lin_4_load, i32 1" [dlin.c:252]   --->   Operation 225 'add' 'add_ln252' <Predicate = (PL_Data_load == 4)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln252 = store i32 %add_ln252, i32 %counter_lin_4" [dlin.c:252]   --->   Operation 226 'store' 'store_ln252' <Predicate = (PL_Data_load == 4)> <Delay = 0.00>
ST_42 : Operation 227 [1/1] (1.29ns)   --->   "%br_ln254 = br void %sw.epilog" [dlin.c:254]   --->   Operation 227 'br' 'br_ln254' <Predicate = (PL_Data_load == 4)> <Delay = 1.29>
ST_42 : Operation 228 [1/1] (1.89ns)   --->   "%add_ln248 = add i32 %counter_lin_3_load, i32 1" [dlin.c:248]   --->   Operation 228 'add' 'add_ln248' <Predicate = (PL_Data_load == 3)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln248 = store i32 %add_ln248, i32 %counter_lin_3" [dlin.c:248]   --->   Operation 229 'store' 'store_ln248' <Predicate = (PL_Data_load == 3)> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (1.29ns)   --->   "%br_ln250 = br void %sw.epilog" [dlin.c:250]   --->   Operation 230 'br' 'br_ln250' <Predicate = (PL_Data_load == 3)> <Delay = 1.29>
ST_42 : Operation 231 [1/1] (1.89ns)   --->   "%add_ln244 = add i32 %counter_lin_2_load, i32 1" [dlin.c:244]   --->   Operation 231 'add' 'add_ln244' <Predicate = (PL_Data_load == 2)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln244 = store i32 %add_ln244, i32 %counter_lin_2" [dlin.c:244]   --->   Operation 232 'store' 'store_ln244' <Predicate = (PL_Data_load == 2)> <Delay = 0.00>
ST_42 : Operation 233 [1/1] (1.29ns)   --->   "%br_ln246 = br void %sw.epilog" [dlin.c:246]   --->   Operation 233 'br' 'br_ln246' <Predicate = (PL_Data_load == 2)> <Delay = 1.29>
ST_42 : Operation 234 [1/1] (1.89ns)   --->   "%add_ln240 = add i32 %counter_lin_1_load, i32 1" [dlin.c:240]   --->   Operation 234 'add' 'add_ln240' <Predicate = (PL_Data_load == 1)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %add_ln240, i32 %counter_lin_1" [dlin.c:240]   --->   Operation 235 'store' 'store_ln240' <Predicate = (PL_Data_load == 1)> <Delay = 0.00>
ST_42 : Operation 236 [1/1] (1.29ns)   --->   "%br_ln242 = br void %sw.epilog" [dlin.c:242]   --->   Operation 236 'br' 'br_ln242' <Predicate = (PL_Data_load == 1)> <Delay = 1.29>
ST_42 : Operation 237 [1/1] (1.89ns)   --->   "%add_ln236 = add i32 %counter_lin_0_load, i32 1" [dlin.c:236]   --->   Operation 237 'add' 'add_ln236' <Predicate = (PL_Data_load == 0)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%store_ln236 = store i32 %add_ln236, i32 %counter_lin_0" [dlin.c:236]   --->   Operation 238 'store' 'store_ln236' <Predicate = (PL_Data_load == 0)> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (1.29ns)   --->   "%br_ln238 = br void %sw.epilog" [dlin.c:238]   --->   Operation 239 'br' 'br_ln238' <Predicate = (PL_Data_load == 0)> <Delay = 1.29>
ST_42 : Operation 240 [1/1] (1.89ns)   --->   "%add_ln276 = add i32 %counter_droped_load, i32 1" [dlin.c:276]   --->   Operation 240 'add' 'add_ln276' <Predicate = (PL_Data_load != 0 & PL_Data_load != 1 & PL_Data_load != 2 & PL_Data_load != 3 & PL_Data_load != 4 & PL_Data_load != 5 & PL_Data_load != 6 & PL_Data_load != 7 & PL_Data_load != 8 & PL_Data_load != 9)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln276 = store i32 %add_ln276, i32 %counter_droped" [dlin.c:276]   --->   Operation 241 'store' 'store_ln276' <Predicate = (PL_Data_load != 0 & PL_Data_load != 1 & PL_Data_load != 2 & PL_Data_load != 3 & PL_Data_load != 4 & PL_Data_load != 5 & PL_Data_load != 6 & PL_Data_load != 7 & PL_Data_load != 8 & PL_Data_load != 9)> <Delay = 0.00>
ST_42 : Operation 242 [1/1] (1.29ns)   --->   "%br_ln278 = br void %sw.epilog" [dlin.c:278]   --->   Operation 242 'br' 'br_ln278' <Predicate = (PL_Data_load != 0 & PL_Data_load != 1 & PL_Data_load != 2 & PL_Data_load != 3 & PL_Data_load != 4 & PL_Data_load != 5 & PL_Data_load != 6 & PL_Data_load != 7 & PL_Data_load != 8 & PL_Data_load != 9)> <Delay = 1.29>

State 43 <SV = 28> <Delay = 7.30>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%counter_lin_0_loc_0 = phi i32 %counter_lin_0_load, void %sw.default, i32 %counter_lin_0_load, void %sw.bb115, i32 %counter_lin_0_load, void %sw.bb113, i32 %counter_lin_0_load, void %sw.bb111, i32 %counter_lin_0_load, void %sw.bb109, i32 %counter_lin_0_load, void %sw.bb107, i32 %counter_lin_0_load, void %sw.bb105, i32 %counter_lin_0_load, void %sw.bb103, i32 %counter_lin_0_load, void %sw.bb101, i32 %counter_lin_0_load, void %sw.bb99, i32 %add_ln236, void %sw.bb" [dlin.c:236]   --->   Operation 243 'phi' 'counter_lin_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (0.00ns)   --->   "%counter_lin_1_loc_0 = phi i32 %counter_lin_1_load, void %sw.default, i32 %counter_lin_1_load, void %sw.bb115, i32 %counter_lin_1_load, void %sw.bb113, i32 %counter_lin_1_load, void %sw.bb111, i32 %counter_lin_1_load, void %sw.bb109, i32 %counter_lin_1_load, void %sw.bb107, i32 %counter_lin_1_load, void %sw.bb105, i32 %counter_lin_1_load, void %sw.bb103, i32 %counter_lin_1_load, void %sw.bb101, i32 %add_ln240, void %sw.bb99, i32 %counter_lin_1_load, void %sw.bb" [dlin.c:240]   --->   Operation 244 'phi' 'counter_lin_1_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 245 [1/1] (0.00ns)   --->   "%counter_lin_2_loc_0 = phi i32 %counter_lin_2_load, void %sw.default, i32 %counter_lin_2_load, void %sw.bb115, i32 %counter_lin_2_load, void %sw.bb113, i32 %counter_lin_2_load, void %sw.bb111, i32 %counter_lin_2_load, void %sw.bb109, i32 %counter_lin_2_load, void %sw.bb107, i32 %counter_lin_2_load, void %sw.bb105, i32 %counter_lin_2_load, void %sw.bb103, i32 %add_ln244, void %sw.bb101, i32 %counter_lin_2_load, void %sw.bb99, i32 %counter_lin_2_load, void %sw.bb" [dlin.c:244]   --->   Operation 245 'phi' 'counter_lin_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 246 [1/1] (0.00ns)   --->   "%counter_lin_3_loc_0 = phi i32 %counter_lin_3_load, void %sw.default, i32 %counter_lin_3_load, void %sw.bb115, i32 %counter_lin_3_load, void %sw.bb113, i32 %counter_lin_3_load, void %sw.bb111, i32 %counter_lin_3_load, void %sw.bb109, i32 %counter_lin_3_load, void %sw.bb107, i32 %counter_lin_3_load, void %sw.bb105, i32 %add_ln248, void %sw.bb103, i32 %counter_lin_3_load, void %sw.bb101, i32 %counter_lin_3_load, void %sw.bb99, i32 %counter_lin_3_load, void %sw.bb" [dlin.c:248]   --->   Operation 246 'phi' 'counter_lin_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 247 [1/1] (0.00ns)   --->   "%counter_lin_4_loc_0 = phi i32 %counter_lin_4_load, void %sw.default, i32 %counter_lin_4_load, void %sw.bb115, i32 %counter_lin_4_load, void %sw.bb113, i32 %counter_lin_4_load, void %sw.bb111, i32 %counter_lin_4_load, void %sw.bb109, i32 %counter_lin_4_load, void %sw.bb107, i32 %add_ln252, void %sw.bb105, i32 %counter_lin_4_load, void %sw.bb103, i32 %counter_lin_4_load, void %sw.bb101, i32 %counter_lin_4_load, void %sw.bb99, i32 %counter_lin_4_load, void %sw.bb" [dlin.c:252]   --->   Operation 247 'phi' 'counter_lin_4_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 248 [1/1] (0.00ns)   --->   "%counter_lin_5_loc_0 = phi i32 %counter_lin_5_load, void %sw.default, i32 %counter_lin_5_load, void %sw.bb115, i32 %counter_lin_5_load, void %sw.bb113, i32 %counter_lin_5_load, void %sw.bb111, i32 %counter_lin_5_load, void %sw.bb109, i32 %add_ln256, void %sw.bb107, i32 %counter_lin_5_load, void %sw.bb105, i32 %counter_lin_5_load, void %sw.bb103, i32 %counter_lin_5_load, void %sw.bb101, i32 %counter_lin_5_load, void %sw.bb99, i32 %counter_lin_5_load, void %sw.bb" [dlin.c:256]   --->   Operation 248 'phi' 'counter_lin_5_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 249 [1/1] (0.00ns)   --->   "%counter_lin_6_loc_0 = phi i32 %counter_lin_6_load, void %sw.default, i32 %counter_lin_6_load, void %sw.bb115, i32 %counter_lin_6_load, void %sw.bb113, i32 %counter_lin_6_load, void %sw.bb111, i32 %add_ln260, void %sw.bb109, i32 %counter_lin_6_load, void %sw.bb107, i32 %counter_lin_6_load, void %sw.bb105, i32 %counter_lin_6_load, void %sw.bb103, i32 %counter_lin_6_load, void %sw.bb101, i32 %counter_lin_6_load, void %sw.bb99, i32 %counter_lin_6_load, void %sw.bb" [dlin.c:260]   --->   Operation 249 'phi' 'counter_lin_6_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 250 [1/1] (0.00ns)   --->   "%counter_lin_7_loc_0 = phi i32 %counter_lin_7_load, void %sw.default, i32 %counter_lin_7_load, void %sw.bb115, i32 %counter_lin_7_load, void %sw.bb113, i32 %add_ln264, void %sw.bb111, i32 %counter_lin_7_load, void %sw.bb109, i32 %counter_lin_7_load, void %sw.bb107, i32 %counter_lin_7_load, void %sw.bb105, i32 %counter_lin_7_load, void %sw.bb103, i32 %counter_lin_7_load, void %sw.bb101, i32 %counter_lin_7_load, void %sw.bb99, i32 %counter_lin_7_load, void %sw.bb" [dlin.c:264]   --->   Operation 250 'phi' 'counter_lin_7_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 251 [1/1] (0.00ns)   --->   "%counter_lin_8_loc_0 = phi i32 %counter_lin_8_load, void %sw.default, i32 %counter_lin_8_load, void %sw.bb115, i32 %add_ln268, void %sw.bb113, i32 %counter_lin_8_load, void %sw.bb111, i32 %counter_lin_8_load, void %sw.bb109, i32 %counter_lin_8_load, void %sw.bb107, i32 %counter_lin_8_load, void %sw.bb105, i32 %counter_lin_8_load, void %sw.bb103, i32 %counter_lin_8_load, void %sw.bb101, i32 %counter_lin_8_load, void %sw.bb99, i32 %counter_lin_8_load, void %sw.bb" [dlin.c:268]   --->   Operation 251 'phi' 'counter_lin_8_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "%counter_lin_9_loc_0 = phi i32 %counter_lin_9_load, void %sw.default, i32 %add_ln272, void %sw.bb115, i32 %counter_lin_9_load, void %sw.bb113, i32 %counter_lin_9_load, void %sw.bb111, i32 %counter_lin_9_load, void %sw.bb109, i32 %counter_lin_9_load, void %sw.bb107, i32 %counter_lin_9_load, void %sw.bb105, i32 %counter_lin_9_load, void %sw.bb103, i32 %counter_lin_9_load, void %sw.bb101, i32 %counter_lin_9_load, void %sw.bb99, i32 %counter_lin_9_load, void %sw.bb" [dlin.c:272]   --->   Operation 252 'phi' 'counter_lin_9_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 253 [1/1] (0.00ns)   --->   "%counter_droped_loc_0 = phi i32 %add_ln276, void %sw.default, i32 %counter_droped_load, void %sw.bb115, i32 %counter_droped_load, void %sw.bb113, i32 %counter_droped_load, void %sw.bb111, i32 %counter_droped_load, void %sw.bb109, i32 %counter_droped_load, void %sw.bb107, i32 %counter_droped_load, void %sw.bb105, i32 %counter_droped_load, void %sw.bb103, i32 %counter_droped_load, void %sw.bb101, i32 %counter_droped_load, void %sw.bb99, i32 %counter_droped_load, void %sw.bb" [dlin.c:276]   --->   Operation 253 'phi' 'counter_droped_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln281 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_0_received, i32 %counter_lin_0_loc_0" [dlin.c:281]   --->   Operation 254 'write' 'write_ln281' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 255 [1/1] (0.00ns)   --->   "%write_ln282 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_1_received, i32 %counter_lin_1_loc_0" [dlin.c:282]   --->   Operation 255 'write' 'write_ln282' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (0.00ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_2_received, i32 %counter_lin_2_loc_0" [dlin.c:283]   --->   Operation 256 'write' 'write_ln283' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_3_received, i32 %counter_lin_3_loc_0" [dlin.c:284]   --->   Operation 257 'write' 'write_ln284' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 258 [1/1] (0.00ns)   --->   "%write_ln285 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_4_received, i32 %counter_lin_4_loc_0" [dlin.c:285]   --->   Operation 258 'write' 'write_ln285' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln286 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_5_received, i32 %counter_lin_5_loc_0" [dlin.c:286]   --->   Operation 259 'write' 'write_ln286' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 260 [1/1] (0.00ns)   --->   "%write_ln287 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_6_received, i32 %counter_lin_6_loc_0" [dlin.c:287]   --->   Operation 260 'write' 'write_ln287' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln288 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_7_received, i32 %counter_lin_7_loc_0" [dlin.c:288]   --->   Operation 261 'write' 'write_ln288' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 262 [1/1] (0.00ns)   --->   "%write_ln289 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_8_received, i32 %counter_lin_8_loc_0" [dlin.c:289]   --->   Operation 262 'write' 'write_ln289' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 263 [1/1] (0.00ns)   --->   "%write_ln290 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_9_received, i32 %counter_lin_9_loc_0" [dlin.c:290]   --->   Operation 263 'write' 'write_ln290' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln291 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_dropped, i32 %counter_droped_loc_0" [dlin.c:291]   --->   Operation 264 'write' 'write_ln291' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 265 [1/1] (0.00ns)   --->   "%internal_lin_counter_load = load i32 %internal_lin_counter" [dlin.c:294]   --->   Operation 265 'load' 'internal_lin_counter_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 266 [1/1] (1.89ns)   --->   "%add_ln294 = add i32 %internal_lin_counter_load, i32 1" [dlin.c:294]   --->   Operation 266 'add' 'add_ln294' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln294 = store i32 %add_ln294, i32 %internal_lin_counter" [dlin.c:294]   --->   Operation 267 'store' 'store_ln294' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln295 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_lin, i32 %add_ln294" [dlin.c:295]   --->   Operation 268 'write' 'write_ln295' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 269 [2/2] (7.30ns)   --->   "%call_ln296 = call void @write_lin_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter" [dlin.c:296]   --->   Operation 269 'call' 'call_ln296' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 270 [1/1] (1.75ns)   --->   "%store_ln297 = store i1 0, i4 %PLIN_Ctrl_run_state_addr" [dlin.c:297]   --->   Operation 270 'store' 'store_ln297' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 44 <SV = 29> <Delay = 0.00>
ST_44 : Operation 271 [1/2] (0.00ns)   --->   "%call_ln296 = call void @write_lin_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter" [dlin.c:296]   --->   Operation 271 'call' 'call_ln296' <Predicate = (PLIN_Ctrl_run_state_load & !icmp_ln198 & icmp_ln201)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln298 = br void %if.end123" [dlin.c:298]   --->   Operation 272 'br' 'br_ln298' <Predicate = (PLIN_Ctrl_run_state_load & !icmp_ln198 & icmp_ln201)> <Delay = 0.00>
ST_44 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln299 = br void %if.end124" [dlin.c:299]   --->   Operation 273 'br' 'br_ln299' <Predicate = (PLIN_Ctrl_run_state_load & !icmp_ln198)> <Delay = 0.00>
ST_44 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end125"   --->   Operation 274 'br' 'br_ln0' <Predicate = (PLIN_Ctrl_run_state_load)> <Delay = 0.00>
ST_44 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln301 = br void %cleanup" [dlin.c:301]   --->   Operation 275 'br' 'br_ln301' <Predicate = (trunc_ln174) | (PLIN_Ctrl_run_state_load)> <Delay = 0.00>
ST_44 : Operation 276 [1/1] (0.00ns)   --->   "%ret_ln301 = ret" [dlin.c:301]   --->   Operation 276 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lin_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ linbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_0_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_1_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_2_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_3_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_4_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_5_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_6_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_7_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_8_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_9_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_dropped]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ received_lin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ PLIN_Ctrl_run_state]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ PL_Data]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_lin_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_lin_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_lin_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_lin_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_lin_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_lin_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_lin_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_lin_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_lin_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_lin_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_droped]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ internal_lin_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dropped_lin_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                     (alloca           ) [ 011000000000000000000000000000000000000000000]
EN_read                   (read             ) [ 001111111100000000000000000000000000000000000]
timestamp_read            (read             ) [ 001111111110000000000000011111111111000000000]
ddr_read                  (read             ) [ 001111111111111111111111111111111111111111111]
linbase_read              (read             ) [ 001111111111111110000000011111100000000000000]
EN_cast                   (zext             ) [ 001111111110000000000000011111111111111100000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000000000000000]
lin_frame                 (alloca           ) [ 001111111111111111111111111111111111111111111]
specreset_ln147           (specreset        ) [ 000000000000000000000000000000000000000000000]
specreset_ln149           (specreset        ) [ 000000000000000000000000000000000000000000000]
specreset_ln151           (specreset        ) [ 000000000000000000000000000000000000000000000]
specreset_ln153           (specreset        ) [ 000000000000000000000000000000000000000000000]
specreset_ln155           (specreset        ) [ 000000000000000000000000000000000000000000000]
specreset_ln157           (specreset        ) [ 000000000000000000000000000000000000000000000]
specreset_ln159           (specreset        ) [ 000000000000000000000000000000000000000000000]
specreset_ln161           (specreset        ) [ 000000000000000000000000000000000000000000000]
specreset_ln163           (specreset        ) [ 000000000000000000000000000000000000000000000]
specreset_ln165           (specreset        ) [ 000000000000000000000000000000000000000000000]
specreset_ln167           (specreset        ) [ 000000000000000000000000000000000000000000000]
store_ln172               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln172                  (br               ) [ 000000000000000000000000000000000000000000000]
p_load                    (load             ) [ 000000000000000000000000000000000000000000000]
exitcond181               (icmp             ) [ 001000000000000000000000000000000000000000000]
empty_82                  (speclooptripcount) [ 000000000000000000000000000000000000000000000]
empty_83                  (add              ) [ 000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000]
p_cast                    (zext             ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr            (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000]
add_ln81                  (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln                  (partselect       ) [ 000100000000000000000000000000000000000000000]
sext_ln81                 (sext             ) [ 000000000000000000000000000000000000000000000]
lin_addr_addr             (getelementptr    ) [ 000011111111111111111111100000000000000000000]
zext_ln174                (zext             ) [ 000000000000000000000000000000000000000000000]
PLIN_Ctrl_run_state_addr  (getelementptr    ) [ 000000000011000000000000011111111111111111110]
lin_addr_load_req         (readreq          ) [ 000000000000000000000000000000000000000000000]
PLIN_Ctrl_run_state_load  (load             ) [ 000000000011111111111111111111111111111111111]
lin_addr_addr_read        (read             ) [ 000000000000000000000000010000000000000000000]
trunc_ln174               (trunc            ) [ 000000000011111111111111111111111111111111111]
br_ln174                  (br               ) [ 000000000000000000000000000000000000000000000]
br_ln181                  (br               ) [ 000000000000000000000000000000000000000000000]
add_ln81_1                (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln81_2              (partselect       ) [ 000000000001000000000000000000000000000000000]
sext_ln81_1               (sext             ) [ 000000000000000000000000000000000000000000000]
lin_addr_addr_1           (getelementptr    ) [ 000000000000111111100000000000000000000000000]
store_ln192               (store            ) [ 000000000000000000000000000000000000000000000]
add_ln87                  (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln2                 (partselect       ) [ 000000000000000001000000000000000000000000000]
lin_addr_load_1_req       (readreq          ) [ 000000000000000000000000000000000000000000000]
sext_ln87                 (sext             ) [ 000000000000000000000000000000000000000000000]
lin_addr_addr_2           (getelementptr    ) [ 000000000000000000111111000000000000000000000]
lin_addr_addr_2_req       (writereq         ) [ 000000000000000000000000000000000000000000000]
lin_addr_addr_1_read      (read             ) [ 000000000000000000000000000000000000000000000]
reg_lid                   (trunc            ) [ 000000000000000000000000000000000000000000000]
store_ln186               (store            ) [ 000000000000000000000000000000000000000000000]
write_ln87                (write            ) [ 000000000000000000000000000000000000000000000]
lin_addr_addr_req         (writereq         ) [ 000000000000000000000000000000000000000000000]
write_ln87                (write            ) [ 000000000000000000000000000000000000000000000]
lin_addr_addr_2_resp      (writeresp        ) [ 000000000000000000000000000000000000000000000]
lin_addr_addr_resp        (writeresp        ) [ 000000000000000000000000000000000000000000000]
br_ln195                  (br               ) [ 000000000000000000000000000000000000000000000]
tmp                       (partselect       ) [ 000000000000000000000000000000000000000000000]
icmp_ln198                (icmp             ) [ 000000000000000000000000011111111111111111111]
br_ln198                  (br               ) [ 000000000000000000000000000000000000000000000]
tmp_1                     (partselect       ) [ 000000000000000000000000000000000000000000000]
icmp_ln201                (icmp             ) [ 000000000000000000000000011111111111111111111]
br_ln201                  (br               ) [ 000000000000000000000000000000000000000000000]
lshr_ln                   (partselect       ) [ 000000000000000000000000001111111111111111100]
add_ln87_1                (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln87_1              (partselect       ) [ 000000000000000000000000001000000000000000000]
sext_ln87_1               (sext             ) [ 000000000000000000000000000000000000000000000]
lin_addr_addr_3           (getelementptr    ) [ 000000000000000000000000000111111000000000000]
lin_addr_addr_3_req       (writereq         ) [ 000000000000000000000000000000000000000000000]
write_ln87                (write            ) [ 000000000000000000000000000000000000000000000]
trunc_ln81_4              (partselect       ) [ 000000000000000000000000000000011110000000000]
lin_addr_addr_3_resp      (writeresp        ) [ 000000000000000000000000000000000000000000000]
zext_ln210                (zext             ) [ 000000000000000000000000000000000011111110000]
add_ln210                 (add              ) [ 000000000000000000000000000000000010000000000]
call_ln81                 (call             ) [ 000000000000000000000000000000000000000000000]
trunc_ln4                 (partselect       ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_1          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln216               (store            ) [ 000000000000000000000000000000000000000000000]
trunc_ln5                 (partselect       ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_2          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln217               (store            ) [ 000000000000000000000000000000000000000000000]
trunc_ln6                 (partselect       ) [ 000000000000000000000000000000000000100000000]
trunc_ln7                 (partselect       ) [ 000000000000000000000000000000000000100000000]
trunc_ln8                 (partselect       ) [ 000000000000000000000000000000000000110000000]
trunc_ln9                 (partselect       ) [ 000000000000000000000000000000000000110000000]
trunc_ln1                 (partselect       ) [ 000000000000000000000000000000000000111000000]
trunc_ln223               (trunc            ) [ 000000000000000000000000000000000000111000000]
lin_frame_addr_3          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln218               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_4          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln219               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_5          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln220               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_6          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln221               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_7          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln222               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_8          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln223               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_9          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln224               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_10         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln225               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_11         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln226               (store            ) [ 000000000000000000000000000000000000000000000]
add_ln227                 (add              ) [ 000000000000000000000000000000000000000000000]
zext_ln227                (zext             ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_12         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln227               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_13         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln229               (store            ) [ 000000000000000000000000000000000000000000000]
PL_Data_load              (load             ) [ 000000000000000000000000000000000000000000100]
zext_ln230                (zext             ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_14         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln230               (store            ) [ 000000000000000000000000000000000000000000000]
zext_ln206                (zext             ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_15         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln231               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_16         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln232               (store            ) [ 000000000000000000000000000000000000000000000]
counter_lin_0_load        (load             ) [ 000000000000000000000000000000000000000000110]
counter_lin_1_load        (load             ) [ 000000000000000000000000000000000000000000110]
counter_lin_2_load        (load             ) [ 000000000000000000000000000000000000000000110]
counter_lin_3_load        (load             ) [ 000000000000000000000000000000000000000000110]
counter_lin_4_load        (load             ) [ 000000000000000000000000000000000000000000110]
counter_lin_5_load        (load             ) [ 000000000000000000000000000000000000000000110]
counter_lin_6_load        (load             ) [ 000000000000000000000000000000000000000000110]
counter_lin_7_load        (load             ) [ 000000000000000000000000000000000000000000110]
counter_lin_8_load        (load             ) [ 000000000000000000000000000000000000000000110]
counter_lin_9_load        (load             ) [ 000000000000000000000000000000000000000000110]
counter_droped_load       (load             ) [ 000000000000000000000000000000000000000000110]
switch_ln234              (switch           ) [ 000000000000000000000000000000000000000000000]
add_ln272                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln272               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln274                  (br               ) [ 000000000000000000000000000000000000000000110]
add_ln268                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln268               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln270                  (br               ) [ 000000000000000000000000000000000000000000110]
add_ln264                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln264               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln266                  (br               ) [ 000000000000000000000000000000000000000000110]
add_ln260                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln260               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln262                  (br               ) [ 000000000000000000000000000000000000000000110]
add_ln256                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln256               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln258                  (br               ) [ 000000000000000000000000000000000000000000110]
add_ln252                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln252               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln254                  (br               ) [ 000000000000000000000000000000000000000000110]
add_ln248                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln248               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln250                  (br               ) [ 000000000000000000000000000000000000000000110]
add_ln244                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln244               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln246                  (br               ) [ 000000000000000000000000000000000000000000110]
add_ln240                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln240               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln242                  (br               ) [ 000000000000000000000000000000000000000000110]
add_ln236                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln236               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln238                  (br               ) [ 000000000000000000000000000000000000000000110]
add_ln276                 (add              ) [ 000000000000000000000000000000000000000000110]
store_ln276               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln278                  (br               ) [ 000000000000000000000000000000000000000000110]
counter_lin_0_loc_0       (phi              ) [ 000000000000000000000000000000000000000000010]
counter_lin_1_loc_0       (phi              ) [ 000000000000000000000000000000000000000000010]
counter_lin_2_loc_0       (phi              ) [ 000000000000000000000000000000000000000000010]
counter_lin_3_loc_0       (phi              ) [ 000000000000000000000000000000000000000000010]
counter_lin_4_loc_0       (phi              ) [ 000000000000000000000000000000000000000000010]
counter_lin_5_loc_0       (phi              ) [ 000000000000000000000000000000000000000000010]
counter_lin_6_loc_0       (phi              ) [ 000000000000000000000000000000000000000000010]
counter_lin_7_loc_0       (phi              ) [ 000000000000000000000000000000000000000000010]
counter_lin_8_loc_0       (phi              ) [ 000000000000000000000000000000000000000000010]
counter_lin_9_loc_0       (phi              ) [ 000000000000000000000000000000000000000000010]
counter_droped_loc_0      (phi              ) [ 000000000000000000000000000000000000000000010]
write_ln281               (write            ) [ 000000000000000000000000000000000000000000000]
write_ln282               (write            ) [ 000000000000000000000000000000000000000000000]
write_ln283               (write            ) [ 000000000000000000000000000000000000000000000]
write_ln284               (write            ) [ 000000000000000000000000000000000000000000000]
write_ln285               (write            ) [ 000000000000000000000000000000000000000000000]
write_ln286               (write            ) [ 000000000000000000000000000000000000000000000]
write_ln287               (write            ) [ 000000000000000000000000000000000000000000000]
write_ln288               (write            ) [ 000000000000000000000000000000000000000000000]
write_ln289               (write            ) [ 000000000000000000000000000000000000000000000]
write_ln290               (write            ) [ 000000000000000000000000000000000000000000000]
write_ln291               (write            ) [ 000000000000000000000000000000000000000000000]
internal_lin_counter_load (load             ) [ 000000000000000000000000000000000000000000000]
add_ln294                 (add              ) [ 000000000000000000000000000000000000000000000]
store_ln294               (store            ) [ 000000000000000000000000000000000000000000000]
write_ln295               (write            ) [ 000000000000000000000000000000000000000000000]
store_ln297               (store            ) [ 000000000000000000000000000000000000000000000]
call_ln296                (call             ) [ 000000000000000000000000000000000000000000000]
br_ln298                  (br               ) [ 000000000000000000000000000000000000000000000]
br_ln299                  (br               ) [ 000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000]
br_ln301                  (br               ) [ 000000000000000000000000000000000000000000000]
ret_ln301                 (ret              ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lin_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="linbase">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linbase"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ps_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="timestamp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="EN">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lin_0_received">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_0_received"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lin_1_received">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_1_received"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lin_2_received">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_2_received"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lin_3_received">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_3_received"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="lin_4_received">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_4_received"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="lin_5_received">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_5_received"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="lin_6_received">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_6_received"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="lin_7_received">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_7_received"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="lin_8_received">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_8_received"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="lin_9_received">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_9_received"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="lin_dropped">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_dropped"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="received_lin">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_lin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="PLIN_Ctrl_run_state">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PLIN_Ctrl_run_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="PL_Data">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Data"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="counter_lin_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="counter_lin_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="counter_lin_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="counter_lin_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="counter_lin_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="counter_lin_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="counter_lin_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="counter_lin_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="counter_lin_8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="counter_lin_9">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="counter_droped">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_droped"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="internal_lin_counter">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_lin_counter"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dropped_lin_counter">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_lin_counter"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_lin_process.1_Pipeline_VITIS_LOOP_210_1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_lin_ddr.1"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1004" name="empty_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="lin_frame_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lin_frame/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="EN_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EN_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="timestamp_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="ddr_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="linbase_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linbase_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_writeresp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="lin_addr_load_req/3 lin_addr_addr_req/18 lin_addr_addr_resp/20 "/>
</bind>
</comp>

<comp id="263" class="1004" name="lin_addr_addr_read_read_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="7"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_addr_addr_read/10 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_readreq_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="lin_addr_load_1_req/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_writeresp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="lin_addr_addr_2_req/17 lin_addr_addr_2_resp/19 "/>
</bind>
</comp>

<comp id="282" class="1004" name="lin_addr_addr_1_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="7"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_addr_addr_1_read/18 "/>
</bind>
</comp>

<comp id="287" class="1004" name="write_ln87_write_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="0" index="3" bw="1" slack="0"/>
<pin id="292" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/18 "/>
</bind>
</comp>

<comp id="298" class="1004" name="write_ln87_write_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="16"/>
<pin id="301" dir="0" index="2" bw="7" slack="0"/>
<pin id="302" dir="0" index="3" bw="1" slack="0"/>
<pin id="303" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/19 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_writeresp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="lin_addr_addr_3_req/26 lin_addr_addr_3_resp/28 "/>
</bind>
</comp>

<comp id="315" class="1004" name="write_ln87_write_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="0" index="3" bw="1" slack="0"/>
<pin id="320" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/27 "/>
</bind>
</comp>

<comp id="325" class="1004" name="write_ln281_write_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="0" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln281/43 "/>
</bind>
</comp>

<comp id="332" class="1004" name="write_ln282_write_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln282/43 "/>
</bind>
</comp>

<comp id="339" class="1004" name="write_ln283_write_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln283/43 "/>
</bind>
</comp>

<comp id="346" class="1004" name="write_ln284_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/43 "/>
</bind>
</comp>

<comp id="353" class="1004" name="write_ln285_write_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln285/43 "/>
</bind>
</comp>

<comp id="360" class="1004" name="write_ln286_write_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln286/43 "/>
</bind>
</comp>

<comp id="367" class="1004" name="write_ln287_write_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln287/43 "/>
</bind>
</comp>

<comp id="374" class="1004" name="write_ln288_write_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln288/43 "/>
</bind>
</comp>

<comp id="381" class="1004" name="write_ln289_write_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="0" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln289/43 "/>
</bind>
</comp>

<comp id="388" class="1004" name="write_ln290_write_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="32" slack="0"/>
<pin id="392" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln290/43 "/>
</bind>
</comp>

<comp id="395" class="1004" name="write_ln291_write_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln291/43 "/>
</bind>
</comp>

<comp id="402" class="1004" name="write_ln295_write_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln295/43 "/>
</bind>
</comp>

<comp id="409" class="1004" name="lin_frame_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="5" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="0" index="2" bw="0" slack="0"/>
<pin id="443" dir="0" index="4" bw="5" slack="0"/>
<pin id="444" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="445" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="446" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 store_ln216/35 store_ln217/35 store_ln218/36 store_ln219/36 store_ln220/37 store_ln221/37 store_ln222/38 store_ln223/38 store_ln224/39 store_ln225/39 store_ln226/40 store_ln227/40 store_ln229/41 store_ln230/41 store_ln231/42 store_ln232/42 "/>
</bind>
</comp>

<comp id="422" class="1004" name="PLIN_Ctrl_run_state_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PLIN_Ctrl_run_state_addr/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="PLIN_Ctrl_run_state_load/9 store_ln192/11 store_ln297/43 "/>
</bind>
</comp>

<comp id="436" class="1004" name="lin_frame_addr_1_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_1/35 "/>
</bind>
</comp>

<comp id="448" class="1004" name="lin_frame_addr_2_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_2/35 "/>
</bind>
</comp>

<comp id="456" class="1004" name="lin_frame_addr_3_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="3" slack="0"/>
<pin id="460" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_3/36 "/>
</bind>
</comp>

<comp id="464" class="1004" name="lin_frame_addr_4_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="3" slack="0"/>
<pin id="468" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_4/36 "/>
</bind>
</comp>

<comp id="472" class="1004" name="lin_frame_addr_5_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="4" slack="0"/>
<pin id="476" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_5/37 "/>
</bind>
</comp>

<comp id="480" class="1004" name="lin_frame_addr_6_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_6/37 "/>
</bind>
</comp>

<comp id="488" class="1004" name="lin_frame_addr_7_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_7/38 "/>
</bind>
</comp>

<comp id="496" class="1004" name="lin_frame_addr_8_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_8/38 "/>
</bind>
</comp>

<comp id="504" class="1004" name="lin_frame_addr_9_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="5" slack="0"/>
<pin id="508" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_9/39 "/>
</bind>
</comp>

<comp id="513" class="1004" name="lin_frame_addr_10_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_10/39 "/>
</bind>
</comp>

<comp id="521" class="1004" name="lin_frame_addr_11_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="5" slack="0"/>
<pin id="525" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_11/40 "/>
</bind>
</comp>

<comp id="529" class="1004" name="lin_frame_addr_12_gep_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_12/40 "/>
</bind>
</comp>

<comp id="537" class="1004" name="lin_frame_addr_13_gep_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_13/41 "/>
</bind>
</comp>

<comp id="545" class="1004" name="lin_frame_addr_14_gep_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="5" slack="0"/>
<pin id="549" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_14/41 "/>
</bind>
</comp>

<comp id="553" class="1004" name="lin_frame_addr_15_gep_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="5" slack="0"/>
<pin id="557" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_15/42 "/>
</bind>
</comp>

<comp id="561" class="1004" name="lin_frame_addr_16_gep_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="5" slack="0"/>
<pin id="565" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_16/42 "/>
</bind>
</comp>

<comp id="570" class="1005" name="counter_lin_0_loc_0_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="572" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_lin_0_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="counter_lin_0_loc_0_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="32" slack="1"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="4" bw="32" slack="1"/>
<pin id="579" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="6" bw="32" slack="1"/>
<pin id="581" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="8" bw="32" slack="1"/>
<pin id="583" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="10" bw="32" slack="1"/>
<pin id="585" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="12" bw="32" slack="1"/>
<pin id="587" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="14" bw="32" slack="1"/>
<pin id="589" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="16" bw="32" slack="1"/>
<pin id="591" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="592" dir="0" index="18" bw="32" slack="1"/>
<pin id="593" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="594" dir="0" index="20" bw="32" slack="1"/>
<pin id="595" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_lin_0_loc_0/43 "/>
</bind>
</comp>

<comp id="598" class="1005" name="counter_lin_1_loc_0_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="600" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_lin_1_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="601" class="1004" name="counter_lin_1_loc_0_phi_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="32" slack="1"/>
<pin id="605" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="4" bw="32" slack="1"/>
<pin id="607" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="608" dir="0" index="6" bw="32" slack="1"/>
<pin id="609" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="610" dir="0" index="8" bw="32" slack="1"/>
<pin id="611" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="612" dir="0" index="10" bw="32" slack="1"/>
<pin id="613" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="614" dir="0" index="12" bw="32" slack="1"/>
<pin id="615" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="14" bw="32" slack="1"/>
<pin id="617" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="618" dir="0" index="16" bw="32" slack="1"/>
<pin id="619" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="18" bw="32" slack="1"/>
<pin id="621" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="622" dir="0" index="20" bw="32" slack="1"/>
<pin id="623" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="624" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_lin_1_loc_0/43 "/>
</bind>
</comp>

<comp id="626" class="1005" name="counter_lin_2_loc_0_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="628" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_lin_2_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="629" class="1004" name="counter_lin_2_loc_0_phi_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="632" dir="0" index="2" bw="32" slack="1"/>
<pin id="633" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="634" dir="0" index="4" bw="32" slack="1"/>
<pin id="635" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="636" dir="0" index="6" bw="32" slack="1"/>
<pin id="637" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="638" dir="0" index="8" bw="32" slack="1"/>
<pin id="639" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="10" bw="32" slack="1"/>
<pin id="641" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="12" bw="32" slack="1"/>
<pin id="643" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="644" dir="0" index="14" bw="32" slack="1"/>
<pin id="645" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="646" dir="0" index="16" bw="32" slack="1"/>
<pin id="647" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="648" dir="0" index="18" bw="32" slack="1"/>
<pin id="649" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="650" dir="0" index="20" bw="32" slack="1"/>
<pin id="651" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="652" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_lin_2_loc_0/43 "/>
</bind>
</comp>

<comp id="654" class="1005" name="counter_lin_3_loc_0_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="656" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_lin_3_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="657" class="1004" name="counter_lin_3_loc_0_phi_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="660" dir="0" index="2" bw="32" slack="1"/>
<pin id="661" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="662" dir="0" index="4" bw="32" slack="1"/>
<pin id="663" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="664" dir="0" index="6" bw="32" slack="1"/>
<pin id="665" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="666" dir="0" index="8" bw="32" slack="1"/>
<pin id="667" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="668" dir="0" index="10" bw="32" slack="1"/>
<pin id="669" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="670" dir="0" index="12" bw="32" slack="1"/>
<pin id="671" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="672" dir="0" index="14" bw="32" slack="1"/>
<pin id="673" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="674" dir="0" index="16" bw="32" slack="1"/>
<pin id="675" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="676" dir="0" index="18" bw="32" slack="1"/>
<pin id="677" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="678" dir="0" index="20" bw="32" slack="1"/>
<pin id="679" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="680" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_lin_3_loc_0/43 "/>
</bind>
</comp>

<comp id="682" class="1005" name="counter_lin_4_loc_0_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="684" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_lin_4_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="685" class="1004" name="counter_lin_4_loc_0_phi_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="688" dir="0" index="2" bw="32" slack="1"/>
<pin id="689" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="690" dir="0" index="4" bw="32" slack="1"/>
<pin id="691" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="692" dir="0" index="6" bw="32" slack="1"/>
<pin id="693" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="694" dir="0" index="8" bw="32" slack="1"/>
<pin id="695" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="696" dir="0" index="10" bw="32" slack="1"/>
<pin id="697" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="698" dir="0" index="12" bw="32" slack="1"/>
<pin id="699" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="700" dir="0" index="14" bw="32" slack="1"/>
<pin id="701" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="702" dir="0" index="16" bw="32" slack="1"/>
<pin id="703" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="704" dir="0" index="18" bw="32" slack="1"/>
<pin id="705" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="706" dir="0" index="20" bw="32" slack="1"/>
<pin id="707" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="708" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_lin_4_loc_0/43 "/>
</bind>
</comp>

<comp id="710" class="1005" name="counter_lin_5_loc_0_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="712" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_lin_5_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="713" class="1004" name="counter_lin_5_loc_0_phi_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="716" dir="0" index="2" bw="32" slack="1"/>
<pin id="717" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="718" dir="0" index="4" bw="32" slack="1"/>
<pin id="719" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="720" dir="0" index="6" bw="32" slack="1"/>
<pin id="721" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="722" dir="0" index="8" bw="32" slack="1"/>
<pin id="723" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="724" dir="0" index="10" bw="32" slack="1"/>
<pin id="725" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="726" dir="0" index="12" bw="32" slack="1"/>
<pin id="727" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="728" dir="0" index="14" bw="32" slack="1"/>
<pin id="729" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="730" dir="0" index="16" bw="32" slack="1"/>
<pin id="731" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="732" dir="0" index="18" bw="32" slack="1"/>
<pin id="733" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="734" dir="0" index="20" bw="32" slack="1"/>
<pin id="735" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="736" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_lin_5_loc_0/43 "/>
</bind>
</comp>

<comp id="738" class="1005" name="counter_lin_6_loc_0_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="740" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_lin_6_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="741" class="1004" name="counter_lin_6_loc_0_phi_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="744" dir="0" index="2" bw="32" slack="1"/>
<pin id="745" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="746" dir="0" index="4" bw="32" slack="1"/>
<pin id="747" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="748" dir="0" index="6" bw="32" slack="1"/>
<pin id="749" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="750" dir="0" index="8" bw="32" slack="1"/>
<pin id="751" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="752" dir="0" index="10" bw="32" slack="1"/>
<pin id="753" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="754" dir="0" index="12" bw="32" slack="1"/>
<pin id="755" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="756" dir="0" index="14" bw="32" slack="1"/>
<pin id="757" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="758" dir="0" index="16" bw="32" slack="1"/>
<pin id="759" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="760" dir="0" index="18" bw="32" slack="1"/>
<pin id="761" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="762" dir="0" index="20" bw="32" slack="1"/>
<pin id="763" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="764" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_lin_6_loc_0/43 "/>
</bind>
</comp>

<comp id="766" class="1005" name="counter_lin_7_loc_0_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="768" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_lin_7_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="769" class="1004" name="counter_lin_7_loc_0_phi_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="772" dir="0" index="2" bw="32" slack="1"/>
<pin id="773" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="774" dir="0" index="4" bw="32" slack="1"/>
<pin id="775" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="776" dir="0" index="6" bw="32" slack="1"/>
<pin id="777" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="778" dir="0" index="8" bw="32" slack="1"/>
<pin id="779" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="780" dir="0" index="10" bw="32" slack="1"/>
<pin id="781" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="782" dir="0" index="12" bw="32" slack="1"/>
<pin id="783" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="784" dir="0" index="14" bw="32" slack="1"/>
<pin id="785" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="786" dir="0" index="16" bw="32" slack="1"/>
<pin id="787" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="788" dir="0" index="18" bw="32" slack="1"/>
<pin id="789" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="790" dir="0" index="20" bw="32" slack="1"/>
<pin id="791" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="792" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_lin_7_loc_0/43 "/>
</bind>
</comp>

<comp id="794" class="1005" name="counter_lin_8_loc_0_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="796" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_lin_8_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="797" class="1004" name="counter_lin_8_loc_0_phi_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="800" dir="0" index="2" bw="32" slack="1"/>
<pin id="801" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="802" dir="0" index="4" bw="32" slack="1"/>
<pin id="803" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="804" dir="0" index="6" bw="32" slack="1"/>
<pin id="805" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="806" dir="0" index="8" bw="32" slack="1"/>
<pin id="807" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="808" dir="0" index="10" bw="32" slack="1"/>
<pin id="809" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="810" dir="0" index="12" bw="32" slack="1"/>
<pin id="811" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="812" dir="0" index="14" bw="32" slack="1"/>
<pin id="813" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="814" dir="0" index="16" bw="32" slack="1"/>
<pin id="815" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="816" dir="0" index="18" bw="32" slack="1"/>
<pin id="817" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="818" dir="0" index="20" bw="32" slack="1"/>
<pin id="819" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="820" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_lin_8_loc_0/43 "/>
</bind>
</comp>

<comp id="822" class="1005" name="counter_lin_9_loc_0_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="824" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_lin_9_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="825" class="1004" name="counter_lin_9_loc_0_phi_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="828" dir="0" index="2" bw="32" slack="1"/>
<pin id="829" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="830" dir="0" index="4" bw="32" slack="1"/>
<pin id="831" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="832" dir="0" index="6" bw="32" slack="1"/>
<pin id="833" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="834" dir="0" index="8" bw="32" slack="1"/>
<pin id="835" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="836" dir="0" index="10" bw="32" slack="1"/>
<pin id="837" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="838" dir="0" index="12" bw="32" slack="1"/>
<pin id="839" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="840" dir="0" index="14" bw="32" slack="1"/>
<pin id="841" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="842" dir="0" index="16" bw="32" slack="1"/>
<pin id="843" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="844" dir="0" index="18" bw="32" slack="1"/>
<pin id="845" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="846" dir="0" index="20" bw="32" slack="1"/>
<pin id="847" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="848" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_lin_9_loc_0/43 "/>
</bind>
</comp>

<comp id="850" class="1005" name="counter_droped_loc_0_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="852" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_droped_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="853" class="1004" name="counter_droped_loc_0_phi_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="856" dir="0" index="2" bw="32" slack="1"/>
<pin id="857" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="858" dir="0" index="4" bw="32" slack="1"/>
<pin id="859" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="860" dir="0" index="6" bw="32" slack="1"/>
<pin id="861" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="862" dir="0" index="8" bw="32" slack="1"/>
<pin id="863" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="864" dir="0" index="10" bw="32" slack="1"/>
<pin id="865" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="866" dir="0" index="12" bw="32" slack="1"/>
<pin id="867" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="868" dir="0" index="14" bw="32" slack="1"/>
<pin id="869" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="870" dir="0" index="16" bw="32" slack="1"/>
<pin id="871" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="872" dir="0" index="18" bw="32" slack="1"/>
<pin id="873" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="874" dir="0" index="20" bw="32" slack="1"/>
<pin id="875" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="876" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_droped_loc_0/43 "/>
</bind>
</comp>

<comp id="878" class="1004" name="grp_single_lin_process_1_Pipeline_VITIS_LOOP_210_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="0" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="0" index="2" bw="30" slack="3"/>
<pin id="882" dir="0" index="3" bw="5" slack="0"/>
<pin id="883" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="884" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/33 "/>
</bind>
</comp>

<comp id="887" class="1004" name="grp_write_lin_ddr_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="0" slack="0"/>
<pin id="889" dir="0" index="1" bw="8" slack="0"/>
<pin id="890" dir="0" index="2" bw="32" slack="28"/>
<pin id="891" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="892" dir="0" index="4" bw="16" slack="0"/>
<pin id="893" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln296/43 "/>
</bind>
</comp>

<comp id="897" class="1004" name="grp_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="10"/>
<pin id="899" dir="0" index="1" bw="4" slack="0"/>
<pin id="900" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/16 add_ln87_1/25 "/>
</bind>
</comp>

<comp id="902" class="1004" name="grp_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="30" slack="0"/>
<pin id="904" dir="0" index="1" bw="32" slack="0"/>
<pin id="905" dir="0" index="2" bw="3" slack="0"/>
<pin id="906" dir="0" index="3" bw="6" slack="0"/>
<pin id="907" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/16 trunc_ln87_1/25 "/>
</bind>
</comp>

<comp id="912" class="1005" name="reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="30" slack="1"/>
<pin id="914" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 trunc_ln87_1 "/>
</bind>
</comp>

<comp id="916" class="1004" name="EN_cast_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="0"/>
<pin id="918" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="EN_cast/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="store_ln172_store_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="5" slack="0"/>
<pin id="923" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/1 "/>
</bind>
</comp>

<comp id="925" class="1004" name="p_load_load_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="1"/>
<pin id="927" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="928" class="1004" name="exitcond181_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="5" slack="0"/>
<pin id="930" dir="0" index="1" bw="5" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond181/2 "/>
</bind>
</comp>

<comp id="934" class="1004" name="empty_83_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="5" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_83/2 "/>
</bind>
</comp>

<comp id="940" class="1004" name="p_cast_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="5" slack="0"/>
<pin id="942" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="945" class="1004" name="store_ln0_store_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="5" slack="0"/>
<pin id="947" dir="0" index="1" bw="5" slack="1"/>
<pin id="948" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln81_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="0" index="1" bw="6" slack="0"/>
<pin id="953" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/2 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="30" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="0"/>
<pin id="958" dir="0" index="2" bw="3" slack="0"/>
<pin id="959" dir="0" index="3" bw="6" slack="0"/>
<pin id="960" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="965" class="1004" name="sext_ln81_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="30" slack="1"/>
<pin id="967" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/3 "/>
</bind>
</comp>

<comp id="968" class="1004" name="lin_addr_addr_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="0" index="1" bw="32" slack="0"/>
<pin id="971" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_addr_addr/3 "/>
</bind>
</comp>

<comp id="975" class="1004" name="zext_ln174_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="8"/>
<pin id="977" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/9 "/>
</bind>
</comp>

<comp id="979" class="1004" name="trunc_ln174_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="0"/>
<pin id="981" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/10 "/>
</bind>
</comp>

<comp id="983" class="1004" name="add_ln81_1_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="9"/>
<pin id="985" dir="0" index="1" bw="5" slack="0"/>
<pin id="986" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_1/10 "/>
</bind>
</comp>

<comp id="988" class="1004" name="trunc_ln81_2_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="30" slack="0"/>
<pin id="990" dir="0" index="1" bw="32" slack="0"/>
<pin id="991" dir="0" index="2" bw="3" slack="0"/>
<pin id="992" dir="0" index="3" bw="6" slack="0"/>
<pin id="993" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln81_2/10 "/>
</bind>
</comp>

<comp id="998" class="1004" name="sext_ln81_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="30" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_1/11 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="lin_addr_addr_1_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="0"/>
<pin id="1004" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_addr_addr_1/11 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="sext_ln87_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="30" slack="1"/>
<pin id="1010" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/17 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="lin_addr_addr_2_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="0"/>
<pin id="1015" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_addr_addr_2/17 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="reg_lid_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="0"/>
<pin id="1021" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="reg_lid/18 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="store_ln186_store_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="6" slack="0"/>
<pin id="1025" dir="0" index="1" bw="6" slack="0"/>
<pin id="1026" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/18 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="3" slack="0"/>
<pin id="1031" dir="0" index="1" bw="32" slack="1"/>
<pin id="1032" dir="0" index="2" bw="1" slack="0"/>
<pin id="1033" dir="0" index="3" bw="3" slack="0"/>
<pin id="1034" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="icmp_ln198_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="3" slack="0"/>
<pin id="1040" dir="0" index="1" bw="3" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/25 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="2" slack="0"/>
<pin id="1046" dir="0" index="1" bw="32" slack="1"/>
<pin id="1047" dir="0" index="2" bw="3" slack="0"/>
<pin id="1048" dir="0" index="3" bw="3" slack="0"/>
<pin id="1049" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/25 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="icmp_ln201_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="2" slack="0"/>
<pin id="1055" dir="0" index="1" bw="2" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/25 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="lshr_ln_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="4" slack="0"/>
<pin id="1061" dir="0" index="1" bw="32" slack="1"/>
<pin id="1062" dir="0" index="2" bw="4" slack="0"/>
<pin id="1063" dir="0" index="3" bw="4" slack="0"/>
<pin id="1064" dir="1" index="4" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/25 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sext_ln87_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="30" slack="1"/>
<pin id="1070" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_1/26 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="lin_addr_addr_3_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="32" slack="0"/>
<pin id="1075" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_addr_addr_3/26 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="trunc_ln81_4_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="30" slack="0"/>
<pin id="1081" dir="0" index="1" bw="32" slack="15"/>
<pin id="1082" dir="0" index="2" bw="3" slack="0"/>
<pin id="1083" dir="0" index="3" bw="6" slack="0"/>
<pin id="1084" dir="1" index="4" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln81_4/30 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="zext_ln210_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="4" slack="8"/>
<pin id="1090" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/33 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln210_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="4" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/33 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="trunc_ln4_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="0"/>
<pin id="1100" dir="0" index="1" bw="64" slack="20"/>
<pin id="1101" dir="0" index="2" bw="7" slack="0"/>
<pin id="1102" dir="0" index="3" bw="7" slack="0"/>
<pin id="1103" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/35 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="trunc_ln5_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="0"/>
<pin id="1110" dir="0" index="1" bw="64" slack="20"/>
<pin id="1111" dir="0" index="2" bw="7" slack="0"/>
<pin id="1112" dir="0" index="3" bw="7" slack="0"/>
<pin id="1113" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/35 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="trunc_ln6_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="0" index="1" bw="64" slack="20"/>
<pin id="1121" dir="0" index="2" bw="7" slack="0"/>
<pin id="1122" dir="0" index="3" bw="7" slack="0"/>
<pin id="1123" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/35 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="trunc_ln7_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="0"/>
<pin id="1129" dir="0" index="1" bw="64" slack="20"/>
<pin id="1130" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131" dir="0" index="3" bw="7" slack="0"/>
<pin id="1132" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/35 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="trunc_ln8_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="0" index="1" bw="64" slack="20"/>
<pin id="1139" dir="0" index="2" bw="6" slack="0"/>
<pin id="1140" dir="0" index="3" bw="6" slack="0"/>
<pin id="1141" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/35 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="trunc_ln9_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="0"/>
<pin id="1147" dir="0" index="1" bw="64" slack="20"/>
<pin id="1148" dir="0" index="2" bw="6" slack="0"/>
<pin id="1149" dir="0" index="3" bw="6" slack="0"/>
<pin id="1150" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/35 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="trunc_ln1_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="0"/>
<pin id="1156" dir="0" index="1" bw="64" slack="20"/>
<pin id="1157" dir="0" index="2" bw="5" slack="0"/>
<pin id="1158" dir="0" index="3" bw="5" slack="0"/>
<pin id="1159" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/35 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="trunc_ln223_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="64" slack="20"/>
<pin id="1165" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln223/35 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="add_ln227_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="4" slack="7"/>
<pin id="1168" dir="0" index="1" bw="4" slack="0"/>
<pin id="1169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/40 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="zext_ln227_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="5" slack="0"/>
<pin id="1173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227/40 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="PL_Data_load_load_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="6" slack="0"/>
<pin id="1178" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PL_Data_load/41 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="zext_ln230_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="6" slack="0"/>
<pin id="1182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/41 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln206_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="4" slack="17"/>
<pin id="1187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/42 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="counter_lin_0_load_load_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="0"/>
<pin id="1191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_lin_0_load/42 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="counter_lin_1_load_load_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="0"/>
<pin id="1195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_lin_1_load/42 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="counter_lin_2_load_load_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="0"/>
<pin id="1199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_lin_2_load/42 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="counter_lin_3_load_load_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="0"/>
<pin id="1203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_lin_3_load/42 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="counter_lin_4_load_load_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="0"/>
<pin id="1207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_lin_4_load/42 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="counter_lin_5_load_load_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="0"/>
<pin id="1211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_lin_5_load/42 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="counter_lin_6_load_load_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="0"/>
<pin id="1215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_lin_6_load/42 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="counter_lin_7_load_load_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="0"/>
<pin id="1219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_lin_7_load/42 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="counter_lin_8_load_load_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="0"/>
<pin id="1223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_lin_8_load/42 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="counter_lin_9_load_load_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_lin_9_load/42 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="counter_droped_load_load_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="0"/>
<pin id="1231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_droped_load/42 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="add_ln272_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="0"/>
<pin id="1236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272/42 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="store_ln272_store_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="0"/>
<pin id="1241" dir="0" index="1" bw="32" slack="0"/>
<pin id="1242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln272/42 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="add_ln268_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="0"/>
<pin id="1247" dir="0" index="1" bw="1" slack="0"/>
<pin id="1248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln268/42 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="store_ln268_store_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="0"/>
<pin id="1253" dir="0" index="1" bw="32" slack="0"/>
<pin id="1254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/42 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="add_ln264_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="0"/>
<pin id="1259" dir="0" index="1" bw="1" slack="0"/>
<pin id="1260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln264/42 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="store_ln264_store_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="0"/>
<pin id="1265" dir="0" index="1" bw="32" slack="0"/>
<pin id="1266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln264/42 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="add_ln260_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="0" index="1" bw="1" slack="0"/>
<pin id="1272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260/42 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="store_ln260_store_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="0"/>
<pin id="1277" dir="0" index="1" bw="32" slack="0"/>
<pin id="1278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/42 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="add_ln256_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="0"/>
<pin id="1283" dir="0" index="1" bw="1" slack="0"/>
<pin id="1284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln256/42 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="store_ln256_store_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="0"/>
<pin id="1289" dir="0" index="1" bw="32" slack="0"/>
<pin id="1290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/42 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="add_ln252_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="0"/>
<pin id="1295" dir="0" index="1" bw="1" slack="0"/>
<pin id="1296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/42 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="store_ln252_store_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="0"/>
<pin id="1301" dir="0" index="1" bw="32" slack="0"/>
<pin id="1302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/42 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="add_ln248_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="0"/>
<pin id="1307" dir="0" index="1" bw="1" slack="0"/>
<pin id="1308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/42 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="store_ln248_store_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="0"/>
<pin id="1313" dir="0" index="1" bw="32" slack="0"/>
<pin id="1314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/42 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="add_ln244_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="0"/>
<pin id="1319" dir="0" index="1" bw="1" slack="0"/>
<pin id="1320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/42 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="store_ln244_store_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="32" slack="0"/>
<pin id="1325" dir="0" index="1" bw="32" slack="0"/>
<pin id="1326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/42 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="add_ln240_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="0"/>
<pin id="1332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240/42 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="store_ln240_store_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="0"/>
<pin id="1337" dir="0" index="1" bw="32" slack="0"/>
<pin id="1338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/42 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="add_ln236_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="0" index="1" bw="1" slack="0"/>
<pin id="1344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln236/42 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="store_ln236_store_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="0"/>
<pin id="1349" dir="0" index="1" bw="32" slack="0"/>
<pin id="1350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/42 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="add_ln276_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="0"/>
<pin id="1355" dir="0" index="1" bw="1" slack="0"/>
<pin id="1356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln276/42 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="store_ln276_store_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="0"/>
<pin id="1361" dir="0" index="1" bw="32" slack="0"/>
<pin id="1362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/42 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="internal_lin_counter_load_load_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="0"/>
<pin id="1367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="internal_lin_counter_load/43 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="add_ln294_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="0"/>
<pin id="1371" dir="0" index="1" bw="1" slack="0"/>
<pin id="1372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln294/43 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="store_ln294_store_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="0"/>
<pin id="1378" dir="0" index="1" bw="32" slack="0"/>
<pin id="1379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln294/43 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="empty_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="5" slack="0"/>
<pin id="1384" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1389" class="1005" name="EN_read_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="4" slack="8"/>
<pin id="1391" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="EN_read "/>
</bind>
</comp>

<comp id="1394" class="1005" name="timestamp_read_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="64" slack="20"/>
<pin id="1396" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="timestamp_read "/>
</bind>
</comp>

<comp id="1406" class="1005" name="ddr_read_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="28"/>
<pin id="1408" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="ddr_read "/>
</bind>
</comp>

<comp id="1411" class="1005" name="linbase_read_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="1"/>
<pin id="1413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linbase_read "/>
</bind>
</comp>

<comp id="1419" class="1005" name="EN_cast_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="8" slack="24"/>
<pin id="1421" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="EN_cast "/>
</bind>
</comp>

<comp id="1427" class="1005" name="trunc_ln_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="30" slack="1"/>
<pin id="1429" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1432" class="1005" name="lin_addr_addr_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="32" slack="1"/>
<pin id="1434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_addr_addr "/>
</bind>
</comp>

<comp id="1439" class="1005" name="PLIN_Ctrl_run_state_addr_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="4" slack="1"/>
<pin id="1441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="PLIN_Ctrl_run_state_addr "/>
</bind>
</comp>

<comp id="1444" class="1005" name="PLIN_Ctrl_run_state_load_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="1" slack="20"/>
<pin id="1446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="PLIN_Ctrl_run_state_load "/>
</bind>
</comp>

<comp id="1448" class="1005" name="lin_addr_addr_read_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="1"/>
<pin id="1450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_addr_addr_read "/>
</bind>
</comp>

<comp id="1455" class="1005" name="trunc_ln174_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="20"/>
<pin id="1457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="trunc_ln81_2_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="30" slack="1"/>
<pin id="1461" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln81_2 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="lin_addr_addr_1_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_addr_addr_1 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="lin_addr_addr_2_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="1"/>
<pin id="1472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_addr_addr_2 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="icmp_ln198_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="19"/>
<pin id="1478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln198 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="icmp_ln201_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="19"/>
<pin id="1482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln201 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="lshr_ln_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="4" slack="8"/>
<pin id="1486" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1490" class="1005" name="lin_addr_addr_3_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="32" slack="1"/>
<pin id="1492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_addr_addr_3 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="trunc_ln81_4_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="30" slack="3"/>
<pin id="1498" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln81_4 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="zext_ln210_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="5" slack="7"/>
<pin id="1503" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln210 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="add_ln210_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="5" slack="1"/>
<pin id="1508" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln210 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="trunc_ln6_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="1"/>
<pin id="1513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="trunc_ln7_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="8" slack="1"/>
<pin id="1518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="trunc_ln8_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="2"/>
<pin id="1523" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="trunc_ln9_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="8" slack="2"/>
<pin id="1528" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="trunc_ln1_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="8" slack="3"/>
<pin id="1533" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="trunc_ln223_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="8" slack="3"/>
<pin id="1538" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln223 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="PL_Data_load_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="6" slack="1"/>
<pin id="1543" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="PL_Data_load "/>
</bind>
</comp>

<comp id="1545" class="1005" name="counter_lin_0_load_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="1"/>
<pin id="1547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_lin_0_load "/>
</bind>
</comp>

<comp id="1559" class="1005" name="counter_lin_1_load_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="1"/>
<pin id="1561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_lin_1_load "/>
</bind>
</comp>

<comp id="1573" class="1005" name="counter_lin_2_load_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="32" slack="1"/>
<pin id="1575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_lin_2_load "/>
</bind>
</comp>

<comp id="1587" class="1005" name="counter_lin_3_load_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="1"/>
<pin id="1589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_lin_3_load "/>
</bind>
</comp>

<comp id="1601" class="1005" name="counter_lin_4_load_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_lin_4_load "/>
</bind>
</comp>

<comp id="1615" class="1005" name="counter_lin_5_load_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="32" slack="1"/>
<pin id="1617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_lin_5_load "/>
</bind>
</comp>

<comp id="1629" class="1005" name="counter_lin_6_load_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="32" slack="1"/>
<pin id="1631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_lin_6_load "/>
</bind>
</comp>

<comp id="1643" class="1005" name="counter_lin_7_load_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="1"/>
<pin id="1645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_lin_7_load "/>
</bind>
</comp>

<comp id="1657" class="1005" name="counter_lin_8_load_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="1"/>
<pin id="1659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_lin_8_load "/>
</bind>
</comp>

<comp id="1671" class="1005" name="counter_lin_9_load_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="1"/>
<pin id="1673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_lin_9_load "/>
</bind>
</comp>

<comp id="1685" class="1005" name="counter_droped_load_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="32" slack="1"/>
<pin id="1687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_droped_load "/>
</bind>
</comp>

<comp id="1699" class="1005" name="add_ln272_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="32" slack="1"/>
<pin id="1701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln272 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="add_ln268_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="32" slack="1"/>
<pin id="1706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln268 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="add_ln264_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="32" slack="1"/>
<pin id="1711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln264 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="add_ln260_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="32" slack="1"/>
<pin id="1716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln260 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="add_ln256_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="32" slack="1"/>
<pin id="1721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln256 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="add_ln252_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="32" slack="1"/>
<pin id="1726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln252 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="add_ln248_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="1"/>
<pin id="1731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln248 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="add_ln244_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="32" slack="1"/>
<pin id="1736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln244 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="add_ln240_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="32" slack="1"/>
<pin id="1741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln240 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="add_ln236_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="32" slack="1"/>
<pin id="1746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln236 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="add_ln276_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="32" slack="1"/>
<pin id="1751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln276 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="227"><net_src comp="66" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="68" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="70" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="72" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="118" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="120" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="118" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="128" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="120" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="130" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="78" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="132" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="296"><net_src comp="128" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="297"><net_src comp="134" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="304"><net_src comp="130" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="136" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="132" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="307"><net_src comp="134" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="313"><net_src comp="128" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="130" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="152" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="132" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="324"><net_src comp="134" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="330"><net_src comp="218" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="218" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="218" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="218" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="18" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="218" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="20" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="218" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="22" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="218" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="218" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="218" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="218" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="30" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="218" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="218" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="78" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="108" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="427"><net_src comp="36" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="78" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="124" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="78" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="78" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="66" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="461"><net_src comp="78" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="114" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="463"><net_src comp="456" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="140" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="471"><net_src comp="464" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="126" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="479"><net_src comp="472" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="485"><net_src comp="78" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="180" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="487"><net_src comp="480" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="493"><net_src comp="78" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="182" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="495"><net_src comp="488" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="150" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="509"><net_src comp="78" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="122" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="511"><net_src comp="184" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="512"><net_src comp="504" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="518"><net_src comp="78" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="186" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="520"><net_src comp="513" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="82" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="528"><net_src comp="521" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="534"><net_src comp="78" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="190" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="536"><net_src comp="529" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="542"><net_src comp="78" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="192" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="544"><net_src comp="537" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="550"><net_src comp="78" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="194" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="552"><net_src comp="545" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="558"><net_src comp="78" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="196" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="560"><net_src comp="553" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="566"><net_src comp="78" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="178" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="568"><net_src comp="561" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="569"><net_src comp="222" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="597"><net_src comp="573" pin="22"/><net_sink comp="325" pin=2"/></net>

<net id="625"><net_src comp="601" pin="22"/><net_sink comp="332" pin=2"/></net>

<net id="653"><net_src comp="629" pin="22"/><net_sink comp="339" pin=2"/></net>

<net id="681"><net_src comp="657" pin="22"/><net_sink comp="346" pin=2"/></net>

<net id="709"><net_src comp="685" pin="22"/><net_sink comp="353" pin=2"/></net>

<net id="737"><net_src comp="713" pin="22"/><net_sink comp="360" pin=2"/></net>

<net id="765"><net_src comp="741" pin="22"/><net_sink comp="367" pin=2"/></net>

<net id="793"><net_src comp="769" pin="22"/><net_sink comp="374" pin=2"/></net>

<net id="821"><net_src comp="797" pin="22"/><net_sink comp="381" pin=2"/></net>

<net id="849"><net_src comp="825" pin="22"/><net_sink comp="388" pin=2"/></net>

<net id="877"><net_src comp="853" pin="22"/><net_sink comp="395" pin=2"/></net>

<net id="885"><net_src comp="154" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="0" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="894"><net_src comp="220" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="4" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="64" pin="0"/><net_sink comp="887" pin=4"/></net>

<net id="901"><net_src comp="126" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="908"><net_src comp="112" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="897" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="114" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="116" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="915"><net_src comp="902" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="232" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="98" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="932"><net_src comp="925" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="100" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="925" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="106" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="943"><net_src comp="925" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="949"><net_src comp="934" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="110" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="961"><net_src comp="112" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="950" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="963"><net_src comp="114" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="964"><net_src comp="116" pin="0"/><net_sink comp="955" pin=3"/></net>

<net id="972"><net_src comp="0" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="965" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="974"><net_src comp="968" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="978"><net_src comp="975" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="982"><net_src comp="263" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="122" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="994"><net_src comp="112" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="983" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="996"><net_src comp="114" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="997"><net_src comp="116" pin="0"/><net_sink comp="988" pin=3"/></net>

<net id="1005"><net_src comp="0" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="998" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1007"><net_src comp="1001" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="1011"><net_src comp="912" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="0" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1018"><net_src comp="1012" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="1022"><net_src comp="282" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="38" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1035"><net_src comp="138" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="66" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1037"><net_src comp="140" pin="0"/><net_sink comp="1029" pin=3"/></net>

<net id="1042"><net_src comp="1029" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="142" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1050"><net_src comp="144" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="114" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1052"><net_src comp="140" pin="0"/><net_sink comp="1044" pin=3"/></net>

<net id="1057"><net_src comp="1044" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="146" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1065"><net_src comp="148" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="126" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1067"><net_src comp="150" pin="0"/><net_sink comp="1059" pin=3"/></net>

<net id="1071"><net_src comp="912" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="0" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1078"><net_src comp="1072" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="1085"><net_src comp="112" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1086"><net_src comp="114" pin="0"/><net_sink comp="1079" pin=2"/></net>

<net id="1087"><net_src comp="116" pin="0"/><net_sink comp="1079" pin=3"/></net>

<net id="1095"><net_src comp="1088" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="106" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1097"><net_src comp="1091" pin="2"/><net_sink comp="878" pin=3"/></net>

<net id="1104"><net_src comp="156" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="158" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1106"><net_src comp="160" pin="0"/><net_sink comp="1098" pin=3"/></net>

<net id="1107"><net_src comp="1098" pin="4"/><net_sink comp="415" pin=4"/></net>

<net id="1114"><net_src comp="156" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="162" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1116"><net_src comp="164" pin="0"/><net_sink comp="1108" pin=3"/></net>

<net id="1117"><net_src comp="1108" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="1124"><net_src comp="156" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="166" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1126"><net_src comp="168" pin="0"/><net_sink comp="1118" pin=3"/></net>

<net id="1133"><net_src comp="156" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="170" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1135"><net_src comp="172" pin="0"/><net_sink comp="1127" pin=3"/></net>

<net id="1142"><net_src comp="156" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="174" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1144"><net_src comp="116" pin="0"/><net_sink comp="1136" pin=3"/></net>

<net id="1151"><net_src comp="156" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1152"><net_src comp="88" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1153"><net_src comp="176" pin="0"/><net_sink comp="1145" pin=3"/></net>

<net id="1160"><net_src comp="156" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1161"><net_src comp="122" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1162"><net_src comp="178" pin="0"/><net_sink comp="1154" pin=3"/></net>

<net id="1170"><net_src comp="188" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1174"><net_src comp="1166" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="1179"><net_src comp="38" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="1176" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="1188"><net_src comp="1185" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="1192"><net_src comp="40" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="42" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="44" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="46" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="48" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="50" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="52" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="54" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="56" pin="0"/><net_sink comp="1221" pin=0"/></net>

<net id="1228"><net_src comp="58" pin="0"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="60" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1237"><net_src comp="1225" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="66" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="1233" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="58" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1249"><net_src comp="1221" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="66" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="1245" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="56" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1217" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="66" pin="0"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="1257" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="54" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="1213" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="66" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1279"><net_src comp="1269" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="52" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1285"><net_src comp="1209" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="66" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1291"><net_src comp="1281" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1292"><net_src comp="50" pin="0"/><net_sink comp="1287" pin=1"/></net>

<net id="1297"><net_src comp="1205" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="66" pin="0"/><net_sink comp="1293" pin=1"/></net>

<net id="1303"><net_src comp="1293" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1304"><net_src comp="48" pin="0"/><net_sink comp="1299" pin=1"/></net>

<net id="1309"><net_src comp="1201" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1310"><net_src comp="66" pin="0"/><net_sink comp="1305" pin=1"/></net>

<net id="1315"><net_src comp="1305" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="46" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1321"><net_src comp="1197" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="66" pin="0"/><net_sink comp="1317" pin=1"/></net>

<net id="1327"><net_src comp="1317" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="44" pin="0"/><net_sink comp="1323" pin=1"/></net>

<net id="1333"><net_src comp="1193" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="66" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1339"><net_src comp="1329" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="42" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1345"><net_src comp="1189" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="66" pin="0"/><net_sink comp="1341" pin=1"/></net>

<net id="1351"><net_src comp="1341" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="40" pin="0"/><net_sink comp="1347" pin=1"/></net>

<net id="1357"><net_src comp="1229" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1358"><net_src comp="66" pin="0"/><net_sink comp="1353" pin=1"/></net>

<net id="1363"><net_src comp="1353" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1364"><net_src comp="60" pin="0"/><net_sink comp="1359" pin=1"/></net>

<net id="1368"><net_src comp="62" pin="0"/><net_sink comp="1365" pin=0"/></net>

<net id="1373"><net_src comp="1365" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="66" pin="0"/><net_sink comp="1369" pin=1"/></net>

<net id="1375"><net_src comp="1369" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="1380"><net_src comp="1369" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1381"><net_src comp="62" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1385"><net_src comp="224" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1388"><net_src comp="1382" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1392"><net_src comp="232" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1397"><net_src comp="238" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1400"><net_src comp="1394" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1401"><net_src comp="1394" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1402"><net_src comp="1394" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1403"><net_src comp="1394" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1404"><net_src comp="1394" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1405"><net_src comp="1394" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1409"><net_src comp="244" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="887" pin=2"/></net>

<net id="1414"><net_src comp="250" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1416"><net_src comp="1411" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1417"><net_src comp="1411" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1418"><net_src comp="1411" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1422"><net_src comp="916" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="1430"><net_src comp="955" pin="4"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1435"><net_src comp="968" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1438"><net_src comp="1432" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1442"><net_src comp="422" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1447"><net_src comp="429" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1451"><net_src comp="263" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1454"><net_src comp="1448" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1458"><net_src comp="979" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1462"><net_src comp="988" pin="4"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1467"><net_src comp="1001" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1473"><net_src comp="1012" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1479"><net_src comp="1038" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1483"><net_src comp="1053" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1487"><net_src comp="1059" pin="4"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1493"><net_src comp="1072" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1499"><net_src comp="1079" pin="4"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="1504"><net_src comp="1088" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1509"><net_src comp="1091" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="878" pin=3"/></net>

<net id="1514"><net_src comp="1118" pin="4"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="1519"><net_src comp="1127" pin="4"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="1524"><net_src comp="1136" pin="4"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="1529"><net_src comp="1145" pin="4"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="1534"><net_src comp="1154" pin="4"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="1539"><net_src comp="1163" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="1544"><net_src comp="1176" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1548"><net_src comp="1189" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1550"><net_src comp="1545" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1551"><net_src comp="1545" pin="1"/><net_sink comp="573" pin=4"/></net>

<net id="1552"><net_src comp="1545" pin="1"/><net_sink comp="573" pin=6"/></net>

<net id="1553"><net_src comp="1545" pin="1"/><net_sink comp="573" pin=8"/></net>

<net id="1554"><net_src comp="1545" pin="1"/><net_sink comp="573" pin=10"/></net>

<net id="1555"><net_src comp="1545" pin="1"/><net_sink comp="573" pin=12"/></net>

<net id="1556"><net_src comp="1545" pin="1"/><net_sink comp="573" pin=14"/></net>

<net id="1557"><net_src comp="1545" pin="1"/><net_sink comp="573" pin=16"/></net>

<net id="1558"><net_src comp="1545" pin="1"/><net_sink comp="573" pin=18"/></net>

<net id="1562"><net_src comp="1193" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1564"><net_src comp="1559" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="1565"><net_src comp="1559" pin="1"/><net_sink comp="601" pin=4"/></net>

<net id="1566"><net_src comp="1559" pin="1"/><net_sink comp="601" pin=6"/></net>

<net id="1567"><net_src comp="1559" pin="1"/><net_sink comp="601" pin=8"/></net>

<net id="1568"><net_src comp="1559" pin="1"/><net_sink comp="601" pin=10"/></net>

<net id="1569"><net_src comp="1559" pin="1"/><net_sink comp="601" pin=12"/></net>

<net id="1570"><net_src comp="1559" pin="1"/><net_sink comp="601" pin=14"/></net>

<net id="1571"><net_src comp="1559" pin="1"/><net_sink comp="601" pin=16"/></net>

<net id="1572"><net_src comp="1559" pin="1"/><net_sink comp="601" pin=20"/></net>

<net id="1576"><net_src comp="1197" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1578"><net_src comp="1573" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1579"><net_src comp="1573" pin="1"/><net_sink comp="629" pin=4"/></net>

<net id="1580"><net_src comp="1573" pin="1"/><net_sink comp="629" pin=6"/></net>

<net id="1581"><net_src comp="1573" pin="1"/><net_sink comp="629" pin=8"/></net>

<net id="1582"><net_src comp="1573" pin="1"/><net_sink comp="629" pin=10"/></net>

<net id="1583"><net_src comp="1573" pin="1"/><net_sink comp="629" pin=12"/></net>

<net id="1584"><net_src comp="1573" pin="1"/><net_sink comp="629" pin=14"/></net>

<net id="1585"><net_src comp="1573" pin="1"/><net_sink comp="629" pin=18"/></net>

<net id="1586"><net_src comp="1573" pin="1"/><net_sink comp="629" pin=20"/></net>

<net id="1590"><net_src comp="1201" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="1593"><net_src comp="1587" pin="1"/><net_sink comp="657" pin=4"/></net>

<net id="1594"><net_src comp="1587" pin="1"/><net_sink comp="657" pin=6"/></net>

<net id="1595"><net_src comp="1587" pin="1"/><net_sink comp="657" pin=8"/></net>

<net id="1596"><net_src comp="1587" pin="1"/><net_sink comp="657" pin=10"/></net>

<net id="1597"><net_src comp="1587" pin="1"/><net_sink comp="657" pin=12"/></net>

<net id="1598"><net_src comp="1587" pin="1"/><net_sink comp="657" pin=16"/></net>

<net id="1599"><net_src comp="1587" pin="1"/><net_sink comp="657" pin=18"/></net>

<net id="1600"><net_src comp="1587" pin="1"/><net_sink comp="657" pin=20"/></net>

<net id="1604"><net_src comp="1205" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="1607"><net_src comp="1601" pin="1"/><net_sink comp="685" pin=4"/></net>

<net id="1608"><net_src comp="1601" pin="1"/><net_sink comp="685" pin=6"/></net>

<net id="1609"><net_src comp="1601" pin="1"/><net_sink comp="685" pin=8"/></net>

<net id="1610"><net_src comp="1601" pin="1"/><net_sink comp="685" pin=10"/></net>

<net id="1611"><net_src comp="1601" pin="1"/><net_sink comp="685" pin=14"/></net>

<net id="1612"><net_src comp="1601" pin="1"/><net_sink comp="685" pin=16"/></net>

<net id="1613"><net_src comp="1601" pin="1"/><net_sink comp="685" pin=18"/></net>

<net id="1614"><net_src comp="1601" pin="1"/><net_sink comp="685" pin=20"/></net>

<net id="1618"><net_src comp="1209" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1620"><net_src comp="1615" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="1621"><net_src comp="1615" pin="1"/><net_sink comp="713" pin=4"/></net>

<net id="1622"><net_src comp="1615" pin="1"/><net_sink comp="713" pin=6"/></net>

<net id="1623"><net_src comp="1615" pin="1"/><net_sink comp="713" pin=8"/></net>

<net id="1624"><net_src comp="1615" pin="1"/><net_sink comp="713" pin=12"/></net>

<net id="1625"><net_src comp="1615" pin="1"/><net_sink comp="713" pin=14"/></net>

<net id="1626"><net_src comp="1615" pin="1"/><net_sink comp="713" pin=16"/></net>

<net id="1627"><net_src comp="1615" pin="1"/><net_sink comp="713" pin=18"/></net>

<net id="1628"><net_src comp="1615" pin="1"/><net_sink comp="713" pin=20"/></net>

<net id="1632"><net_src comp="1213" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="741" pin=2"/></net>

<net id="1635"><net_src comp="1629" pin="1"/><net_sink comp="741" pin=4"/></net>

<net id="1636"><net_src comp="1629" pin="1"/><net_sink comp="741" pin=6"/></net>

<net id="1637"><net_src comp="1629" pin="1"/><net_sink comp="741" pin=10"/></net>

<net id="1638"><net_src comp="1629" pin="1"/><net_sink comp="741" pin=12"/></net>

<net id="1639"><net_src comp="1629" pin="1"/><net_sink comp="741" pin=14"/></net>

<net id="1640"><net_src comp="1629" pin="1"/><net_sink comp="741" pin=16"/></net>

<net id="1641"><net_src comp="1629" pin="1"/><net_sink comp="741" pin=18"/></net>

<net id="1642"><net_src comp="1629" pin="1"/><net_sink comp="741" pin=20"/></net>

<net id="1646"><net_src comp="1217" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1648"><net_src comp="1643" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="1649"><net_src comp="1643" pin="1"/><net_sink comp="769" pin=4"/></net>

<net id="1650"><net_src comp="1643" pin="1"/><net_sink comp="769" pin=8"/></net>

<net id="1651"><net_src comp="1643" pin="1"/><net_sink comp="769" pin=10"/></net>

<net id="1652"><net_src comp="1643" pin="1"/><net_sink comp="769" pin=12"/></net>

<net id="1653"><net_src comp="1643" pin="1"/><net_sink comp="769" pin=14"/></net>

<net id="1654"><net_src comp="1643" pin="1"/><net_sink comp="769" pin=16"/></net>

<net id="1655"><net_src comp="1643" pin="1"/><net_sink comp="769" pin=18"/></net>

<net id="1656"><net_src comp="1643" pin="1"/><net_sink comp="769" pin=20"/></net>

<net id="1660"><net_src comp="1221" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="1663"><net_src comp="1657" pin="1"/><net_sink comp="797" pin=6"/></net>

<net id="1664"><net_src comp="1657" pin="1"/><net_sink comp="797" pin=8"/></net>

<net id="1665"><net_src comp="1657" pin="1"/><net_sink comp="797" pin=10"/></net>

<net id="1666"><net_src comp="1657" pin="1"/><net_sink comp="797" pin=12"/></net>

<net id="1667"><net_src comp="1657" pin="1"/><net_sink comp="797" pin=14"/></net>

<net id="1668"><net_src comp="1657" pin="1"/><net_sink comp="797" pin=16"/></net>

<net id="1669"><net_src comp="1657" pin="1"/><net_sink comp="797" pin=18"/></net>

<net id="1670"><net_src comp="1657" pin="1"/><net_sink comp="797" pin=20"/></net>

<net id="1674"><net_src comp="1225" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1676"><net_src comp="1671" pin="1"/><net_sink comp="825" pin=4"/></net>

<net id="1677"><net_src comp="1671" pin="1"/><net_sink comp="825" pin=6"/></net>

<net id="1678"><net_src comp="1671" pin="1"/><net_sink comp="825" pin=8"/></net>

<net id="1679"><net_src comp="1671" pin="1"/><net_sink comp="825" pin=10"/></net>

<net id="1680"><net_src comp="1671" pin="1"/><net_sink comp="825" pin=12"/></net>

<net id="1681"><net_src comp="1671" pin="1"/><net_sink comp="825" pin=14"/></net>

<net id="1682"><net_src comp="1671" pin="1"/><net_sink comp="825" pin=16"/></net>

<net id="1683"><net_src comp="1671" pin="1"/><net_sink comp="825" pin=18"/></net>

<net id="1684"><net_src comp="1671" pin="1"/><net_sink comp="825" pin=20"/></net>

<net id="1688"><net_src comp="1229" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="853" pin=2"/></net>

<net id="1690"><net_src comp="1685" pin="1"/><net_sink comp="853" pin=4"/></net>

<net id="1691"><net_src comp="1685" pin="1"/><net_sink comp="853" pin=6"/></net>

<net id="1692"><net_src comp="1685" pin="1"/><net_sink comp="853" pin=8"/></net>

<net id="1693"><net_src comp="1685" pin="1"/><net_sink comp="853" pin=10"/></net>

<net id="1694"><net_src comp="1685" pin="1"/><net_sink comp="853" pin=12"/></net>

<net id="1695"><net_src comp="1685" pin="1"/><net_sink comp="853" pin=14"/></net>

<net id="1696"><net_src comp="1685" pin="1"/><net_sink comp="853" pin=16"/></net>

<net id="1697"><net_src comp="1685" pin="1"/><net_sink comp="853" pin=18"/></net>

<net id="1698"><net_src comp="1685" pin="1"/><net_sink comp="853" pin=20"/></net>

<net id="1702"><net_src comp="1233" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="1707"><net_src comp="1245" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="797" pin=4"/></net>

<net id="1712"><net_src comp="1257" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="769" pin=6"/></net>

<net id="1717"><net_src comp="1269" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="741" pin=8"/></net>

<net id="1722"><net_src comp="1281" pin="2"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="713" pin=10"/></net>

<net id="1727"><net_src comp="1293" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="685" pin=12"/></net>

<net id="1732"><net_src comp="1305" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="657" pin=14"/></net>

<net id="1737"><net_src comp="1317" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="629" pin=16"/></net>

<net id="1742"><net_src comp="1329" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="601" pin=18"/></net>

<net id="1747"><net_src comp="1341" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="573" pin=20"/></net>

<net id="1752"><net_src comp="1353" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="853" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lin_addr | {17 18 19 20 21 22 23 24 26 27 28 29 30 31 32 }
	Port: ps_ddr | {43 44 }
	Port: lin_0_received | {43 }
	Port: lin_1_received | {43 }
	Port: lin_2_received | {43 }
	Port: lin_3_received | {43 }
	Port: lin_4_received | {43 }
	Port: lin_5_received | {43 }
	Port: lin_6_received | {43 }
	Port: lin_7_received | {43 }
	Port: lin_8_received | {43 }
	Port: lin_9_received | {43 }
	Port: lin_dropped | {43 }
	Port: received_lin | {43 }
	Port: PLIN_Ctrl_run_state | {11 43 }
	Port: PL_Data | {18 }
	Port: counter_lin_0 | {42 }
	Port: counter_lin_1 | {42 }
	Port: counter_lin_2 | {42 }
	Port: counter_lin_3 | {42 }
	Port: counter_lin_4 | {42 }
	Port: counter_lin_5 | {42 }
	Port: counter_lin_6 | {42 }
	Port: counter_lin_7 | {42 }
	Port: counter_lin_8 | {42 }
	Port: counter_lin_9 | {42 }
	Port: counter_droped | {42 }
	Port: internal_lin_counter | {43 }
	Port: dropped_lin_counter | {43 44 }
 - Input state : 
	Port: single_lin_process.1 : lin_addr | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 33 34 }
	Port: single_lin_process.1 : linbase | {1 }
	Port: single_lin_process.1 : ps_ddr | {43 44 }
	Port: single_lin_process.1 : ddr | {1 }
	Port: single_lin_process.1 : timestamp | {1 }
	Port: single_lin_process.1 : EN | {1 }
	Port: single_lin_process.1 : lin_0_received | {}
	Port: single_lin_process.1 : lin_1_received | {}
	Port: single_lin_process.1 : lin_2_received | {}
	Port: single_lin_process.1 : lin_3_received | {}
	Port: single_lin_process.1 : lin_4_received | {}
	Port: single_lin_process.1 : lin_5_received | {}
	Port: single_lin_process.1 : lin_6_received | {}
	Port: single_lin_process.1 : lin_7_received | {}
	Port: single_lin_process.1 : lin_8_received | {}
	Port: single_lin_process.1 : lin_9_received | {}
	Port: single_lin_process.1 : lin_dropped | {}
	Port: single_lin_process.1 : received_lin | {}
	Port: single_lin_process.1 : PLIN_Ctrl_run_state | {9 10 }
	Port: single_lin_process.1 : PL_Data | {41 }
	Port: single_lin_process.1 : counter_lin_0 | {42 }
	Port: single_lin_process.1 : counter_lin_1 | {42 }
	Port: single_lin_process.1 : counter_lin_2 | {42 }
	Port: single_lin_process.1 : counter_lin_3 | {42 }
	Port: single_lin_process.1 : counter_lin_4 | {42 }
	Port: single_lin_process.1 : counter_lin_5 | {42 }
	Port: single_lin_process.1 : counter_lin_6 | {42 }
	Port: single_lin_process.1 : counter_lin_7 | {42 }
	Port: single_lin_process.1 : counter_lin_8 | {42 }
	Port: single_lin_process.1 : counter_lin_9 | {42 }
	Port: single_lin_process.1 : counter_droped | {42 }
	Port: single_lin_process.1 : internal_lin_counter | {43 }
	Port: single_lin_process.1 : dropped_lin_counter | {43 44 }
  - Chain level:
	State 1
		store_ln172 : 1
	State 2
		exitcond181 : 1
		empty_83 : 1
		br_ln0 : 2
		p_cast : 1
		lin_frame_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		trunc_ln : 1
	State 3
		lin_addr_addr : 1
		lin_addr_load_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		PLIN_Ctrl_run_state_addr : 1
		PLIN_Ctrl_run_state_load : 2
	State 10
		br_ln174 : 1
		br_ln181 : 1
		trunc_ln81_2 : 1
	State 11
		lin_addr_addr_1 : 1
		lin_addr_load_1_req : 2
	State 12
	State 13
	State 14
	State 15
	State 16
		trunc_ln2 : 1
	State 17
		lin_addr_addr_2 : 1
		lin_addr_addr_2_req : 2
	State 18
		store_ln186 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		icmp_ln198 : 1
		br_ln198 : 2
		icmp_ln201 : 1
		br_ln201 : 2
		trunc_ln87_1 : 1
	State 26
		lin_addr_addr_3 : 1
		lin_addr_addr_3_req : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		add_ln210 : 1
		call_ln81 : 2
	State 34
	State 35
		store_ln216 : 1
		store_ln217 : 1
	State 36
		store_ln218 : 1
		store_ln219 : 1
	State 37
		store_ln220 : 1
		store_ln221 : 1
	State 38
		store_ln222 : 1
		store_ln223 : 1
	State 39
		store_ln224 : 1
		store_ln225 : 1
	State 40
		store_ln226 : 1
		zext_ln227 : 1
		store_ln227 : 2
	State 41
		store_ln229 : 1
		zext_ln230 : 1
		store_ln230 : 2
	State 42
		store_ln231 : 1
		store_ln232 : 1
		add_ln272 : 1
		store_ln272 : 2
		add_ln268 : 1
		store_ln268 : 2
		add_ln264 : 1
		store_ln264 : 2
		add_ln260 : 1
		store_ln260 : 2
		add_ln256 : 1
		store_ln256 : 2
		add_ln252 : 1
		store_ln252 : 2
		add_ln248 : 1
		store_ln248 : 2
		add_ln244 : 1
		store_ln244 : 2
		add_ln240 : 1
		store_ln240 : 2
		add_ln236 : 1
		store_ln236 : 2
		add_ln276 : 1
		store_ln276 : 2
	State 43
		write_ln281 : 1
		write_ln282 : 1
		write_ln283 : 1
		write_ln284 : 1
		write_ln285 : 1
		write_ln286 : 1
		write_ln287 : 1
		write_ln288 : 1
		write_ln289 : 1
		write_ln290 : 1
		write_ln291 : 1
		add_ln294 : 1
		store_ln294 : 2
		write_ln295 : 2
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_single_lin_process_1_Pipeline_VITIS_LOOP_210_1_fu_878 |    0    |  1.298  |    82   |    18   |    0    |
|          |                 grp_write_lin_ddr_1_fu_887                |    0    | 14.8465 |   766   |   667   |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         grp_fu_897                        |    0    |    0    |    0    |    32   |    0    |
|          |                      empty_83_fu_934                      |    0    |    0    |    0    |    7    |    0    |
|          |                      add_ln81_fu_950                      |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln81_1_fu_983                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln210_fu_1091                     |    0    |    0    |    0    |    6    |    0    |
|          |                     add_ln227_fu_1166                     |    0    |    0    |    0    |    6    |    0    |
|          |                     add_ln272_fu_1233                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln268_fu_1245                     |    0    |    0    |    0    |    32   |    0    |
|    add   |                     add_ln264_fu_1257                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln260_fu_1269                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln256_fu_1281                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln252_fu_1293                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln248_fu_1305                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln244_fu_1317                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln240_fu_1329                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln236_fu_1341                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln276_fu_1353                     |    0    |    0    |    0    |    32   |    0    |
|          |                     add_ln294_fu_1369                     |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     exitcond181_fu_928                    |    0    |    0    |    0    |    2    |    0    |
|   icmp   |                     icmp_ln198_fu_1038                    |    0    |    0    |    0    |    2    |    0    |
|          |                     icmp_ln201_fu_1053                    |    0    |    0    |    0    |    1    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    EN_read_read_fu_232                    |    0    |    0    |    0    |    0    |    0    |
|          |                 timestamp_read_read_fu_238                |    0    |    0    |    0    |    0    |    0    |
|   read   |                    ddr_read_read_fu_244                   |    0    |    0    |    0    |    0    |    0    |
|          |                  linbase_read_read_fu_250                 |    0    |    0    |    0    |    0    |    0    |
|          |               lin_addr_addr_read_read_fu_263              |    0    |    0    |    0    |    0    |    0    |
|          |              lin_addr_addr_1_read_read_fu_282             |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    grp_writeresp_fu_256                   |    0    |    0    |    0    |    0    |    0    |
| writeresp|                    grp_writeresp_fu_275                   |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_writeresp_fu_308                   |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|  readreq |                     grp_readreq_fu_268                    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                  write_ln87_write_fu_287                  |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln87_write_fu_298                  |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln87_write_fu_315                  |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln281_write_fu_325                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln282_write_fu_332                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln283_write_fu_339                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln284_write_fu_346                 |    0    |    0    |    0    |    0    |    0    |
|   write  |                  write_ln285_write_fu_353                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln286_write_fu_360                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln287_write_fu_367                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln288_write_fu_374                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln289_write_fu_381                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln290_write_fu_388                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln291_write_fu_395                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln295_write_fu_402                 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         grp_fu_902                        |    0    |    0    |    0    |    0    |    0    |
|          |                      trunc_ln_fu_955                      |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln81_2_fu_988                    |    0    |    0    |    0    |    0    |    0    |
|          |                        tmp_fu_1029                        |    0    |    0    |    0    |    0    |    0    |
|          |                       tmp_1_fu_1044                       |    0    |    0    |    0    |    0    |    0    |
|          |                      lshr_ln_fu_1059                      |    0    |    0    |    0    |    0    |    0    |
|partselect|                    trunc_ln81_4_fu_1079                   |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln4_fu_1098                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln5_fu_1108                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln6_fu_1118                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln7_fu_1127                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln8_fu_1136                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln9_fu_1145                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln1_fu_1154                     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       EN_cast_fu_916                      |    0    |    0    |    0    |    0    |    0    |
|          |                       p_cast_fu_940                       |    0    |    0    |    0    |    0    |    0    |
|          |                     zext_ln174_fu_975                     |    0    |    0    |    0    |    0    |    0    |
|   zext   |                     zext_ln210_fu_1088                    |    0    |    0    |    0    |    0    |    0    |
|          |                     zext_ln227_fu_1171                    |    0    |    0    |    0    |    0    |    0    |
|          |                     zext_ln230_fu_1180                    |    0    |    0    |    0    |    0    |    0    |
|          |                     zext_ln206_fu_1185                    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                      sext_ln81_fu_965                     |    0    |    0    |    0    |    0    |    0    |
|   sext   |                     sext_ln81_1_fu_998                    |    0    |    0    |    0    |    0    |    0    |
|          |                     sext_ln87_fu_1008                     |    0    |    0    |    0    |    0    |    0    |
|          |                    sext_ln87_1_fu_1068                    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     trunc_ln174_fu_979                    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                      reg_lid_fu_1019                      |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln223_fu_1163                    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                           |    0    | 16.1445 |   848   |   1189  |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|lin_frame|    0   |   16   |    4   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   16   |    4   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         EN_cast_reg_1419        |    8   |
|         EN_read_reg_1389        |    4   |
|PLIN_Ctrl_run_state_addr_reg_1439|    4   |
|PLIN_Ctrl_run_state_load_reg_1444|    1   |
|      PL_Data_load_reg_1541      |    6   |
|        add_ln210_reg_1506       |    5   |
|        add_ln236_reg_1744       |   32   |
|        add_ln240_reg_1739       |   32   |
|        add_ln244_reg_1734       |   32   |
|        add_ln248_reg_1729       |   32   |
|        add_ln252_reg_1724       |   32   |
|        add_ln256_reg_1719       |   32   |
|        add_ln260_reg_1714       |   32   |
|        add_ln264_reg_1709       |   32   |
|        add_ln268_reg_1704       |   32   |
|        add_ln272_reg_1699       |   32   |
|        add_ln276_reg_1749       |   32   |
|   counter_droped_load_reg_1685  |   32   |
|   counter_droped_loc_0_reg_850  |   32   |
|   counter_lin_0_load_reg_1545   |   32   |
|   counter_lin_0_loc_0_reg_570   |   32   |
|   counter_lin_1_load_reg_1559   |   32   |
|   counter_lin_1_loc_0_reg_598   |   32   |
|   counter_lin_2_load_reg_1573   |   32   |
|   counter_lin_2_loc_0_reg_626   |   32   |
|   counter_lin_3_load_reg_1587   |   32   |
|   counter_lin_3_loc_0_reg_654   |   32   |
|   counter_lin_4_load_reg_1601   |   32   |
|   counter_lin_4_loc_0_reg_682   |   32   |
|   counter_lin_5_load_reg_1615   |   32   |
|   counter_lin_5_loc_0_reg_710   |   32   |
|   counter_lin_6_load_reg_1629   |   32   |
|   counter_lin_6_loc_0_reg_738   |   32   |
|   counter_lin_7_load_reg_1643   |   32   |
|   counter_lin_7_loc_0_reg_766   |   32   |
|   counter_lin_8_load_reg_1657   |   32   |
|   counter_lin_8_loc_0_reg_794   |   32   |
|   counter_lin_9_load_reg_1671   |   32   |
|   counter_lin_9_loc_0_reg_822   |   32   |
|        ddr_read_reg_1406        |   32   |
|          empty_reg_1382         |    5   |
|       icmp_ln198_reg_1476       |    1   |
|       icmp_ln201_reg_1480       |    1   |
|     lin_addr_addr_1_reg_1464    |   32   |
|     lin_addr_addr_2_reg_1470    |   32   |
|     lin_addr_addr_3_reg_1490    |   32   |
|   lin_addr_addr_read_reg_1448   |   32   |
|      lin_addr_addr_reg_1432     |   32   |
|      linbase_read_reg_1411      |   32   |
|         lshr_ln_reg_1484        |    4   |
|             reg_912             |   30   |
|     timestamp_read_reg_1394     |   64   |
|       trunc_ln174_reg_1455      |    1   |
|        trunc_ln1_reg_1531       |    8   |
|       trunc_ln223_reg_1536      |    8   |
|        trunc_ln6_reg_1511       |    8   |
|        trunc_ln7_reg_1516       |    8   |
|      trunc_ln81_2_reg_1459      |   30   |
|      trunc_ln81_4_reg_1496      |   30   |
|        trunc_ln8_reg_1521       |    8   |
|        trunc_ln9_reg_1526       |    8   |
|        trunc_ln_reg_1427        |   30   |
|       zext_ln210_reg_1501       |    5   |
+---------------------------------+--------+
|              Total              |  1557  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                    grp_writeresp_fu_256                   |  p0  |   3  |   1  |    3   |
|                    grp_writeresp_fu_256                   |  p1  |   2  |  32  |   64   ||    9    |
|                     grp_readreq_fu_268                    |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_writeresp_fu_275                   |  p0  |   2  |   1  |    2   |
|                    grp_writeresp_fu_275                   |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_writeresp_fu_308                   |  p0  |   2  |   1  |    2   |
|                    grp_writeresp_fu_308                   |  p1  |   2  |  32  |   64   ||    9    |
|                     grp_access_fu_415                     |  p0  |   9  |   5  |   45   ||    37   |
|                     grp_access_fu_415                     |  p1  |   6  |   8  |   48   ||    21   |
|                     grp_access_fu_415                     |  p2  |   8  |   0  |    0   ||    33   |
|                     grp_access_fu_415                     |  p4  |   8  |   5  |   40   ||    33   |
|                     grp_access_fu_429                     |  p0  |   2  |   4  |    8   ||    9    |
|                     grp_access_fu_429                     |  p1  |   2  |   1  |    2   |
| grp_single_lin_process_1_Pipeline_VITIS_LOOP_210_1_fu_878 |  p3  |   2  |   5  |   10   ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                           |      |      |      |   416  || 18.8217 ||   178   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   16   |   848  |  1189  |    0   |
|   Memory  |    0   |    -   |   16   |    4   |    0   |
|Multiplexer|    -   |   18   |    -   |   178  |    -   |
|  Register |    -   |    -   |  1557  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   34   |  2421  |  1371  |    0   |
+-----------+--------+--------+--------+--------+--------+
