// Seed: 2396667108
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wor id_1;
  assign id_1 = -1 == id_2 ? id_2 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_9 :
  assert property (@(posedge -1) 1 == id_3)
  else $clog2(54);
  ;
endmodule
