vendor_name = ModelSim
source_file = 1, C:/CPEN211/Labs/CPEN211/lab6/lab6-files/controller/controller2/controller2.sv
source_file = 1, C:/CPEN211/Labs/CPEN211/lab6/lab6-files/controller/controller2/Quartus_vo/db/controller2.cbx.xml
design_name = controller2
instance = comp, \waiting~output , waiting~output, controller2, 1
instance = comp, \reg_sel[0]~output , reg_sel[0]~output, controller2, 1
instance = comp, \reg_sel[1]~output , reg_sel[1]~output, controller2, 1
instance = comp, \wb_sel[0]~output , wb_sel[0]~output, controller2, 1
instance = comp, \wb_sel[1]~output , wb_sel[1]~output, controller2, 1
instance = comp, \w_en~output , w_en~output, controller2, 1
instance = comp, \en_A~output , en_A~output, controller2, 1
instance = comp, \en_B~output , en_B~output, controller2, 1
instance = comp, \en_C~output , en_C~output, controller2, 1
instance = comp, \en_status~output , en_status~output, controller2, 1
instance = comp, \sel_A~output , sel_A~output, controller2, 1
instance = comp, \sel_B~output , sel_B~output, controller2, 1
instance = comp, \test_port1[0]~output , test_port1[0]~output, controller2, 1
instance = comp, \test_port1[1]~output , test_port1[1]~output, controller2, 1
instance = comp, \test_port2[0]~output , test_port2[0]~output, controller2, 1
instance = comp, \test_port2[1]~output , test_port2[1]~output, controller2, 1
instance = comp, \test_port2[2]~output , test_port2[2]~output, controller2, 1
instance = comp, \test_port2[3]~output , test_port2[3]~output, controller2, 1
instance = comp, \test_port2[4]~output , test_port2[4]~output, controller2, 1
instance = comp, \clk~input , clk~input, controller2, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, controller2, 1
instance = comp, \opcode[1]~input , opcode[1]~input, controller2, 1
instance = comp, \start~input , start~input, controller2, 1
instance = comp, \opcode[2]~input , opcode[2]~input, controller2, 1
instance = comp, \opcode[0]~input , opcode[0]~input, controller2, 1
instance = comp, \always0~0 , always0~0, controller2, 1
instance = comp, \ALU_op[0]~input , ALU_op[0]~input, controller2, 1
instance = comp, \state~27 , state~27, controller2, 1
instance = comp, \rst_n~input , rst_n~input, controller2, 1
instance = comp, \ALU_op[1]~input , ALU_op[1]~input, controller2, 1
instance = comp, \state~35 , state~35, controller2, 1
instance = comp, \state.01100 , state.01100, controller2, 1
instance = comp, \state~40 , state~40, controller2, 1
instance = comp, \state.01101 , state.01101, controller2, 1
instance = comp, \state~47 , state~47, controller2, 1
instance = comp, \state.01110 , state.01110, controller2, 1
instance = comp, \state~46 , state~46, controller2, 1
instance = comp, \state.01111 , state.01111, controller2, 1
instance = comp, \state~36 , state~36, controller2, 1
instance = comp, \state.10000 , state.10000, controller2, 1
instance = comp, \state~41 , state~41, controller2, 1
instance = comp, \state.10001 , state.10001, controller2, 1
instance = comp, \state~43 , state~43, controller2, 1
instance = comp, \state.10010 , state.10010, controller2, 1
instance = comp, \state~32 , state~32, controller2, 1
instance = comp, \state.10011 , state.10011, controller2, 1
instance = comp, \state~37 , state~37, controller2, 1
instance = comp, \state.00010 , state.00010, controller2, 1
instance = comp, \state~44 , state~44, controller2, 1
instance = comp, \state.00011 , state.00011, controller2, 1
instance = comp, \state~29 , state~29, controller2, 1
instance = comp, \state.00100 , state.00100, controller2, 1
instance = comp, \state~34 , state~34, controller2, 1
instance = comp, \state.01000 , state.01000, controller2, 1
instance = comp, \state~39 , state~39, controller2, 1
instance = comp, \state.01001 , state.01001, controller2, 1
instance = comp, \state~42 , state~42, controller2, 1
instance = comp, \state.01010 , state.01010, controller2, 1
instance = comp, \state~31 , state~31, controller2, 1
instance = comp, \state.01011 , state.01011, controller2, 1
instance = comp, \state~38 , state~38, controller2, 1
instance = comp, \state.00101 , state.00101, controller2, 1
instance = comp, \state~45 , state~45, controller2, 1
instance = comp, \state.00110 , state.00110, controller2, 1
instance = comp, \state~30 , state~30, controller2, 1
instance = comp, \state.00111 , state.00111, controller2, 1
instance = comp, \state~33 , state~33, controller2, 1
instance = comp, \state.00001 , state.00001, controller2, 1
instance = comp, \WideOr5~1 , WideOr5~1, controller2, 1
instance = comp, \state~28 , state~28, controller2, 1
instance = comp, \state.00000 , state.00000, controller2, 1
instance = comp, \WideOr5~0 , WideOr5~0, controller2, 1
instance = comp, \WideOr2~0 , WideOr2~0, controller2, 1
instance = comp, \WideOr4~0 , WideOr4~0, controller2, 1
instance = comp, \WideOr8~0 , WideOr8~0, controller2, 1
instance = comp, \shift_op[0]~input , shift_op[0]~input, controller2, 1
instance = comp, \shift_op[1]~input , shift_op[1]~input, controller2, 1
instance = comp, \Z~input , Z~input, controller2, 1
instance = comp, \N~input , N~input, controller2, 1
instance = comp, \V~input , V~input, controller2, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, controller2, 1
