/*
 * stm32f407xx.h
 *
 *  Created on: Apr 7, 2024
 *      Author: nishant singh
 */



#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#include <stdint.h>
#include <stdio.h>
#include <stddef.h>

#define __vo volatile
//Base addres

#define FLASH_BASEADDR	0x08000000U
#define SRAM1_BASEADDR	0x20000000U	// 112kb of sram1
#define SRAM2_BASEADDR	0x20001C00U	// 16 kb of sram2
#define ROM_BASEADDR	0x1FFF0000U	// 30kb of  system memory
#define SRAM 			SRAM1_BASEADDR



//Base address of APBx and AHBx

#define PERIPPH_BASE	0x40000000U
#define AHB1PERIPH_BASE	0x40020000U
#define AHB2PERIPH_BASE	0x50000000U
#define APB1ERIPH_BASE	0x40000000U
#define APB2ERIPH_BASE	0x40010000U

//Peripheral base address macros of AHB1 bus

#define GPIOA_BASEADDR	(AHB1PERIPH_BASE + 0x000)
#define GPIOB_BASEADDR	(AHB1PERIPH_BASE + 0x400)
#define GPIOC_BASEADDR	(AHB1PERIPH_BASE + 0x800)
#define GPIOD_BASEADDR	(AHB1PERIPH_BASE + 0xC00)
#define GPIOE_BASEADDR	(AHB1PERIPH_BASE + 0x1000)
#define GPIOF_BASEADDR	(AHB1PERIPH_BASE + 0x1400)
#define GPIOG_BASEADDR	(AHB1PERIPH_BASE + 0x1800)
#define GPIOH_BASEADDR	(AHB1PERIPH_BASE + 0x1C00)
#define GPIOI_BASEADDR	(AHB1PERIPH_BASE + 0x2000)
#define GPIOJ_BASEADDR	(AHB1PERIPH_BASE + 0x2400)
#define GPIOK_BASEADDR	(AHB1PERIPH_BASE + 0x2800)
#define RCC_BASEADDR 	(AHB1PERIPH_BASE + 0x3800)


// peripheral base address macros of APB1 bus

// I2C peripheral base address
#define I2C1_BASEADDR 	(APB1ERIPH_BASE + 0x5400 )
#define I2C2_BASEADDR 	(APB1ERIPH_BASE + 0x5800 )
#define I2C3_BASEADDR 	(APB1ERIPH_BASE + 0x5C00 )

// SPI peripheral base address
#define SPI2_BASEADDR	(APB1ERIPH_BASE + 0x3800)
#define SPI3_BASEADDR	(APB1ERIPH_BASE + 0x3C00)

//USART peripheral base address
#define	USART2_BASEADDR	(APB1ERIPH_BASE + 0x4400)
#define	USART3_BASEADDR	(APB1ERIPH_BASE + 0x4800)

// UART peripheral base address
#define UART4_BASEADDR		(APB1ERIPH_BASE + 0x4C00)
#define UART5_BASEADDR		(APB1ERIPH_BASE + 0x5000)

// peripheral base address macros of APB2 bus
#define EXTI_BASEADDR		(APB2ERIPH_BASE + 0x3C00)
#define SPI1_BASEADDR		(APB2ERIPH_BASE + 0x3000)
#define USART1_BASEADDR		(AHB2PERIPH_BASE+ 0x1000)
#define USART6_BASEADDR		(APB2ERIPH_BASE + 0x1400)
#define SYSCFG_BASEADDR		(APB2ERIPH_BASE + 0x3800)


// GPIO structure definition

typedef struct {
	__vo uint32_t MODER  ;	// gpio mode register at 				0x00
	__vo uint32_t OTYPER ;	// gpio output type register at 		0x04
	__vo uint32_t OSPEEDR;	// gpio output speed register at 		0x08
	__vo uint32_t PUPDR	 ;	// gpio pull up pull down register at 	0x0c
	__vo uint32_t IDR	 ;	// gpio input data register at 			0x10
	__vo uint32_t ODR	 ;	// gpio output data register at 		0x14
	__vo uint32_t BSRR	 ;	// gpio bit set reset regisetr at 		0x18
	__vo uint32_t LCKR	 ;	// gpio lock register at 				0x1c
	__vo uint32_t AFR[2] ;	/* gpio alternate function high and
								   low register at 						0x20 and
																		0x24*/
}GPIO_RegDef_t;


#endif /* INC_STM32F407XX_H_ */
