{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.334615",
   "Default View_TopLeft":"-317,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_sdram -pg 1 -lvl 8 -x 3000 -y 1340 -defaultsOSRD
preplace port default_100mhz_clk -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace port iic_0 -pg 1 -lvl 8 -x 3000 -y 650 -defaultsOSRD
preplace port mdio_mdc -pg 1 -lvl 8 -x 3000 -y 760 -defaultsOSRD
preplace port rs232_uart_1 -pg 1 -lvl 8 -x 3000 -y 310 -defaultsOSRD
preplace port sgmii_lvds -pg 1 -lvl 8 -x 3000 -y 780 -defaultsOSRD
preplace port sgmii_phyclk -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port port-id_dummy_port_in -pg 1 -lvl 0 -x 0 -y 1300 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 1450 -defaultsOSRD
preplace inst MyRocketchip_0 -pg 1 -lvl 5 -x 1950 -y 250 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 2 -x 650 -y 970 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 3 -x 1060 -y 160 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 7 -x 2760 -y 670 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 6 -x 2350 -y 450 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 7 -x 2760 -y 500 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 7 -x 2760 -y 320 -defaultsOSRD
preplace inst bscan_jtag_0 -pg 1 -lvl 4 -x 1520 -y 350 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 7 -x 2760 -y 1410 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1060 -y 390 -defaultsOSRD
preplace inst proc_sys_reset_clkout1 -pg 1 -lvl 1 -x 200 -y 800 -defaultsOSRD
preplace inst rst_ddr4_0_333M -pg 1 -lvl 5 -x 1950 -y 880 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1520 -y 100 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1520 -y 590 -defaultsOSRD
preplace netloc MyRocketchip_0_io_jtag_TDO_data 1 4 2 NJ 370 2140
preplace netloc M00_ARESETN_1 1 5 2 2190 1360 2500J
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 1 3 440 1380 NJ 1380 1240
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 3 1 1350 240n
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 1 3 410 1390 NJ 1390 1280
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 3 1 1340 260n
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 1 3 420 1410 NJ 1410 1270
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 1 3 430 1420 NJ 1420 1260
preplace netloc axi_ethernet_0_interrupt 1 2 2 860 590 NJ
preplace netloc axi_ethernet_0_mac_irq 1 2 2 850 570 NJ
preplace netloc axi_iic_0_iic2intc_irpt 1 3 5 1380 740 NJ 740 NJ 740 2550J 590 2960
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 3 5 1380 240 1690J 100 NJ 100 NJ 100 2970
preplace netloc axi_uart16550_0_ip2intc_irpt 1 3 5 1370 220 1660J 110 NJ 110 NJ 110 2960
preplace netloc bscan_jtag_0_JTAG_TCK 1 4 1 1720 270n
preplace netloc bscan_jtag_0_JTAG_TDI 1 4 1 1760 310n
preplace netloc bscan_jtag_0_JTAG_TMS 1 4 1 1750 290n
preplace netloc ddr4_0_addn_ui_clkout1 1 0 8 20 690 390 480 840 480 1300 210 1710 380 2160 730 2530 410 2980
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 4 4 1720 780 2150 790 NJ 790 2960
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 8 20 1400 NJ 1400 NJ 1400 NJ 1400 1710 1440 NJ 1440 2530J 1540 2960
preplace netloc dummy_port_in_1 1 0 2 NJ 1300 NJ
preplace netloc proc_sys_reset_clkout1_mb_reset 1 1 4 380J 540 NJ 540 1360J 460 1730
preplace netloc proc_sys_reset_clkout1_peripheral_aresetn 1 1 6 400 490 850 490 1320 200 1680J 120 2200 180 2560
preplace netloc reset_1 1 0 7 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ
preplace netloc xlconcat_0_dout 1 4 1 1740 250n
preplace netloc MyRocketchip_0_M_AXI_MEM 1 5 1 2150 220n
preplace netloc MyRocketchip_0_M_AXI_MMIO 1 5 1 N 240
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 1 3 420 330 NJ 330 1250
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 1 3 430 450 NJ 450 1290
preplace netloc axi_ethernet_0_dma_M_AXI_MM2S 1 3 1 N 80
preplace netloc axi_ethernet_0_dma_M_AXI_S2MM 1 3 1 N 100
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 3 1 N 60
preplace netloc axi_ethernet_0_m_axis_rxd 1 2 1 820 110n
preplace netloc axi_ethernet_0_m_axis_rxs 1 2 1 830 130n
preplace netloc axi_ethernet_0_mdio 1 2 6 NJ 670 1360J 760 NJ 760 NJ 760 NJ 760 NJ
preplace netloc axi_ethernet_0_sgmii 1 2 6 NJ 690 1330J 710 NJ 710 2170J 780 NJ 780 NJ
preplace netloc axi_iic_0_IIC 1 7 1 NJ 650
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 2540 390n
preplace netloc axi_interconnect_0_M01_AXI 1 6 1 2520 290n
preplace netloc axi_interconnect_0_M02_AXI 1 2 5 860 320 1310J 230 1700J 130 NJ 130 2500
preplace netloc axi_interconnect_0_M03_AXI 1 1 6 440 470 NJ 470 NJ 470 NJ 470 2180J 720 2500
preplace netloc axi_interconnect_0_M04_AXI 1 6 1 N 470
preplace netloc axi_interconnect_0_M05_AXI 1 6 1 2520 490n
preplace netloc axi_interconnect_0_M06_AXI 1 6 1 2510 510n
preplace netloc axi_uart16550_0_UART 1 7 1 NJ 310
preplace netloc ddr4_0_C0_DDR4 1 7 1 NJ 1340
preplace netloc debug_bridge_0_m0_bscan 1 3 1 1330J 350n
preplace netloc default_100mhz_clk_1 1 0 7 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ
preplace netloc sgmii_phyclk_1 1 0 2 NJ 700 NJ
preplace netloc smartconnect_0_M00_AXI 1 4 1 1670 100n
levelinfo -pg 1 0 200 650 1060 1520 1950 2350 2760 3000
pagesize -pg 1 -db -bbox -sgen -200 0 3150 1560
"
}

