INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/collw/Documents/School/CPE 333/Lab7/file/otter_mcu_pipeline_template_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'ex_mem_rs2' is already implicitly declared on line 112 [C:/Users/collw/Documents/School/CPE 333/Lab7/file/otter_mcu_pipeline_template_v2.sv:272]
WARNING: [VRFC 10-2938] 'ex_mem_aluRes' is already implicitly declared on line 111 [C:/Users/collw/Documents/School/CPE 333/Lab7/file/otter_mcu_pipeline_template_v2.sv:273]
WARNING: [VRFC 10-2938] 'rf_write_data' is already implicitly declared on line 164 [C:/Users/collw/Documents/School/CPE 333/Lab7/file/otter_mcu_pipeline_template_v2.sv:364]
WARNING: [VRFC 10-3380] identifier 'branch_taken' is used before its declaration [C:/Users/collw/Documents/School/CPE 333/Lab7/file/otter_mcu_pipeline_template_v2.sv:83]
WARNING: [VRFC 10-3380] identifier 'branch_taken' is used before its declaration [C:/Users/collw/Documents/School/CPE 333/Lab7/file/otter_mcu_pipeline_template_v2.sv:103]
WARNING: [VRFC 10-3380] identifier 'branch_taken' is used before its declaration [C:/Users/collw/Documents/School/CPE 333/Lab7/file/otter_mcu_pipeline_template_v2.sv:251]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/imports/School/Support Modules/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/imports/School/Support Modules/Lab5/reg_file_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sim_1/new/tb_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pipeline
