INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:10:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.565ns period=5.130ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.565ns period=5.130ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.130ns  (clk rise@5.130ns - clk rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 1.948ns (36.888%)  route 3.333ns (63.112%))
  Logic Levels:           16  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.613 - 5.130 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1716, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X20Y204        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y204        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=25, routed)          0.449     1.211    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X20Y205        LUT4 (Prop_lut4_I1_O)        0.043     1.254 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.254    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X20Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.500 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.500    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X20Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.550 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.550    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X20Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.600 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.600    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X20Y208        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.702 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[0]
                         net (fo=5, routed)           0.327     2.029    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_7
    SLICE_X18Y207        LUT3 (Prop_lut3_I0_O)        0.119     2.148 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.483     2.631    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8_n_0
    SLICE_X25Y208        LUT6 (Prop_lut6_I0_O)        0.043     2.674 f  lsq1/handshake_lsq_lsq1_core/dataReg[4]_i_3/O
                         net (fo=2, routed)           0.432     3.105    lsq1/handshake_lsq_lsq1_core/dataReg[4]_i_3_n_0
    SLICE_X23Y209        LUT5 (Prop_lut5_I2_O)        0.043     3.148 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_13/O
                         net (fo=5, routed)           0.399     3.547    lsq1/handshake_lsq_lsq1_core/load2_dataOut[4]
    SLICE_X22Y211        LUT6 (Prop_lut6_I2_O)        0.043     3.590 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9/O
                         net (fo=1, routed)           0.359     3.950    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9_n_0
    SLICE_X20Y212        LUT6 (Prop_lut6_I2_O)        0.043     3.993 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.156     4.149    mem_controller2/read_arbiter/data/infinity__0
    SLICE_X20Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.192 r  mem_controller2/read_arbiter/data/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.257     4.449    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X21Y211        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.633 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.633    addf0/operator/ltOp_carry__2_n_0
    SLICE_X21Y212        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.760 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.221     4.981    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X23Y211        LUT6 (Prop_lut6_I5_O)        0.130     5.111 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.250     5.361    addf0/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X20Y210        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.637 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X20Y211        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.789 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.789    addf0/operator/expDiff_c0[5]
    SLICE_X20Y211        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.130     5.130 r  
                                                      0.000     5.130 r  clk (IN)
                         net (fo=1716, unset)         0.483     5.613    addf0/operator/clk
    SLICE_X20Y211        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     5.613    
                         clock uncertainty           -0.035     5.577    
    SLICE_X20Y211        FDRE (Setup_fdre_C_D)        0.076     5.653    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.653    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 -0.136    




