
*** Running vivado
    with args -log design_1_control_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_control_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_control_0_0.tcl -notrace
Command: synth_design -top design_1_control_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 434.051 ; gain = 102.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_control_0_0' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_control_0_0/synth/design_1_control_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'control_v1' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/029c/hdl/control_v1.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_v1_S00_AXI' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/029c/hdl/control_v1_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_v1_S00_AXI' (1#1) [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/029c/hdl/control_v1_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'control_v1' (2#1) [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/029c/hdl/control_v1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_control_0_0' (3#1) [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_control_0_0/synth/design_1_control_0_0.v:57]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 514.789 ; gain = 183.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 514.789 ; gain = 183.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 899.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 899.277 ; gain = 567.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 899.277 ; gain = 567.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 899.277 ; gain = 567.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 899.277 ; gain = 567.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 61    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 60    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_v1_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 61    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 60    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design control_v1_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/control_v1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/control_v1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/control_v1_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/control_v1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/control_v1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/control_v1_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module control_v1_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module control_v1_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module control_v1_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module control_v1_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module control_v1_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module control_v1_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 899.277 ; gain = 567.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 899.277 ; gain = 567.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 899.277 ; gain = 567.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 900.508 ; gain = 568.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 900.508 ; gain = 568.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 900.508 ; gain = 568.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 900.508 ; gain = 568.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 900.508 ; gain = 568.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 900.508 ; gain = 568.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 900.508 ; gain = 568.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     3|
|5     |LUT5  |    32|
|6     |LUT6  |   762|
|7     |MUXF7 |   192|
|8     |MUXF8 |    96|
|9     |FDRE  |  1981|
|10    |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |  3070|
|2     |  inst                      |control_v1         |  3070|
|3     |    control_v1_S00_AXI_inst |control_v1_S00_AXI |  3065|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 900.508 ; gain = 568.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 900.508 ; gain = 184.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 900.508 ; gain = 568.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_control_0_0' is not ideal for floorplanning, since the cellview 'control_v1_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 900.508 ; gain = 580.367
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.runs/design_1_control_0_0_synth_1/design_1_control_0_0.dcp' has been generated.
