# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831234

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 5848  
				add                 sp, sp, t1
i0000000000:	li                  x23, 10   
i0000000001:	add                 a1, a1, tp
i0000000002:	addw                s6, a3, t4
i0000000003:	srai                a2, a2, 3 
i0000000004:	fence                         
i0000000005:	subw                a1, a1, s1
				la                  sp, begin_signature
				li                  t1, 5224  
				add                 sp, sp, t1
i0000000006:	ld                  t3, 1584(sp)        
i0000000007:	lw                  a7, 24(sp)          
i0000000008:	srai                a3, a3, 5 
i0000000009:	srlw                s1, s4, t0
i000000000a:	sd                  a2, -1880(sp)       
i000000000b:	remuw               a3, s9, s4
i000000000c:	remw                s4, a1, a7
i000000000d:	remw                t5, s4, a2
i000000000e:	srli                a1, a1, 31
i000000000f:	addi                sp, sp, -16
i0000000010:	mulhu               a2, t3, a7
i0000000011:	sub                 a1, a1, a1
i0000000012:	sw                  t1, -1096(sp)       
i0000000013:	fence.i                       
i0000000014:	addiw               t0, s4, 1250
i0000000015:	mulhu               a1, a1, a1
i0000000016:	addi                a2, sp, 264
i0000000017:	srli                a3, a3, 11
i0000000018:	slli                s8, a3, 0 
i0000000019:	lbu                 t6, 1598(sp)        
				la                  sp, begin_signature
				li                  t1, 9952  
				add                 sp, sp, t1
i000000001a:	lhu                 s0, 1316(sp)        
i000000001b:	sd                  a5, 8(sp)           
i000000001c:	sll                 s3, a1, a2
i000000001d:	fence                         
i000000001e:	srli                a3, a3, 12
i000000001f:	addi                sp, sp, 112
i0000000020:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 3016  
				add                 sp, sp, t1
i0000000021:	sd                  a4, 120(sp)         
i0000000022:	rem                 t6, s9, s4
i0000000023:	lw                  a3, 24(sp)          
i0000000024:	divuw               tp, a5, s0
i0000000025:	andi                a3, a3, 16
i0000000026:	andi                a1, a1, -28
i0000000027:	srliw               s1, a3, 25
i0000000028:	addi                sp, sp, 192
				li                  x22, 9    
				li                  x23, 10   
				sw                  s8, 88(sp)          
				mulhsu              s9, zero, s9
				srai                a5, a5, 29
				sraiw               s9, s10, 12
				fence.i                       
				subw                a5, a5, s0
				addi                s0, sp, 12
	
b0000000029:
				pre_branch_macro                        
				bge                 x22, x23, i0000000044
				post_branch_macro                       
	
				ld                  s4, 248(sp)         
				fence                         
				divw                t2, s11, t3
				subw                s1, t6, s4
				sw                  s5, 68(sp)          
				divw                s4, a4, gp
				sub                 s0, s0, a4
				li                  x23, 10   
i0000000029:	sra                 a4, a2, a1
i000000002a:	slli                a2, a2, 31
i000000002b:	divu                a3, s5, t3
i000000002c:	mulhu               a1, a2, a3
i000000002d:	addi                sp, sp, -352
i000000002e:	ld                  a4, 120(sp)         
				la                  sp, begin_signature
				li                  t1, 9304  
				add                 sp, sp, t1
i000000002f:	sd                  a0, 32(sp)          
i0000000030:	andi                s0, s0, 14
i0000000031:	srlw                a2, zero, s3
i0000000032:	addi                s1, sp, 320
i0000000033:	fence                         
i0000000034:	fsrmi               x0, 7     
i0000000035:	sd                  a0, 128(sp)         
i0000000036:	fence                         
i0000000037:	addi                sp, sp, -224
				la                  sp, begin_signature
				li                  t1, 7200  
				add                 sp, sp, t1
i0000000038:	sd                  s0, 96(sp)          
i0000000039:	ld                  a3, 216(sp)         
i000000003a:	divw                a2, a5, s6
i000000003b:	srli                a3, a3, 13
i000000003c:	addi                a3, a3, -21
				la                  sp, begin_signature
				li                  t1, 11896 
				add                 sp, sp, t1
i000000003d:	ld                  a3, 32(sp)          
i000000003e:	srai                gp, a6, 36
				la                  sp, begin_signature
				li                  t1, 9856  
				add                 sp, sp, t1
i000000003f:	lwu                 s1, -1036(sp)       
i0000000040:	ld                  s9, 16(sp)          
i0000000041:	remw                s2, a1, a3
i0000000042:	subw                s1, s1, s1
i0000000043:	sd                  s1, 8(sp)           
i0000000044:	srai                a2, a2, 9 
i0000000045:	lwu                 a6, -1200(sp)       
i0000000046:	addi                a1, sp, 236
				la                  sp, begin_signature
				li                  t1, 4776  
				add                 sp, sp, t1
i0000000047:	lw                  a2, 20(sp)          
i0000000048:	mulhu               a1, a3, a2
i0000000049:	sw                  a2, 44(sp)          
i000000004a:	sraiw               s5, a1, 15
i000000004b:	sb                  t3, -427(sp)        
i000000004c:	sw                  a3, 32(sp)          
i000000004d:	lwu                 a3, 1936(sp)        
i000000004e:	addiw               a2, a3, -1526
i000000004f:	fence.i                       
i0000000050:	sw                  s5, 68(sp)          
i0000000051:	addi                a5, zero, 12
				li                  x18, 12   
				addi                x23, x23, 1
				la                  sp, begin_signature
				li                  t1, 10016 
				add                 sp, sp, t1
				lw                  s1, 28(sp)          
				slli                s1, s1, 17
				ld                  s4, 184(sp)         
				sll                 s11, tp, s11
				addi                sp, sp, -384
				lb                  s1, 1813(sp)        
				divu                a5, t2, s10
	
b0000000052:
				beq                 x23, x18, 1f        
				jal                 x1, i000000003a     
				1: li x23, 10                           
	
				addiw               s0, s0, -22
				remuw               s1, s9, s3
				srai                s0, s0, 4 
				srai                a5, a5, 28
				addi                sp, sp, -32
				ld                  s4, -576(sp)        
				fence                         
i0000000052:	sw                  a1, 976(sp)         
i0000000053:	addi                sp, sp, -208
i0000000054:	srai                a1, a2, 48
i0000000055:	div                 t2, a1, a2
i0000000056:	addi                a5, sp, 388
i0000000057:	remuw               a2, s1, s1
i0000000058:	lh                  t5, 640(sp)         
i0000000059:	addi                a2, sp, 480
i000000005a:	sd                  a1, 120(sp)         
i000000005b:	divuw               tp, a2, a1
i000000005c:	add                 a1, a1, a3
i000000005d:	addi                sp, sp, 208
i000000005e:	srli                a0, a0, 11
i000000005f:	srliw               a1, a2, 25
i0000000060:	addi                a0, sp, 236
				la                  sp, begin_signature
				li                  t1, 12032 
				add                 sp, sp, t1
i0000000061:	sw                  a2, 64(sp)          
i0000000062:	lwu                 a2, -2036(sp)       
i0000000063:	srai                a1, a1, 9 
i0000000064:	mulhsu              a1, t0, s11
i0000000065:	remuw               s11, s3, s0
i0000000066:	ld                  a4, 64(sp)          
i0000000067:	remu                s0, a2, a1
i0000000068:	lwu                 a1, -412(sp)        
i0000000069:	sraw                a5, s8, s8
i000000006a:	addi                a0, sp, 220
i000000006b:	sllw                a6, s1, gp
i000000006c:	lb                  a3, 526(sp)         
i000000006d:	slliw               s0, a1, 8 
i000000006e:	lw                  a1, 720(sp)         
i000000006f:	sw                  a0, 0(sp)           
i0000000070:	srli                s11, s0, 43
i0000000071:	slli                a2, a2, 32
i0000000072:	sd                  a3, 240(sp)         
i0000000073:	and                 a3, a3, a2
i0000000074:	srai                s1, s1, 7 
i0000000075:	sllw                a3, a1, a1
i0000000076:	sd                  s11, 872(sp)        
i0000000077:	div                 s6, tp, s3
i0000000078:	srli                a0, a0, 9 
i0000000079:	addi                t0, a2, -175
				li                  x16, 12   
				addi                x23, x23, 1
				divuw               s0, gp, t6
				add                 s4, s4, s1
				and                 a5, a5, s0
				rem                 gp, zero, s5
				sraiw               zero, a5, 18
				lui                 s2, 7     
				ld                  a7, 264(sp)         
	
b000000007a:
				beq                 x23, x16, 1f        
				la                  x16, i0000000072    
				jalr                x10, x16, 0         
				1: li x23, 10                           
	
				slli                a4, a4, 28
				addi                s0, zero, -6
				fence                         
				sw                  s5, 124(sp)         
				addi                a5, sp, 56
				sll                 s0, a5, a5
				srlw                s4, s1, s0
i000000007a:	mulh                a1, gp, s4
				la                  sp, begin_signature
				li                  t1, 2736  
				add                 sp, sp, t1
i000000007b:	lh                  a2, 706(sp)         
i000000007c:	lw                  a2, -196(sp)        
i000000007d:	or                  a2, s0, s8
i000000007e:	add                 s1, s1, t0
i000000007f:	mulw                a2, s8, s9
i0000000080:	addw                s1, s1, s0
i0000000081:	fsrmi               x0, 7     
i0000000082:	ld                  s11, 256(sp)        
i0000000083:	sw                  s1, 32(sp)          
i0000000084:	sw                  a2, 16(sp)          
i0000000085:	sw                  a3, 68(sp)          
				la                  sp, begin_signature
				li                  t1, 2296  
				add                 sp, sp, t1
i0000000086:	sd                  a1, 48(sp)          
i0000000087:	addi                a2, sp, 212
i0000000088:	lw                  s0, 36(sp)          
i0000000089:	srai                s0, s0, 10
i000000008a:	ld                  zero, -1568(sp)     
i000000008b:	lw                  s0, 1256(sp)        
i000000008c:	addw                a3, a3, a1
i000000008d:	subw                a1, a1, s1
i000000008e:	lhu                 gp, 4(sp)           
i000000008f:	sllw                a7, a2, a1
i0000000090:	sw                  s0, 0(sp)           
i0000000091:	addw                a3, t5, gp
i0000000092:	fence                         
i0000000093:	add                 tp, zero, s1
				la                  sp, begin_signature
				li                  t1, 8184  
				add                 sp, sp, t1
i0000000094:	sd                  a2, 120(sp)         
i0000000095:	srli                t0, t6, 37
i0000000096:	fence                         
i0000000097:	sd                  s3, -1776(sp)       
i0000000098:	lw                  t0, 88(sp)          
i0000000099:	sw                  t4, 1144(sp)        
i000000009a:	srli                a3, a3, 13
i000000009b:	remuw               a3, a3, a3
i000000009c:	srai                a2, a2, 15
i000000009d:	ld                  a1, 8(sp)           
i000000009e:	and                 a3, s2, t4
i000000009f:	fence.i                       
i00000000a0:	sw                  a5, 56(sp)          
i00000000a1:	sb                  a2, 649(sp)         
i00000000a2:	mul                 a4, s11, t2
				li                  x17, 10   
				la                  sp, begin_signature
				li                  t1, 12344 
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 7808  
				add                 sp, sp, t1
				sllw                s3, s0, a4
				or                  a4, s0, a4
				ld                  tp, 240(sp)         
				ld                  a5, 64(sp)          
				srai                s0, s0, 23
				srai                a4, a4, 11
				lw                  s0, 12(sp)          
	
b00000000a3:
				beq                 x23, x17, 1f        
				jal                 x0, i0000000085     
				1: li x23, 10                           
	
				addiw               a4, a4, -6
				fence                         
				sw                  s1, 20(sp)          
				sltiu               t3, a4, 1829
				addi                a5, sp, 200
				addi                s3, zero, 2
				lb                  a4, 1142(sp)        
i00000000a3:	fence.i                       
i00000000a4:	mulhu               a2, a7, a6
i00000000a5:	fence                         
i00000000a6:	srliw               a3, a1, 23
i00000000a7:	fence.i                       
i00000000a8:	fence                         
i00000000a9:	and                 a5, a5, s0
i00000000aa:	lwu                 a4, 368(sp)         
i00000000ab:	remw                s5, t4, a0
				la                  sp, begin_signature
				li                  t1, 10792 
				add                 sp, sp, t1
i00000000ac:	sd                  s6, -24(sp)         
				la                  sp, begin_signature
				li                  t1, 12888 
				add                 sp, sp, t1
i00000000ad:	sd                  a5, 152(sp)         
i00000000ae:	divuw               s8, a2, a1
i00000000af:	addi                sp, sp, -176
i00000000b0:	ld                  a2, 1888(sp)        
i00000000b1:	ld                  gp, 184(sp)         
i00000000b2:	fence.i                       
i00000000b3:	ld                  a3, 1448(sp)        
i00000000b4:	srai                a5, a5, 11
i00000000b5:	lb                  a3, 877(sp)         
i00000000b6:	ld                  a1, 104(sp)         
i00000000b7:	add                 s6, a2, a2
i00000000b8:	mulhu               a2, a4, a0
i00000000b9:	lwu                 a2, -1668(sp)       
i00000000ba:	mulw                t5, a2, a2
i00000000bb:	fence                         
i00000000bc:	addi                a4, sp, 52
i00000000bd:	srlw                t2, a1, a1
i00000000be:	add                 s10, s10, t5
				la                  sp, begin_signature
				li                  t1, 6936  
				add                 sp, sp, t1
i00000000bf:	sd                  a3, -1032(sp)       
i00000000c0:	lwu                 a3, 1452(sp)        
i00000000c1:	fence.i                       
i00000000c2:	sd                  a1, 88(sp)          
i00000000c3:	srli                a0, a0, 8 
i00000000c4:	lui                 t3, 5     
i00000000c5:	lui                 a1, 3     
i00000000c6:	ld                  a0, 24(sp)          
i00000000c7:	div                 t1, zero, s4
i00000000c8:	addi                sp, sp, 128
i00000000c9:	fence                         
i00000000ca:	ld                  a2, 8(sp)           
				li                  x21, 12   
				li                  x23, 10   
				srli                s1, s1, 13
				remuw               s3, a4, s0
				srai                s1, s1, 8 
				remu                s1, s10, s4
				sd                  a5, 96(sp)          
				ld                  tp, -2048(sp)       
				sw                  a4, 76(sp)          
	
b00000000cb:
				pre_branch_macro                        
				blt                 x23, x21, i00000000d3
				post_branch_macro                       
	
				add                 s4, zero, s9
				srl                 s4, s1, s1
				add                 a7, a7, s1
				addi                sp, sp, -352
				srai                a4, a4, 16
				sd                  a5, 8(sp)           
				divw                a4, s1, s1
				li                  x23, 10   
i00000000cb:	sd                  s2, -760(sp)        
i00000000cc:	sw                  a2, 12(sp)          
i00000000cd:	fence.i                       
i00000000ce:	lwu                 a1, 1300(sp)        
i00000000cf:	srli                a2, a2, 14
i00000000d0:	srl                 a3, t6, t1
i00000000d1:	srai                a4, a4, 11
i00000000d2:	div                 a1, a3, a1
i00000000d3:	addiw               s1, s1, -5
i00000000d4:	sraw                a3, s0, a6
i00000000d5:	sllw                s3, s10, s0
				la                  sp, begin_signature
				li                  t1, 12920 
				add                 sp, sp, t1
i00000000d6:	lwu                 t4, 1796(sp)        
i00000000d7:	fence.i                       
