Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Aug 25 18:30:00 2023
| Host         : cadence36 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          84          
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.736     -118.405                     84                 1034        0.051        0.000                      0                 1034        3.000        0.000                       0                   706  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_wiz_1  {0.000 5.000}      10.000          100.000         
  clk_40MHz_clk_wiz_1   {0.000 12.308}     24.615          40.625          
  clk_65MHz_clk_wiz_1   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_1        2.016        0.000                      0                  488        0.122        0.000                      0                  488        4.500        0.000                       0                   326  
  clk_40MHz_clk_wiz_1        22.912        0.000                      0                    8        0.160        0.000                      0                    8       11.808        0.000                       0                    12  
  clk_65MHz_clk_wiz_1         7.055        0.000                      0                  488        0.056        0.000                      0                  488        6.712        0.000                       0                   364  
  clkfbout_clk_wiz_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_65MHz_clk_wiz_1   clk_100MHz_clk_wiz_1       -1.539      -48.312                     37                   37        0.051        0.000                      0                   37  
clk_100MHz_clk_wiz_1  clk_65MHz_clk_wiz_1        -1.736      -70.093                     47                   47        0.064        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_100MHz_clk_wiz_1                        
(none)                clk_40MHz_clk_wiz_1                         
(none)                clkfbout_clk_wiz_1                          
(none)                                      clk_100MHz_clk_wiz_1  
(none)                                      clk_65MHz_clk_wiz_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_1
  To Clock:  clk_100MHz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_1 rise@10.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 2.590ns (35.204%)  route 4.767ns (64.796%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    -0.875    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=6, routed)           1.524     1.167    u_top_vga/u_MouseCtl/xpos_reg[11]_0[4]
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.291 r  u_top_vga/u_MouseCtl/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_MouseCtl/i__carry_i_6__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.841 r  u_top_vga/u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.841    u_top_vga/u_MouseCtl/i__carry_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.175 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.667     2.842    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303     3.145 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.145    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.658 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.753     4.411    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     4.535 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          1.235     5.770    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.894 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.588     6.483    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.514     8.519    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X2Y14          FDSE (Setup_fdse_C_S)       -0.524     8.498    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_1 rise@10.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 2.590ns (35.204%)  route 4.767ns (64.796%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    -0.875    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=6, routed)           1.524     1.167    u_top_vga/u_MouseCtl/xpos_reg[11]_0[4]
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.291 r  u_top_vga/u_MouseCtl/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_MouseCtl/i__carry_i_6__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.841 r  u_top_vga/u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.841    u_top_vga/u_MouseCtl/i__carry_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.175 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.667     2.842    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303     3.145 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.145    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.658 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.753     4.411    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     4.535 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          1.235     5.770    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.894 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.588     6.483    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.514     8.519    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X2Y14          FDSE (Setup_fdse_C_S)       -0.524     8.498    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_1 rise@10.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 2.590ns (35.204%)  route 4.767ns (64.796%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    -0.875    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=6, routed)           1.524     1.167    u_top_vga/u_MouseCtl/xpos_reg[11]_0[4]
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.291 r  u_top_vga/u_MouseCtl/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_MouseCtl/i__carry_i_6__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.841 r  u_top_vga/u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.841    u_top_vga/u_MouseCtl/i__carry_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.175 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.667     2.842    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303     3.145 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.145    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.658 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.753     4.411    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     4.535 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          1.235     5.770    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.894 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.588     6.483    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.514     8.519    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X2Y14          FDSE (Setup_fdse_C_S)       -0.524     8.498    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_1 rise@10.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 2.590ns (35.204%)  route 4.767ns (64.796%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    -0.875    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=6, routed)           1.524     1.167    u_top_vga/u_MouseCtl/xpos_reg[11]_0[4]
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.291 r  u_top_vga/u_MouseCtl/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_MouseCtl/i__carry_i_6__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.841 r  u_top_vga/u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.841    u_top_vga/u_MouseCtl/i__carry_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.175 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.667     2.842    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303     3.145 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.145    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.658 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.753     4.411    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     4.535 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          1.235     5.770    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.894 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.588     6.483    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.514     8.519    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X2Y14          FDSE (Setup_fdse_C_S)       -0.524     8.498    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_1 rise@10.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.590ns (36.382%)  route 4.529ns (63.618%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    -0.875    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=6, routed)           1.524     1.167    u_top_vga/u_MouseCtl/xpos_reg[11]_0[4]
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.291 r  u_top_vga/u_MouseCtl/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_MouseCtl/i__carry_i_6__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.841 r  u_top_vga/u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.841    u_top_vga/u_MouseCtl/i__carry_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.175 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.667     2.842    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303     3.145 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.145    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.658 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.753     4.411    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     4.535 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          1.235     5.770    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.894 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.350     6.244    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.513     8.518    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X2Y15          FDSE (Setup_fdse_C_S)       -0.524     8.497    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_1 rise@10.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.590ns (36.382%)  route 4.529ns (63.618%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    -0.875    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=6, routed)           1.524     1.167    u_top_vga/u_MouseCtl/xpos_reg[11]_0[4]
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.291 r  u_top_vga/u_MouseCtl/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_MouseCtl/i__carry_i_6__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.841 r  u_top_vga/u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.841    u_top_vga/u_MouseCtl/i__carry_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.175 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.667     2.842    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303     3.145 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.145    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.658 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.753     4.411    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     4.535 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          1.235     5.770    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.894 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.350     6.244    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.513     8.518    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X2Y15          FDSE (Setup_fdse_C_S)       -0.524     8.497    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_1 rise@10.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.590ns (36.382%)  route 4.529ns (63.618%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    -0.875    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=6, routed)           1.524     1.167    u_top_vga/u_MouseCtl/xpos_reg[11]_0[4]
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.291 r  u_top_vga/u_MouseCtl/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_MouseCtl/i__carry_i_6__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.841 r  u_top_vga/u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.841    u_top_vga/u_MouseCtl/i__carry_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.175 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.667     2.842    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303     3.145 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.145    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.658 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.753     4.411    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     4.535 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          1.235     5.770    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.894 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.350     6.244    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.513     8.518    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X2Y15          FDSE (Setup_fdse_C_S)       -0.524     8.497    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_1 rise@10.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.590ns (36.382%)  route 4.529ns (63.618%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    -0.875    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=6, routed)           1.524     1.167    u_top_vga/u_MouseCtl/xpos_reg[11]_0[4]
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.291 r  u_top_vga/u_MouseCtl/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_MouseCtl/i__carry_i_6__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.841 r  u_top_vga/u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.841    u_top_vga/u_MouseCtl/i__carry_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.175 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.667     2.842    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303     3.145 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.145    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.658 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.753     4.411    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     4.535 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          1.235     5.770    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.894 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.350     6.244    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.513     8.518    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X2Y15          FDSE (Setup_fdse_C_S)       -0.524     8.497    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_1 rise@10.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.590ns (36.382%)  route 4.529ns (63.618%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    -0.875    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=6, routed)           1.524     1.167    u_top_vga/u_MouseCtl/xpos_reg[11]_0[4]
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.291 r  u_top_vga/u_MouseCtl/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_MouseCtl/i__carry_i_6__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.841 r  u_top_vga/u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.841    u_top_vga/u_MouseCtl/i__carry_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.175 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.667     2.842    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303     3.145 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.145    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.658 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.753     4.411    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     4.535 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          1.235     5.770    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.894 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.350     6.244    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.513     8.518    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X2Y15          FDSE (Setup_fdse_C_S)       -0.524     8.497    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_1 rise@10.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.590ns (36.382%)  route 4.529ns (63.618%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    -0.875    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=6, routed)           1.524     1.167    u_top_vga/u_MouseCtl/xpos_reg[11]_0[4]
    SLICE_X9Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.291 r  u_top_vga/u_MouseCtl/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_MouseCtl/i__carry_i_6__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.841 r  u_top_vga/u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.841    u_top_vga/u_MouseCtl/i__carry_i_5_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.175 r  u_top_vga/u_MouseCtl/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.667     2.842    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303     3.145 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.145    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.658 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.753     4.411    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__1/i__carry__1_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     4.535 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          1.235     5.770    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.894 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.350     6.244    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.513     8.518    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X2Y15          FDSE (Setup_fdse_C_S)       -0.524     8.497    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_100MHz_clk_wiz_1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_100MHz_clk_wiz_1_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk_1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk_1/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk_1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_1/clk_100MHz_clk_wiz_1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_1/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_1/clk_100MHz_clk_wiz_1_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_1/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk_1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.595    -0.586    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.089    -0.356    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.045    -0.311 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.866    -0.824    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.120    -0.453    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.595    -0.586    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.098    -0.347    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]
    SLICE_X2Y3           LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.302    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.866    -0.824    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.250    -0.573    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.121    -0.452    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.594    -0.587    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.111    -0.335    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X2Y8           LUT5 (Prop_lut5_I1_O)        0.045    -0.290 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.290    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.865    -0.825    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.120    -0.454    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.322%)  route 0.112ns (37.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.596    -0.585    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y1           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.112    -0.332    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]
    SLICE_X2Y1           LUT6 (Prop_lut6_I2_O)        0.045    -0.287 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X2Y1           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.867    -0.823    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y1           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.120    -0.452    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.403%)  route 0.139ns (49.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.594    -0.587    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.139    -0.308    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X5Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.863    -0.827    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.070    -0.482    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.610%)  route 0.131ns (41.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y10          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[18]/Q
                         net (fo=4, routed)           0.131    -0.318    u_top_vga/u_MouseCtl/Inst_Ps2Interface/Q[18]
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_48
    SLICE_X6Y10          FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.862    -0.828    u_top_vga/u_MouseCtl/CLK
    SLICE_X6Y10          FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y10          FDPE (Hold_fdpe_C_D)         0.120    -0.454    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.583%)  route 0.137ns (42.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.592    -0.589    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=8, routed)           0.137    -0.311    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[3]
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/y_inc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X6Y7           FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.863    -0.827    u_top_vga/u_MouseCtl/CLK
    SLICE_X6Y7           FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[4]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.121    -0.452    u_top_vga/u_MouseCtl/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_100MHz_clk_wiz_1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_100MHz_clk_wiz_1_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk_1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk_1/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  u_clk_1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_1/clk_100MHz_clk_wiz_1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_1/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_1/clk_100MHz_clk_wiz_1_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_1/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk_1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.596    -0.585    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y0           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.124    -0.320    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X1Y0           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.867    -0.823    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y0           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.075    -0.510    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_1/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_1/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk_1/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_1/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_1/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_1/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_1/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_1/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_1/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_1/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_1/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40MHz_clk_wiz_1
  To Clock:  clk_40MHz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       22.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.912ns  (required time - arrival time)
  Source:                 u_clk_1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.615ns  (clk_40MHz_clk_wiz_1 rise@24.615ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.518ns (56.367%)  route 0.401ns (43.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 21.529 - 24.615 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.040    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk_1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.230    u_clk_1/seq_reg3[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk_1/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                     24.615    24.615 r  
    W5                                                0.000    24.615 r  clk (IN)
                         net (fo=0)                   0.000    24.615    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.003 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.165    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    19.948 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    21.529    u_clk_1/clk_40MHz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk_1/clkout3_buf/I0
                         clock pessimism              0.398    21.927    
                         clock uncertainty           -0.086    21.841    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    21.682    u_clk_1/clkout3_buf
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                 22.912    

Slack (MET) :             23.216ns  (required time - arrival time)
  Source:                 u_clk_1/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.615ns  (clk_40MHz_clk_wiz_1 rise@24.615ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.601%)  route 0.618ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 21.905 - 24.615 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.040    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk_1/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.618    -1.053    u_clk_1/seq_reg3[4]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                     24.615    24.615 r  
    W5                                                0.000    24.615 r  clk (IN)
                         net (fo=0)                   0.000    24.615    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.003 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.165    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    19.948 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152    21.100    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    21.181 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.724    21.905    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[5]/C
                         clock pessimism              0.561    22.466    
                         clock uncertainty           -0.086    22.380    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.217    22.163    u_clk_1/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         22.163    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                 23.216    

Slack (MET) :             23.287ns  (required time - arrival time)
  Source:                 u_clk_1/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.615ns  (clk_40MHz_clk_wiz_1 rise@24.615ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 21.905 - 24.615 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.040    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk_1/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.544    -1.127    u_clk_1/seq_reg3[2]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                     24.615    24.615 r  
    W5                                                0.000    24.615 r  clk (IN)
                         net (fo=0)                   0.000    24.615    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.003 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.165    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    19.948 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152    21.100    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    21.181 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.724    21.905    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[3]/C
                         clock pessimism              0.561    22.466    
                         clock uncertainty           -0.086    22.380    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.220    22.160    u_clk_1/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         22.160    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                 23.287    

Slack (MET) :             23.357ns  (required time - arrival time)
  Source:                 u_clk_1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.615ns  (clk_40MHz_clk_wiz_1 rise@24.615ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.703%)  route 0.641ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 21.905 - 24.615 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.040    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk_1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641    -0.991    u_clk_1/seq_reg3[5]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                     24.615    24.615 r  
    W5                                                0.000    24.615 r  clk (IN)
                         net (fo=0)                   0.000    24.615    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.003 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.165    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    19.948 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152    21.100    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    21.181 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.724    21.905    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[6]/C
                         clock pessimism              0.561    22.466    
                         clock uncertainty           -0.086    22.380    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    22.367    u_clk_1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                 23.357    

Slack (MET) :             23.362ns  (required time - arrival time)
  Source:                 u_clk_1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.615ns  (clk_40MHz_clk_wiz_1 rise@24.615ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.518ns (44.897%)  route 0.636ns (55.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 21.905 - 24.615 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.040    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk_1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.636    -0.996    u_clk_1/seq_reg3[3]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                     24.615    24.615 r  
    W5                                                0.000    24.615 r  clk (IN)
                         net (fo=0)                   0.000    24.615    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.003 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.165    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    19.948 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152    21.100    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    21.181 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.724    21.905    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[4]/C
                         clock pessimism              0.561    22.466    
                         clock uncertainty           -0.086    22.380    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    22.367    u_clk_1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                 23.362    

Slack (MET) :             23.468ns  (required time - arrival time)
  Source:                 u_clk_1/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.615ns  (clk_40MHz_clk_wiz_1 rise@24.615ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 21.905 - 24.615 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.040    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk_1/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.289    u_clk_1/seq_reg3[1]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                     24.615    24.615 r  
    W5                                                0.000    24.615 r  clk (IN)
                         net (fo=0)                   0.000    24.615    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.003 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.165    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    19.948 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152    21.100    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    21.181 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.724    21.905    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[2]/C
                         clock pessimism              0.561    22.466    
                         clock uncertainty           -0.086    22.380    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.201    22.179    u_clk_1/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         22.179    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                 23.468    

Slack (MET) :             23.658ns  (required time - arrival time)
  Source:                 u_clk_1/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.615ns  (clk_40MHz_clk_wiz_1 rise@24.615ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 21.905 - 24.615 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.040    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk_1/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.174    -1.497    u_clk_1/seq_reg3[6]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                     24.615    24.615 r  
    W5                                                0.000    24.615 r  clk (IN)
                         net (fo=0)                   0.000    24.615    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.003 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.165    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    19.948 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152    21.100    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    21.181 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.724    21.905    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[7]/C
                         clock pessimism              0.561    22.466    
                         clock uncertainty           -0.086    22.380    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.219    22.161    u_clk_1/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         22.161    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                 23.658    

Slack (MET) :             23.805ns  (required time - arrival time)
  Source:                 u_clk_1/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.615ns  (clk_40MHz_clk_wiz_1 rise@24.615ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 21.905 - 24.615 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.040    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk_1/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.441    u_clk_1/seq_reg3[0]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                     24.615    24.615 r  
    W5                                                0.000    24.615 r  clk (IN)
                         net (fo=0)                   0.000    24.615    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.003 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.165    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    19.948 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152    21.100    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    21.181 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.724    21.905    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[1]/C
                         clock pessimism              0.561    22.466    
                         clock uncertainty           -0.086    22.380    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.016    22.364    u_clk_1/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         22.364    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                 23.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_1 rise@0.000ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_1/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk_1/seq_reg3[0]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.841    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk_1/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_1 rise@0.000ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_1/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk_1/seq_reg3[6]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.841    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk_1/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_1 rise@0.000ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_1/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    u_clk_1/seq_reg3[1]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.841    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[2]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000    -1.035    u_clk_1/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          1.035    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_1 rise@0.000ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.465%)  route 0.161ns (49.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.718ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.710    u_clk_1/seq_reg3[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk_1/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_40MHz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk_1/clkout3_buf/I0
                         clock pessimism              0.555    -1.163    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.004    u_clk_1/clkout3_buf
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_1 rise@0.000ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_1/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.709    u_clk_1/seq_reg3[2]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.841    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[3]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022    -1.013    u_clk_1/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          1.013    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_1 rise@0.000ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.639    u_clk_1/seq_reg3[3]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.841    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[4]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.971    u_clk_1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.971    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_1 rise@0.000ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.639    u_clk_1/seq_reg3[5]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.841    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[6]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.971    u_clk_1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.971    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            u_clk_1/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Path Group:             clk_40MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_1 rise@0.000ns - clk_40MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.815%)  route 0.233ns (61.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_1/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.654    u_clk_1/seq_reg3[4]
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.841    u_clk_1/clk_40MHz_clk_wiz_1
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_1/clkout3_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_1/clk_40MHz_clk_wiz_1_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_1/seq_reg3_reg[5]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk_1/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  0.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40MHz_clk_wiz_1
Waveform(ns):       { 0.000 12.308 }
Period(ns):         24.615
Sources:            { u_clk_1/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         24.615      22.460     BUFGCTRL_X0Y0    u_clk_1/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         24.615      22.460     BUFHCE_X0Y2      u_clk_1/clkout3_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         24.615      23.141     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         24.615      23.366     MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         24.615      23.615     SLICE_X34Y46     u_clk_1/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.615      23.615     SLICE_X34Y46     u_clk_1/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.615      23.615     SLICE_X34Y46     u_clk_1/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.615      23.615     SLICE_X34Y46     u_clk_1/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.615      23.615     SLICE_X34Y46     u_clk_1/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.615      23.615     SLICE_X34Y46     u_clk_1/seq_reg3_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       24.615      188.745    MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.308      11.808     SLICE_X34Y46     u_clk_1/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk_wiz_1
  To Clock:  clk_65MHz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_wiz_1 rise@15.385ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 2.475ns (29.610%)  route 5.884ns (70.390%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 13.902 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.564    -0.948    u_top_vga/u_vga_timing/clk_65MHz
    SLICE_X11Y14         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[0]/Q
                         net (fo=16, routed)          1.486     0.995    u_top_vga/u_vga_timing/Q[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124     1.119 r  u_top_vga/u_vga_timing/rgb_nxt3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.119    u_top_vga/u_draw_bg/S[0]
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.651 r  u_top_vga/u_draw_bg/rgb_nxt3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.651    u_top_vga/u_draw_bg/rgb_nxt3_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.985 r  u_top_vga/u_draw_bg/rgb_nxt3_carry__0/O[1]
                         net (fo=7, routed)           1.214     3.199    u_top_vga/u_draw_bg/rgb_nxt3_carry__0_n_6
    SLICE_X13Y12         LUT3 (Prop_lut3_I0_O)        0.331     3.530 r  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_41/O
                         net (fo=2, routed)           0.653     4.183    u_top_vga/u_draw_bg/tim_if_out\\.hcount_reg[7]_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.326     4.509 r  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_13/O
                         net (fo=1, routed)           0.513     5.022    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_5
    SLICE_X13Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.146 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_4/O
                         net (fo=2, routed)           1.005     6.151    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_4_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.275 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3/O
                         net (fo=2, routed)           1.012     7.287    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.411 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_2/O
                         net (fo=1, routed)           0.000     7.411    u_top_vga/u_draw_bg/p_1_in[3]
    SLICE_X6Y14          FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.512    13.902    u_top_vga/u_draw_bg/clk_65MHz
    SLICE_X6Y14          FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]/C
                         clock pessimism              0.564    14.465    
                         clock uncertainty           -0.079    14.386    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)        0.081    14.467    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_wiz_1 rise@15.385ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 2.501ns (29.828%)  route 5.884ns (70.172%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 13.902 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.564    -0.948    u_top_vga/u_vga_timing/clk_65MHz
    SLICE_X11Y14         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[0]/Q
                         net (fo=16, routed)          1.486     0.995    u_top_vga/u_vga_timing/Q[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124     1.119 r  u_top_vga/u_vga_timing/rgb_nxt3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.119    u_top_vga/u_draw_bg/S[0]
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.651 r  u_top_vga/u_draw_bg/rgb_nxt3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.651    u_top_vga/u_draw_bg/rgb_nxt3_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.985 f  u_top_vga/u_draw_bg/rgb_nxt3_carry__0/O[1]
                         net (fo=7, routed)           1.214     3.199    u_top_vga/u_draw_bg/rgb_nxt3_carry__0_n_6
    SLICE_X13Y12         LUT3 (Prop_lut3_I0_O)        0.331     3.530 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_41/O
                         net (fo=2, routed)           0.653     4.183    u_top_vga/u_draw_bg/tim_if_out\\.hcount_reg[7]_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.326     4.509 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_13/O
                         net (fo=1, routed)           0.513     5.022    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_5
    SLICE_X13Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.146 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_4/O
                         net (fo=2, routed)           1.005     6.151    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_4_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.275 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3/O
                         net (fo=2, routed)           1.012     7.287    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I4_O)        0.150     7.437 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     7.437    u_top_vga/u_draw_bg/p_1_in[0]
    SLICE_X6Y14          FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.512    13.902    u_top_vga/u_draw_bg/clk_65MHz
    SLICE_X6Y14          FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]/C
                         clock pessimism              0.564    14.465    
                         clock uncertainty           -0.079    14.386    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)        0.118    14.504    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_wiz_1 rise@15.385ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 2.669ns (34.513%)  route 5.064ns (65.487%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 13.835 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.561    -0.951    u_top_vga/u_vga_timing/clk_65MHz
    SLICE_X12Y16         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/Q
                         net (fo=30, routed)          1.284     0.851    u_top_vga/u_draw_bg/Q[1]
    SLICE_X9Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.975 r  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_78/O
                         net (fo=1, routed)           0.000     0.975    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_66[1]
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.525 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000     1.525    u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[11]_i_57_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.747 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[11]_i_36/O[0]
                         net (fo=5, routed)           0.838     2.585    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_7[0]
    SLICE_X9Y13          LUT5 (Prop_lut5_I1_O)        0.327     2.912 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_38/O
                         net (fo=2, routed)           0.841     3.753    u_top_vga/u_draw_bg/tim_if_out\\.hcount_reg[3]
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.352     4.105 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_27/O
                         net (fo=1, routed)           0.857     4.962    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_1
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.328     5.290 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_7/O
                         net (fo=2, routed)           0.786     6.076    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_7_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.124     6.200 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[3]_i_2/O
                         net (fo=1, routed)           0.459     6.659    u_top_vga/u_vga_timing/bg_if_out\\.rgb[3]_i_2_n_0
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124     6.783 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     6.783    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]_0
    SLICE_X11Y15         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.445    13.835    u_top_vga/u_draw_bg/clk_65MHz
    SLICE_X11Y15         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]/C
                         clock pessimism              0.564    14.398    
                         clock uncertainty           -0.079    14.319    
    SLICE_X11Y15         FDRE (Setup_fdre_C_D)        0.029    14.348    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             8.034ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_wiz_1 rise@15.385ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 1.044ns (15.149%)  route 5.848ns (84.851%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.570    -0.942    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X14Y2          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/Q
                         net (fo=2, routed)           0.808     0.385    u_top_vga/u_draw_rect_ctl/delay[8]
    SLICE_X15Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.509 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_6/O
                         net (fo=1, routed)           0.433     0.942    u_top_vga/u_draw_rect_ctl/delay[19]_i_6_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_4/O
                         net (fo=1, routed)           0.648     1.714    u_top_vga/u_draw_rect_ctl/delay[19]_i_4_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.838 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_3/O
                         net (fo=27, routed)          1.608     3.446    u_top_vga/u_draw_rect_ctl/delay[19]_i_3_n_0
    SLICE_X15Y4          LUT5 (Prop_lut5_I0_O)        0.154     3.600 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          2.350     5.950    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.518    13.908    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X4Y2           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
                         clock pessimism              0.564    14.471    
                         clock uncertainty           -0.079    14.392    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.408    13.984    u_top_vga/u_draw_rect_ctl/xpos_reg[1]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  8.034    

Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_wiz_1 rise@15.385ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 1.044ns (15.520%)  route 5.683ns (84.480%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.570    -0.942    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X14Y2          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/Q
                         net (fo=2, routed)           0.808     0.385    u_top_vga/u_draw_rect_ctl/delay[8]
    SLICE_X15Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.509 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_6/O
                         net (fo=1, routed)           0.433     0.942    u_top_vga/u_draw_rect_ctl/delay[19]_i_6_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_4/O
                         net (fo=1, routed)           0.648     1.714    u_top_vga/u_draw_rect_ctl/delay[19]_i_4_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.838 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_3/O
                         net (fo=27, routed)          1.608     3.446    u_top_vga/u_draw_rect_ctl/delay[19]_i_3_n_0
    SLICE_X15Y4          LUT5 (Prop_lut5_I0_O)        0.154     3.600 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          2.185     5.785    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.517    13.907    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y9           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[4]/C
                         clock pessimism              0.564    14.470    
                         clock uncertainty           -0.079    14.391    
    SLICE_X1Y9           FDRE (Setup_fdre_C_CE)      -0.408    13.983    u_top_vga/u_draw_rect_ctl/xpos_reg[4]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  8.197    

Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_wiz_1 rise@15.385ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 1.044ns (15.520%)  route 5.683ns (84.480%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.570    -0.942    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X14Y2          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/Q
                         net (fo=2, routed)           0.808     0.385    u_top_vga/u_draw_rect_ctl/delay[8]
    SLICE_X15Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.509 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_6/O
                         net (fo=1, routed)           0.433     0.942    u_top_vga/u_draw_rect_ctl/delay[19]_i_6_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_4/O
                         net (fo=1, routed)           0.648     1.714    u_top_vga/u_draw_rect_ctl/delay[19]_i_4_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.838 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_3/O
                         net (fo=27, routed)          1.608     3.446    u_top_vga/u_draw_rect_ctl/delay[19]_i_3_n_0
    SLICE_X15Y4          LUT5 (Prop_lut5_I0_O)        0.154     3.600 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          2.185     5.785    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.517    13.907    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y9           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[7]/C
                         clock pessimism              0.564    14.470    
                         clock uncertainty           -0.079    14.391    
    SLICE_X1Y9           FDRE (Setup_fdre_C_CE)      -0.408    13.983    u_top_vga/u_draw_rect_ctl/xpos_reg[7]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  8.197    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_wiz_1 rise@15.385ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 1.044ns (15.771%)  route 5.576ns (84.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.570    -0.942    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X14Y2          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/Q
                         net (fo=2, routed)           0.808     0.385    u_top_vga/u_draw_rect_ctl/delay[8]
    SLICE_X15Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.509 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_6/O
                         net (fo=1, routed)           0.433     0.942    u_top_vga/u_draw_rect_ctl/delay[19]_i_6_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_4/O
                         net (fo=1, routed)           0.648     1.714    u_top_vga/u_draw_rect_ctl/delay[19]_i_4_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.838 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_3/O
                         net (fo=27, routed)          1.608     3.446    u_top_vga/u_draw_rect_ctl/delay[19]_i_3_n_0
    SLICE_X15Y4          LUT5 (Prop_lut5_I0_O)        0.154     3.600 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          2.079     5.678    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X7Y1           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.518    13.908    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X7Y1           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/C
                         clock pessimism              0.564    14.471    
                         clock uncertainty           -0.079    14.392    
    SLICE_X7Y1           FDRE (Setup_fdre_C_CE)      -0.408    13.984    u_top_vga/u_draw_rect_ctl/xpos_reg[2]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_wiz_1 rise@15.385ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.702ns (43.459%)  route 3.515ns (56.541%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 13.902 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.612    -0.900    u_top_vga/u_font_rom/clk_65MHz
    RAMB18_X0Y0          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.554 r  u_top_vga/u_font_rom/char_line_pixels_reg/DOADO[0]
                         net (fo=1, routed)           1.045     2.599    u_top_vga/u_font_rom/char_line_pixels[0]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124     2.723 f  u_top_vga/u_font_rom/out\\.rgb[11]_i_4/O
                         net (fo=1, routed)           0.873     3.597    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_1
    SLICE_X9Y1           LUT5 (Prop_lut5_I3_O)        0.124     3.721 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           1.597     5.317    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X3Y16          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.512    13.902    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X3Y16          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C
                         clock pessimism              0.564    14.465    
                         clock uncertainty           -0.079    14.386    
    SLICE_X3Y16          FDSE (Setup_fdse_C_S)       -0.429    13.957    u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_wiz_1 rise@15.385ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 1.044ns (16.804%)  route 5.169ns (83.196%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 13.842 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.570    -0.942    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X14Y2          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/Q
                         net (fo=2, routed)           0.808     0.385    u_top_vga/u_draw_rect_ctl/delay[8]
    SLICE_X15Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.509 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_6/O
                         net (fo=1, routed)           0.433     0.942    u_top_vga/u_draw_rect_ctl/delay[19]_i_6_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_4/O
                         net (fo=1, routed)           0.648     1.714    u_top_vga/u_draw_rect_ctl/delay[19]_i_4_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.838 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_3/O
                         net (fo=27, routed)          1.608     3.446    u_top_vga/u_draw_rect_ctl/delay[19]_i_3_n_0
    SLICE_X15Y4          LUT5 (Prop_lut5_I0_O)        0.154     3.600 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.672     5.271    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X11Y0          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.452    13.842    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X11Y0          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[6]/C
                         clock pessimism              0.564    14.405    
                         clock uncertainty           -0.079    14.326    
    SLICE_X11Y0          FDRE (Setup_fdre_C_CE)      -0.408    13.918    u_top_vga/u_draw_rect_ctl/xpos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_wiz_1 rise@15.385ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 1.044ns (16.633%)  route 5.233ns (83.367%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.570    -0.942    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X14Y2          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  u_top_vga/u_draw_rect_ctl/delay_reg[8]/Q
                         net (fo=2, routed)           0.808     0.385    u_top_vga/u_draw_rect_ctl/delay[8]
    SLICE_X15Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.509 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_6/O
                         net (fo=1, routed)           0.433     0.942    u_top_vga/u_draw_rect_ctl/delay[19]_i_6_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_4/O
                         net (fo=1, routed)           0.648     1.714    u_top_vga/u_draw_rect_ctl/delay[19]_i_4_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.838 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_3/O
                         net (fo=27, routed)          1.608     3.446    u_top_vga/u_draw_rect_ctl/delay[19]_i_3_n_0
    SLICE_X15Y4          LUT5 (Prop_lut5_I0_O)        0.154     3.600 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.736     5.335    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.518    13.908    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[10]/C
                         clock pessimism              0.564    14.471    
                         clock uncertainty           -0.079    14.392    
    SLICE_X1Y8           FDRE (Setup_fdre_C_CE)      -0.408    13.984    u_top_vga/u_draw_rect_ctl/xpos_reg[10]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  8.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.602%)  route 0.175ns (55.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.566    -0.615    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X11Y6          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_top_vga/u_draw_rect/pixel_addr_reg[8]/Q
                         net (fo=2, routed)           0.175    -0.299    u_top_vga/u_image_rom/sel[8]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.877    -0.812    u_top_vga/u_image_rom/clk_65MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.274    -0.538    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.355    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.034%)  route 0.164ns (49.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.566    -0.615    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X8Y6           FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  u_top_vga/u_draw_rect/pixel_addr_reg[5]/Q
                         net (fo=2, routed)           0.164    -0.288    u_top_vga/u_image_rom/sel[5]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.877    -0.812    u_top_vga/u_image_rom/clk_65MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.375    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.401%)  route 0.217ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.565    -0.616    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X11Y7          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_rect/pixel_addr_reg[10]/Q
                         net (fo=2, routed)           0.217    -0.259    u_top_vga/u_image_rom/sel[10]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.877    -0.812    u_top_vga/u_image_rom/clk_65MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.274    -0.538    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.355    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.566    -0.615    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X11Y6          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_top_vga/u_draw_rect/pixel_addr_reg[7]/Q
                         net (fo=2, routed)           0.218    -0.256    u_top_vga/u_image_rom/sel[7]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.877    -0.812    u_top_vga/u_image_rom/clk_65MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.274    -0.538    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.355    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.320%)  route 0.237ns (62.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.566    -0.615    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X11Y6          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_top_vga/u_draw_rect/pixel_addr_reg[9]/Q
                         net (fo=2, routed)           0.237    -0.238    u_top_vga/u_image_rom/sel[9]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.877    -0.812    u_top_vga/u_image_rom/clk_65MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.274    -0.538    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.355    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect_char/rgb_nxt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.590    -0.591    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.394    u_top_vga/u_draw_rect_char/rgb_nxt_reg[11]_0[6]
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect_char/rgb_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.860    -0.830    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect_char/rgb_nxt_reg[6]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.078    -0.513    u_top_vga/u_draw_rect_char/rgb_nxt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.122%)  route 0.219ns (60.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.566    -0.615    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X9Y6           FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_top_vga/u_draw_rect/pixel_addr_reg[6]/Q
                         net (fo=2, routed)           0.219    -0.255    u_top_vga/u_image_rom/sel[6]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.877    -0.812    u_top_vga/u_image_rom/clk_65MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.375    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_1/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_clk_1/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_1/clk_65MHz_clk_wiz_1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_1/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_1/clk_65MHz_clk_wiz_1_en_clk
    SLICE_X35Y45         FDRE                                         r  u_clk_1/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk_1/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk_1/seq_reg2[0]
    SLICE_X35Y45         FDRE                                         r  u_clk_1/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_1/clk_65MHz_clk_wiz_1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_1/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_1/clk_65MHz_clk_wiz_1_en_clk
    SLICE_X35Y45         FDRE                                         r  u_clk_1/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk_1/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/vcount_nxt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.566    -0.615    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X13Y4          FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_top_vga/u_draw_rect/vcount_nxt2_reg[6]/Q
                         net (fo=1, routed)           0.091    -0.383    u_top_vga/u_draw_rect/vcount_nxt2[6]
    SLICE_X12Y4          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.836    -0.854    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X12Y4          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[6]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.085    -0.517    u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.729%)  route 0.220ns (57.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.566    -0.615    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X8Y5           FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  u_top_vga/u_draw_rect/pixel_addr_reg[2]/Q
                         net (fo=2, routed)           0.220    -0.232    u_top_vga/u_image_rom/sel[2]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.877    -0.812    u_top_vga/u_image_rom/clk_65MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.375    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65MHz_clk_wiz_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u_clk_1/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y0      u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y2      u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y2      u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    u_clk_1/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         15.385      13.229     BUFHCE_X0Y1      u_clk_1/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y45     u_clk_1/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y45     u_clk_1/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y45     u_clk_1/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y45     u_clk_1/seq_reg2_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y45     u_clk_1/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y45     u_clk_1/seq_reg2_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y16      u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y45     u_clk_1/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y45     u_clk_1/seq_reg2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_1/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    u_clk_1/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_1/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk_wiz_1
  To Clock:  clk_100MHz_clk_wiz_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.539ns,  Total Violation      -48.312ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100MHz_clk_wiz_1 rise@170.000ns - clk_65MHz_clk_wiz_1 rise@169.231ns)
  Data Path Delay:        1.821ns  (logic 0.456ns (25.041%)  route 1.365ns (74.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 168.517 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 168.352 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.922    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   164.961 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   166.623    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.719 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.633   168.352    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X3Y13          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDSE (Prop_fdse_C_Q)         0.456   168.808 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           1.365   170.173    u_top_vga/u_draw_mouse/D[4]
    SLICE_X4Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.512   168.517    u_top_vga/u_draw_mouse/CLK
    SLICE_X4Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[4]/C
                         clock pessimism              0.398   168.915    
                         clock uncertainty           -0.199   168.716    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)       -0.081   168.635    u_top_vga/u_draw_mouse/rgb_nxt_reg[4]
  -------------------------------------------------------------------
                         required time                        168.635    
                         arrival time                        -170.173    
  -------------------------------------------------------------------
                         slack                                 -1.539    

Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100MHz_clk_wiz_1 rise@170.000ns - clk_65MHz_clk_wiz_1 rise@169.231ns)
  Data Path Delay:        1.670ns  (logic 0.419ns (25.094%)  route 1.251ns (74.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 168.518 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 168.350 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.922    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   164.961 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   166.623    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.719 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.631   168.350    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X4Y12          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419   168.769 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           1.251   170.020    u_top_vga/u_draw_mouse/D[2]
    SLICE_X5Y12          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.513   168.518    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y12          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/C
                         clock pessimism              0.398   168.916    
                         clock uncertainty           -0.199   168.717    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.218   168.499    u_top_vga/u_draw_mouse/rgb_nxt_reg[2]
  -------------------------------------------------------------------
                         required time                        168.499    
                         arrival time                        -170.020    
  -------------------------------------------------------------------
                         slack                                 -1.521    

Slack (VIOLATED) :        -1.491ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vblnk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/blnk_nxt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100MHz_clk_wiz_1 rise@170.000ns - clk_65MHz_clk_wiz_1 rise@169.231ns)
  Data Path Delay:        1.934ns  (logic 0.580ns (29.982%)  route 1.354ns (70.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 168.447 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 168.279 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.922    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   164.961 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   166.623    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.719 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.560   168.279    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X9Y17          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vblnk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456   168.735 r  u_top_vga/u_draw_rect_char/out\\.vblnk_reg/Q
                         net (fo=1, routed)           1.354   170.090    u_top_vga/u_draw_rect_char/top_drect_char_in\\.vblnk
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.124   170.214 r  u_top_vga/u_draw_rect_char/blnk_nxt_i_1/O
                         net (fo=1, routed)           0.000   170.214    u_top_vga/u_draw_mouse/blnk_nxt_reg_1
    SLICE_X8Y17          FDRE                                         r  u_top_vga/u_draw_mouse/blnk_nxt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.442   168.447    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y17          FDRE                                         r  u_top_vga/u_draw_mouse/blnk_nxt_reg/C
                         clock pessimism              0.398   168.845    
                         clock uncertainty           -0.199   168.646    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.077   168.723    u_top_vga/u_draw_mouse/blnk_nxt_reg
  -------------------------------------------------------------------
                         required time                        168.723    
                         arrival time                        -170.214    
  -------------------------------------------------------------------
                         slack                                 -1.491    

Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100MHz_clk_wiz_1 rise@170.000ns - clk_65MHz_clk_wiz_1 rise@169.231ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.734%)  route 1.316ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 168.455 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 168.288 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.922    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   164.961 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   166.623    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.719 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.569   168.288    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X13Y4          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456   168.744 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[9]/Q
                         net (fo=1, routed)           1.316   170.060    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[9]
    SLICE_X13Y3          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.450   168.455    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y3          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/C
                         clock pessimism              0.398   168.853    
                         clock uncertainty           -0.199   168.654    
    SLICE_X13Y3          FDRE (Setup_fdre_C_D)       -0.081   168.573    u_top_vga/u_draw_mouse/vcount_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                        168.573    
                         arrival time                        -170.060    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100MHz_clk_wiz_1 rise@170.000ns - clk_65MHz_clk_wiz_1 rise@169.231ns)
  Data Path Delay:        1.809ns  (logic 0.456ns (25.211%)  route 1.353ns (74.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 168.519 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 168.349 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.922    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   164.961 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   166.623    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.719 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.630   168.349    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X3Y16          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDSE (Prop_fdse_C_Q)         0.456   168.805 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           1.353   170.158    u_top_vga/u_draw_mouse/D[5]
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.514   168.519    u_top_vga/u_draw_mouse/CLK
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[5]/C
                         clock pessimism              0.398   168.917    
                         clock uncertainty           -0.199   168.718    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.043   168.675    u_top_vga/u_draw_mouse/rgb_nxt_reg[5]
  -------------------------------------------------------------------
                         required time                        168.675    
                         arrival time                        -170.158    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.477ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100MHz_clk_wiz_1 rise@170.000ns - clk_65MHz_clk_wiz_1 rise@169.231ns)
  Data Path Delay:        1.784ns  (logic 0.456ns (25.562%)  route 1.328ns (74.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 168.519 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 168.349 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.922    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   164.961 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   166.623    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.719 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.630   168.349    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X5Y14          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456   168.805 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           1.328   170.133    u_top_vga/u_draw_mouse/D[8]
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.514   168.519    u_top_vga/u_draw_mouse/CLK
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/C
                         clock pessimism              0.398   168.917    
                         clock uncertainty           -0.199   168.718    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.062   168.656    u_top_vga/u_draw_mouse/rgb_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                        168.656    
                         arrival time                        -170.133    
  -------------------------------------------------------------------
                         slack                                 -1.477    

Slack (VIOLATED) :        -1.460ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100MHz_clk_wiz_1 rise@170.000ns - clk_65MHz_clk_wiz_1 rise@169.231ns)
  Data Path Delay:        1.732ns  (logic 0.518ns (29.903%)  route 1.214ns (70.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 168.456 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 168.289 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.922    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   164.961 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   166.623    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.719 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.570   168.289    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X8Y1           FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.518   168.807 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[0]/Q
                         net (fo=1, routed)           1.214   170.022    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[0]
    SLICE_X9Y1           FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.451   168.456    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y1           FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/C
                         clock pessimism              0.398   168.854    
                         clock uncertainty           -0.199   168.655    
    SLICE_X9Y1           FDRE (Setup_fdre_C_D)       -0.093   168.562    u_top_vga/u_draw_mouse/hcount_nxt_reg[0]
  -------------------------------------------------------------------
                         required time                        168.562    
                         arrival time                        -170.022    
  -------------------------------------------------------------------
                         slack                                 -1.460    

Slack (VIOLATED) :        -1.432ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100MHz_clk_wiz_1 rise@170.000ns - clk_65MHz_clk_wiz_1 rise@169.231ns)
  Data Path Delay:        1.787ns  (logic 0.518ns (28.994%)  route 1.269ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 168.457 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 168.288 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.922    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   164.961 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   166.623    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.719 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.569   168.288    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X10Y3          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.518   168.806 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[4]/Q
                         net (fo=1, routed)           1.269   170.075    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[4]
    SLICE_X10Y1          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.452   168.457    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y1          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[4]/C
                         clock pessimism              0.398   168.855    
                         clock uncertainty           -0.199   168.656    
    SLICE_X10Y1          FDRE (Setup_fdre_C_D)       -0.013   168.643    u_top_vga/u_draw_mouse/hcount_nxt_reg[4]
  -------------------------------------------------------------------
                         required time                        168.643    
                         arrival time                        -170.075    
  -------------------------------------------------------------------
                         slack                                 -1.432    

Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100MHz_clk_wiz_1 rise@170.000ns - clk_65MHz_clk_wiz_1 rise@169.231ns)
  Data Path Delay:        1.738ns  (logic 0.456ns (26.231%)  route 1.282ns (73.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 168.517 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 168.351 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.922    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   164.961 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   166.623    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.719 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.632   168.351    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X5Y11          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456   168.807 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           1.282   170.090    u_top_vga/u_draw_mouse/D[10]
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.512   168.517    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/C
                         clock pessimism              0.398   168.915    
                         clock uncertainty           -0.199   168.716    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)       -0.047   168.669    u_top_vga/u_draw_mouse/rgb_nxt_reg[10]
  -------------------------------------------------------------------
                         required time                        168.669    
                         arrival time                        -170.090    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100MHz_clk_wiz_1 rise@170.000ns - clk_65MHz_clk_wiz_1 rise@169.231ns)
  Data Path Delay:        1.757ns  (logic 0.518ns (29.480%)  route 1.239ns (70.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 168.457 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 168.289 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.922    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   164.961 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   166.623    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.719 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.570   168.289    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X10Y0          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518   168.807 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[5]/Q
                         net (fo=1, routed)           1.239   170.046    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[5]
    SLICE_X10Y2          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.452   168.457    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y2          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/C
                         clock pessimism              0.398   168.855    
                         clock uncertainty           -0.199   168.656    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)       -0.030   168.626    u_top_vga/u_draw_mouse/vcount_nxt_reg[5]
  -------------------------------------------------------------------
                         required time                        168.626    
                         arrival time                        -170.046    
  -------------------------------------------------------------------
                         slack                                 -1.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.119%)  route 0.496ns (77.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.567    -0.614    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X15Y2          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[8]/Q
                         net (fo=1, routed)           0.496     0.023    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[8]
    SLICE_X13Y2          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.837    -0.853    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y2          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X13Y2          FDRE (Hold_fdre_C_D)         0.070    -0.028    u_top_vga/u_draw_mouse/vcount_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.073%)  route 0.465ns (73.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.593    -0.588    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X6Y5           FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/Q
                         net (fo=1, routed)           0.465     0.041    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[3]
    SLICE_X7Y5           FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.864    -0.826    u_top_vga/u_draw_mouse/CLK
    SLICE_X7Y5           FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.199    -0.071    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.060    -0.011    u_top_vga/u_draw_mouse/hcount_nxt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.796%)  route 0.506ns (78.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.567    -0.614    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X9Y0           FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[5]/Q
                         net (fo=1, routed)           0.506     0.033    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[5]
    SLICE_X9Y1           FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.837    -0.853    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y1           FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X9Y1           FDRE (Hold_fdre_C_D)         0.078    -0.020    u_top_vga/u_draw_mouse/hcount_nxt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.962%)  route 0.501ns (78.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.589    -0.592    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X4Y14          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           0.501     0.050    u_top_vga/u_draw_mouse/D[7]
    SLICE_X5Y12          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.830    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y12          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.199    -0.075    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.071    -0.004    u_top_vga/u_draw_mouse/rgb_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.362%)  route 0.490ns (77.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.567    -0.614    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X15Y2          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[2]/Q
                         net (fo=1, routed)           0.490     0.016    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[2]
    SLICE_X12Y1          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.837    -0.853    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y1          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X12Y1          FDRE (Hold_fdre_C_D)         0.060    -0.038    u_top_vga/u_draw_mouse/vcount_nxt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.865%)  route 0.504ns (78.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.589    -0.592    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X5Y14          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           0.504     0.052    u_top_vga/u_draw_mouse/D[8]
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.861    -0.829    u_top_vga/u_draw_mouse/CLK
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.199    -0.074    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.071    -0.003    u_top_vga/u_draw_mouse/rgb_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.730%)  route 0.508ns (78.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.590    -0.591    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X4Y12          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           0.508     0.058    u_top_vga/u_draw_mouse/D[9]
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.859    -0.831    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[9]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.076    -0.000    u_top_vga/u_draw_mouse/rgb_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.865%)  route 0.504ns (78.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.590    -0.591    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X4Y12          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           0.504     0.053    u_top_vga/u_draw_mouse/D[3]
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.859    -0.831    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.071    -0.005    u_top_vga/u_draw_mouse/rgb_nxt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.753%)  route 0.507ns (78.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.592    -0.589    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X3Y12          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.507     0.059    u_top_vga/u_draw_mouse/D[6]
    SLICE_X5Y12          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.830    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y12          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[6]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.199    -0.075    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.075    -0.000    u_top_vga/u_draw_mouse/rgb_nxt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_1 rise@0.000ns - clk_65MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.821%)  route 0.505ns (78.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.567    -0.614    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X13Y1          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[1]/Q
                         net (fo=1, routed)           0.505     0.032    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[1]
    SLICE_X13Y2          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.837    -0.853    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y2          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X13Y2          FDRE (Hold_fdre_C_D)         0.070    -0.028    u_top_vga/u_draw_mouse/vcount_nxt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_1
  To Clock:  clk_65MHz_clk_wiz_1

Setup :           47  Failing Endpoints,  Worst Slack       -1.736ns,  Total Violation      -70.093ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/mouse_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_wiz_1 rise@30.769ns - clk_100MHz_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        2.054ns  (logic 0.456ns (22.200%)  route 1.598ns (77.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 29.223 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 29.056 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.568    29.056    u_top_vga/u_MouseCtl/CLK
    SLICE_X13Y8          FDRE                                         r  u_top_vga/u_MouseCtl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    29.512 r  u_top_vga/u_MouseCtl/left_reg/Q
                         net (fo=1, routed)           1.598    31.110    u_top_vga/u_draw_rect_ctl/left
    SLICE_X15Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/mouse_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.449    29.223    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X15Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/mouse_state_reg/C
                         clock pessimism              0.398    29.621    
                         clock uncertainty           -0.199    29.422    
    SLICE_X15Y8          FDRE (Setup_fdre_C_D)       -0.047    29.375    u_top_vga/u_draw_rect_ctl/mouse_state_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -31.110    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.628ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_wiz_1 rise@30.769ns - clk_100MHz_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        2.112ns  (logic 0.667ns (31.586%)  route 1.445ns (68.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 29.223 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 29.056 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.568    29.056    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y7          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518    29.574 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.445    31.019    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.149    31.168 r  u_top_vga/u_draw_rect_ctl/fallingCtr[0]_i_1/O
                         net (fo=1, routed)           0.000    31.168    u_top_vga/u_draw_rect_ctl/fallingCtr[0]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.449    29.223    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X10Y9          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]/C
                         clock pessimism              0.398    29.621    
                         clock uncertainty           -0.199    29.422    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.118    29.540    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.540    
                         arrival time                         -31.168    
  -------------------------------------------------------------------
                         slack                                 -1.628    

Slack (VIOLATED) :        -1.628ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_wiz_1 rise@30.769ns - clk_100MHz_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        2.076ns  (logic 0.580ns (27.943%)  route 1.496ns (72.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 29.223 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.567    29.055    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y9          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456    29.511 r  u_top_vga/u_MouseCtl/ypos_reg[5]/Q
                         net (fo=5, routed)           1.496    31.007    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[5]
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.124    31.131 r  u_top_vga/u_draw_rect_ctl/fallingCtr[5]_i_1/O
                         net (fo=1, routed)           0.000    31.131    u_top_vga/u_draw_rect_ctl/fallingCtr[5]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.449    29.223    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X10Y9          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[5]/C
                         clock pessimism              0.398    29.621    
                         clock uncertainty           -0.199    29.422    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.081    29.503    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.503    
                         arrival time                         -31.131    
  -------------------------------------------------------------------
                         slack                                 -1.628    

Slack (VIOLATED) :        -1.626ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_wiz_1 rise@30.769ns - clk_100MHz_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        1.928ns  (logic 0.518ns (26.868%)  route 1.410ns (73.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 29.290 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.637    29.125    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    29.643 r  u_top_vga/u_MouseCtl/xpos_reg[10]/Q
                         net (fo=5, routed)           1.410    31.053    u_top_vga/u_draw_rect_ctl/D[10]
    SLICE_X4Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.516    29.290    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X4Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[10]/C
                         clock pessimism              0.398    29.688    
                         clock uncertainty           -0.199    29.489    
    SLICE_X4Y8           FDRE (Setup_fdre_C_D)       -0.062    29.427    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[10]
  -------------------------------------------------------------------
                         required time                         29.427    
                         arrival time                         -31.053    
  -------------------------------------------------------------------
                         slack                                 -1.626    

Slack (VIOLATED) :        -1.593ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_wiz_1 rise@30.769ns - clk_100MHz_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        1.991ns  (logic 0.580ns (29.124%)  route 1.411ns (70.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 29.224 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.567    29.055    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y9          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456    29.511 r  u_top_vga/u_MouseCtl/ypos_reg[5]/Q
                         net (fo=5, routed)           1.411    30.923    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[5]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124    31.047 r  u_top_vga/u_draw_rect_ctl/ypos[5]_i_1/O
                         net (fo=1, routed)           0.000    31.047    u_top_vga/u_draw_rect_ctl/ypos[5]_i_1_n_0
    SLICE_X11Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.450    29.224    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X11Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[5]/C
                         clock pessimism              0.398    29.622    
                         clock uncertainty           -0.199    29.423    
    SLICE_X11Y8          FDRE (Setup_fdre_C_D)        0.031    29.454    u_top_vga/u_draw_rect_ctl/ypos_reg[5]
  -------------------------------------------------------------------
                         required time                         29.454    
                         arrival time                         -31.047    
  -------------------------------------------------------------------
                         slack                                 -1.593    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_wiz_1 rise@30.769ns - clk_100MHz_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        2.034ns  (logic 0.580ns (28.515%)  route 1.454ns (71.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 29.223 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.567    29.055    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y9          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456    29.511 r  u_top_vga/u_MouseCtl/ypos_reg[10]/Q
                         net (fo=5, routed)           1.454    30.965    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[10]
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.124    31.089 r  u_top_vga/u_draw_rect_ctl/fallingCtr[10]_i_1/O
                         net (fo=1, routed)           0.000    31.089    u_top_vga/u_draw_rect_ctl/fallingCtr[10]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.449    29.223    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X10Y9          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/C
                         clock pessimism              0.398    29.621    
                         clock uncertainty           -0.199    29.422    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.077    29.499    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]
  -------------------------------------------------------------------
                         required time                         29.499    
                         arrival time                         -31.089    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.590ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_wiz_1 rise@30.769ns - clk_100MHz_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        1.986ns  (logic 0.580ns (29.204%)  route 1.406ns (70.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 29.224 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 29.057 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.569    29.057    u_top_vga/u_MouseCtl/CLK
    SLICE_X15Y6          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    29.513 r  u_top_vga/u_MouseCtl/ypos_reg[2]/Q
                         net (fo=7, routed)           1.406    30.920    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[2]
    SLICE_X15Y5          LUT4 (Prop_lut4_I1_O)        0.124    31.044 r  u_top_vga/u_draw_rect_ctl/fallingCtr[2]_i_1/O
                         net (fo=1, routed)           0.000    31.044    u_top_vga/u_draw_rect_ctl/fallingCtr[2]_i_1_n_0
    SLICE_X15Y5          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.450    29.224    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X15Y5          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[2]/C
                         clock pessimism              0.398    29.622    
                         clock uncertainty           -0.199    29.423    
    SLICE_X15Y5          FDRE (Setup_fdre_C_D)        0.031    29.454    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.454    
                         arrival time                         -31.044    
  -------------------------------------------------------------------
                         slack                                 -1.590    

Slack (VIOLATED) :        -1.587ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_wiz_1 rise@30.769ns - clk_100MHz_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        1.984ns  (logic 0.642ns (32.364%)  route 1.342ns (67.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 29.224 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 29.057 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.569    29.057    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y5          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518    29.575 r  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.342    30.917    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[4]
    SLICE_X15Y5          LUT4 (Prop_lut4_I1_O)        0.124    31.041 r  u_top_vga/u_draw_rect_ctl/fallingCtr[4]_i_1/O
                         net (fo=1, routed)           0.000    31.041    u_top_vga/u_draw_rect_ctl/fallingCtr[4]_i_1_n_0
    SLICE_X15Y5          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.450    29.224    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X15Y5          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[4]/C
                         clock pessimism              0.398    29.622    
                         clock uncertainty           -0.199    29.423    
    SLICE_X15Y5          FDRE (Setup_fdre_C_D)        0.031    29.454    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.454    
                         arrival time                         -31.041    
  -------------------------------------------------------------------
                         slack                                 -1.587    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_wiz_1 rise@30.769ns - clk_100MHz_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.598%)  route 1.390ns (68.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 29.223 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 29.057 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.569    29.057    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y6          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    29.575 r  u_top_vga/u_MouseCtl/ypos_reg[9]/Q
                         net (fo=5, routed)           1.390    30.965    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[9]
    SLICE_X12Y8          LUT4 (Prop_lut4_I1_O)        0.124    31.089 r  u_top_vga/u_draw_rect_ctl/fallingCtr[9]_i_1/O
                         net (fo=1, routed)           0.000    31.089    u_top_vga/u_draw_rect_ctl/fallingCtr[9]_i_1_n_0
    SLICE_X12Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.449    29.223    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X12Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[9]/C
                         clock pessimism              0.398    29.621    
                         clock uncertainty           -0.199    29.422    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.081    29.503    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.503    
                         arrival time                         -31.089    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.582ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_wiz_1 rise@30.769ns - clk_100MHz_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        1.979ns  (logic 0.642ns (32.445%)  route 1.337ns (67.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 29.224 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 29.057 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.569    29.057    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y6          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518    29.575 r  u_top_vga/u_MouseCtl/ypos_reg[9]/Q
                         net (fo=5, routed)           1.337    30.912    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[9]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.124    31.036 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_1/O
                         net (fo=1, routed)           0.000    31.036    u_top_vga/u_draw_rect_ctl/ypos[9]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.450    29.224    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X13Y5          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/C
                         clock pessimism              0.398    29.622    
                         clock uncertainty           -0.199    29.423    
    SLICE_X13Y5          FDRE (Setup_fdre_C_D)        0.031    29.454    u_top_vga/u_draw_rect_ctl/ypos_reg[9]
  -------------------------------------------------------------------
                         required time                         29.454    
                         arrival time                         -31.036    
  -------------------------------------------------------------------
                         slack                                 -1.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.030%)  route 0.465ns (68.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.594    -0.587    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y8           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u_top_vga/u_MouseCtl/xpos_reg[11]/Q
                         net (fo=5, routed)           0.465     0.041    u_top_vga/u_draw_rect_ctl/D[11]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.086 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_2/O
                         net (fo=1, routed)           0.000     0.086    u_top_vga/u_draw_rect_ctl/xpos[11]_i_2_n_0
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.865    -0.825    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[11]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.199    -0.070    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.092     0.022    u_top_vga/u_draw_rect_ctl/xpos_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.552%)  route 0.489ns (72.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.594    -0.587    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y7           FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_MouseCtl/xpos_reg[9]/Q
                         net (fo=5, routed)           0.489     0.043    u_top_vga/u_draw_rect_ctl/D[9]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.088 r  u_top_vga/u_draw_rect_ctl/xpos[9]_i_1/O
                         net (fo=1, routed)           0.000     0.088    u_top_vga/u_draw_rect_ctl/xpos[9]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.865    -0.825    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[9]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.199    -0.070    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.092     0.022    u_top_vga/u_draw_rect_ctl/xpos_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.234%)  route 0.523ns (73.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.565    -0.616    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y9          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_MouseCtl/ypos_reg[10]/Q
                         net (fo=5, routed)           0.523     0.048    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[10]
    SLICE_X10Y9          LUT4 (Prop_lut4_I1_O)        0.045     0.093 r  u_top_vga/u_draw_rect_ctl/fallingCtr[10]_i_1/O
                         net (fo=1, routed)           0.000     0.093    u_top_vga/u_draw_rect_ctl/fallingCtr[10]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.835    -0.855    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X10Y9          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.199    -0.100    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.120     0.020    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.174%)  route 0.525ns (73.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.565    -0.616    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y9          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_MouseCtl/ypos_reg[10]/Q
                         net (fo=5, routed)           0.525     0.049    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[10]
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.045     0.094 r  u_top_vga/u_draw_rect_ctl/ypos[10]_i_1/O
                         net (fo=1, routed)           0.000     0.094    u_top_vga/u_draw_rect_ctl/ypos[10]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.834    -0.856    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X10Y10         FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.199    -0.101    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.120     0.019    u_top_vga/u_draw_rect_ctl/ypos_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.299%)  route 0.504ns (70.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.565    -0.616    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y7          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=6, routed)           0.504     0.052    u_top_vga/u_draw_rect_ctl/D[3]
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.097 r  u_top_vga/u_draw_rect_ctl/xpos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.097    u_top_vga/u_draw_rect_ctl/xpos[3]_i_1_n_0
    SLICE_X8Y7           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.835    -0.855    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X8Y7           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[3]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.199    -0.100    
    SLICE_X8Y7           FDRE (Hold_fdre_C_D)         0.121     0.021    u_top_vga/u_draw_rect_ctl/xpos_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.198%)  route 0.507ns (70.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.566    -0.615    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y6          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  u_top_vga/u_MouseCtl/ypos_reg[7]/Q
                         net (fo=5, routed)           0.507     0.055    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[7]
    SLICE_X12Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.100 r  u_top_vga/u_draw_rect_ctl/fallingCtr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.100    u_top_vga/u_draw_rect_ctl/fallingCtr[7]_i_1_n_0
    SLICE_X12Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.835    -0.855    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X12Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.199    -0.100    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.120     0.020    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.492%)  route 0.515ns (78.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.565    -0.616    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y9          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_MouseCtl/xpos_reg[5]/Q
                         net (fo=5, routed)           0.515     0.040    u_top_vga/u_draw_rect_ctl/D[5]
    SLICE_X10Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.835    -0.855    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X10Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[5]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.199    -0.100    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.059    -0.041    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[5]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.002%)  route 0.503ns (72.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.565    -0.616    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y9          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_MouseCtl/xpos_reg[5]/Q
                         net (fo=5, routed)           0.503     0.027    u_top_vga/u_draw_rect_ctl/D[5]
    SLICE_X11Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.072 r  u_top_vga/u_draw_rect_ctl/xpos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.072    u_top_vga/u_draw_rect_ctl/xpos[5]_i_1_n_0
    SLICE_X11Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.835    -0.855    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X11Y8          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.199    -0.100    
    SLICE_X11Y8          FDRE (Hold_fdre_C_D)         0.091    -0.009    u_top_vga/u_draw_rect_ctl/xpos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.209ns (30.299%)  route 0.481ns (69.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.566    -0.615    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y6          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  u_top_vga/u_MouseCtl/ypos_reg[7]/Q
                         net (fo=5, routed)           0.481     0.029    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[7]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.074 r  u_top_vga/u_draw_rect_ctl/ypos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.074    u_top_vga/u_draw_rect_ctl/ypos[7]_i_1_n_0
    SLICE_X15Y7          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.835    -0.855    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X15Y7          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.199    -0.100    
    SLICE_X15Y7          FDRE (Hold_fdre_C_D)         0.091    -0.009    u_top_vga/u_draw_rect_ctl/ypos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_wiz_1 rise@0.000ns - clk_100MHz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.209ns (30.187%)  route 0.483ns (69.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.566    -0.615    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y5          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  u_top_vga/u_MouseCtl/ypos_reg[1]/Q
                         net (fo=8, routed)           0.483     0.032    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[1]
    SLICE_X13Y5          LUT6 (Prop_lut6_I4_O)        0.045     0.077 r  u_top_vga/u_draw_rect_ctl/ypos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.077    u_top_vga/u_draw_rect_ctl/ypos[1]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.836    -0.854    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X13Y5          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.199    -0.099    
    SLICE_X13Y5          FDRE (Hold_fdre_C_D)         0.092    -0.007    u_top_vga/u_draw_rect_ctl/ypos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.084    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz_clk_wiz_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.737ns  (logic 3.975ns (45.492%)  route 4.762ns (54.508%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.639    -0.873    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y2           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.762     4.346    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.864 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.864    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.385ns  (logic 3.978ns (47.441%)  route 4.407ns (52.559%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.639    -0.873    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y2           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.417 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           4.407     3.991    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     7.513 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.513    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 4.182ns (60.517%)  route 2.729ns (39.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.631    -0.881    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.478    -0.403 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.729     2.326    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.704     6.031 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.031    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 4.154ns (61.143%)  route 2.640ns (38.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.633    -0.879    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDSE (Prop_fdse_C_Q)         0.478    -0.401 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/Q
                         net (fo=1, routed)           2.640     2.240    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.676     5.916 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.916    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.718ns  (logic 4.174ns (62.134%)  route 2.544ns (37.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.633    -0.879    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDSE (Prop_fdse_C_Q)         0.478    -0.401 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/Q
                         net (fo=1, routed)           2.544     2.143    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.696     5.840 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.840    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.707ns  (logic 4.153ns (61.923%)  route 2.554ns (38.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.564    -0.948    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y14         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.478    -0.470 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.554     2.084    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.675     5.760 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.760    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.590ns  (logic 4.152ns (63.013%)  route 2.437ns (36.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.631    -0.881    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.478    -0.403 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/Q
                         net (fo=1, routed)           2.437     2.035    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.674     5.709 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.709    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.570ns  (logic 4.042ns (61.518%)  route 2.528ns (38.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.633    -0.879    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDSE (Prop_fdse_C_Q)         0.518    -0.361 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/Q
                         net (fo=1, routed)           2.528     2.168    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.691 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.691    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 4.175ns (63.739%)  route 2.375ns (36.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.631    -0.881    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.478    -0.403 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/Q
                         net (fo=1, routed)           2.375     1.972    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.697     5.669 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.669    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 4.147ns (63.526%)  route 2.381ns (36.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.561    -0.951    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.478    -0.473 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.381     1.908    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.669     5.577 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.577    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.406ns (71.839%)  route 0.551ns (28.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.148    -0.442 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.551     0.109    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.258     1.366 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.366    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.361ns (68.734%)  route 0.619ns (31.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/Q
                         net (fo=1, routed)           0.619     0.192    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.389 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.389    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.394ns (70.239%)  route 0.591ns (29.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.591     0.164    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.394 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.394    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.386ns (68.945%)  route 0.624ns (31.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDSE (Prop_fdse_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/Q
                         net (fo=1, routed)           0.624     0.198    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.420 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.420    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.384ns (68.718%)  route 0.630ns (31.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.630     0.204    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.423 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.423    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.389ns (68.370%)  route 0.643ns (31.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.643     0.216    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.441 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.441    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.406ns (67.872%)  route 0.665ns (32.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.148    -0.442 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/Q
                         net (fo=1, routed)           0.665     0.223    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.258     1.480 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.480    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.399ns (66.466%)  route 0.706ns (33.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.561    -0.620    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/Q
                         net (fo=1, routed)           0.706     0.233    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.251     1.484 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.484    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.427ns (67.785%)  route 0.678ns (32.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y15          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.148    -0.442 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.678     0.236    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.279     1.514 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.514    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.389ns (65.817%)  route 0.721ns (34.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X2Y14          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDSE (Prop_fdse_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/Q
                         net (fo=1, routed)           0.721     0.295    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.520 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.520    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_40MHz_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 fall edge)
                                                     12.308    12.308 f  
    W5                                                0.000    12.308 f  clk (IN)
                         net (fo=0)                   0.000    12.308    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.766 f  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    14.999    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961     8.038 f  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661     9.700    u_clk_1/clk_40MHz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.796 f  u_clk_1/clkout3_buf/O
                         net (fo=1, routed)           1.666    11.462    clk40MHz
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    11.934 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    11.935    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.440 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.440    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk_40MHz_clk_wiz_1  {rise@0.000ns fall@12.308ns period=24.615ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  u_clk_1/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    u_clk_1/clk_40MHz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_1/clkout3_buf/O
                         net (fo=1, routed)           0.585    -0.596    clk40MHz
    OLOGIC_X1Y93         ODDR                                         r  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_1/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_1/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk_1/clk_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_1/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_1/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_1/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_1/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_1/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_1/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_1/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_1/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_1/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_1/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_1/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz_clk_wiz_1

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.210ns  (logic 1.700ns (27.374%)  route 4.510ns (72.626%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.247     5.699    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X1Y0           LUT3 (Prop_lut3_I1_O)        0.124     5.823 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.263     6.086    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I4_O)        0.124     6.210 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     6.210    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.520    -1.475    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y0           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.993ns  (logic 1.572ns (26.238%)  route 4.421ns (73.762%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.421     5.869    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124     5.993 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.993    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.519    -1.476    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.991ns  (logic 1.576ns (26.308%)  route 4.415ns (73.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.415     5.867    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.124     5.991 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.991    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.518    -1.477    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y2           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 1.696ns (28.970%)  route 4.159ns (71.030%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.877     5.326    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     5.450 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.282     5.732    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I4_O)        0.124     5.856 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     5.856    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.519    -1.476    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.818ns  (logic 1.576ns (27.090%)  route 4.242ns (72.910%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.242     5.694    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.124     5.818 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.818    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.518    -1.477    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y2           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.765ns  (logic 1.572ns (27.276%)  route 4.193ns (72.724%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.193     5.641    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.765    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X3Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.519    -1.476    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.763ns  (logic 1.572ns (27.285%)  route 4.191ns (72.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.191     5.639    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.763    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X3Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.519    -1.476    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y3           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.686ns  (logic 1.576ns (27.716%)  route 4.110ns (72.284%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.110     5.562    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124     5.686 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.686    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.520    -1.475    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y0           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.681ns  (logic 1.576ns (27.740%)  route 4.105ns (72.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.105     5.557    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124     5.681 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.681    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.520    -1.475    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y0           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.441ns (25.479%)  route 4.216ns (74.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         4.216     5.657    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X10Y2          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         1.452    -1.543    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y2          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.210ns (30.752%)  route 0.472ns (69.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.472     0.681    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.859    -0.831    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.210ns (30.752%)  route 0.472ns (69.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.472     0.681    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.859    -0.831    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.210ns (30.752%)  route 0.472ns (69.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.472     0.681    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.859    -0.831    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.210ns (30.752%)  route 0.472ns (69.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.472     0.681    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.859    -0.831    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.210ns (30.557%)  route 0.476ns (69.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.476     0.686    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X4Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.859    -0.831    u_top_vga/u_draw_mouse/CLK
    SLICE_X4Y13          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.210ns (29.199%)  route 0.508ns (70.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.508     0.718    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.861    -0.829    u_top_vga/u_draw_mouse/CLK
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.210ns (29.199%)  route 0.508ns (70.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.508     0.718    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.861    -0.829    u_top_vga/u_draw_mouse/CLK
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.210ns (29.199%)  route 0.508ns (70.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.508     0.718    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.861    -0.829    u_top_vga/u_draw_mouse/CLK
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.210ns (25.541%)  route 0.611ns (74.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.611     0.820    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y12          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.830    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y12          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.210ns (25.541%)  route 0.611ns (74.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.611     0.820    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y12          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_100MHz_clk_wiz_1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.830    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y12          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_65MHz_clk_wiz_1

Max Delay           340 Endpoints
Min Delay           340 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.048ns  (logic 1.594ns (22.622%)  route 5.453ns (77.378%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.103     4.544    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X15Y4          LUT5 (Prop_lut5_I2_O)        0.153     4.697 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          2.350     7.048    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.518    -1.477    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X4Y2           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.883ns  (logic 1.594ns (23.164%)  route 5.288ns (76.836%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.103     4.544    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X15Y4          LUT5 (Prop_lut5_I2_O)        0.153     4.697 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          2.185     6.883    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.517    -1.478    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y9           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.883ns  (logic 1.594ns (23.164%)  route 5.288ns (76.836%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.103     4.544    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X15Y4          LUT5 (Prop_lut5_I2_O)        0.153     4.697 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          2.185     6.883    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.517    -1.478    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y9           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.776ns  (logic 1.594ns (23.529%)  route 5.182ns (76.471%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.103     4.544    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X15Y4          LUT5 (Prop_lut5_I2_O)        0.153     4.697 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          2.079     6.776    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X7Y1           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.518    -1.477    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X7Y1           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.433ns  (logic 1.594ns (24.784%)  route 4.839ns (75.216%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.103     4.544    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X15Y4          LUT5 (Prop_lut5_I2_O)        0.153     4.697 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.736     6.433    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.518    -1.477    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.433ns  (logic 1.594ns (24.784%)  route 4.839ns (75.216%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.103     4.544    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X15Y4          LUT5 (Prop_lut5_I2_O)        0.153     4.697 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.736     6.433    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.518    -1.477    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.433ns  (logic 1.594ns (24.784%)  route 4.839ns (75.216%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.103     4.544    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X15Y4          LUT5 (Prop_lut5_I2_O)        0.153     4.697 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.736     6.433    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.518    -1.477    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.433ns  (logic 1.594ns (24.784%)  route 4.839ns (75.216%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.103     4.544    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X15Y4          LUT5 (Prop_lut5_I2_O)        0.153     4.697 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.736     6.433    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.518    -1.477    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 1.594ns (25.032%)  route 4.775ns (74.968%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.103     4.544    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X15Y4          LUT5 (Prop_lut5_I2_O)        0.153     4.697 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.672     6.369    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X11Y0          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.452    -1.543    u_top_vga/u_draw_rect_ctl/clk_65MHz
    SLICE_X11Y0          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.211ns  (logic 1.565ns (25.200%)  route 4.646ns (74.800%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.050     4.491    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X9Y1           LUT5 (Prop_lut5_I4_O)        0.124     4.615 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           1.597     6.211    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X3Y16          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         1.512    -1.483    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X3Y16          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.255ns (37.995%)  route 0.415ns (62.005%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.415     0.625    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.670 r  u_top_vga/u_draw_rect/out\\.rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     0.670    u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]_0
    SLICE_X3Y12          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.862    -0.828    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X3Y12          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.672%)  route 0.521ns (71.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.521     0.731    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.860    -0.830    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.672%)  route 0.521ns (71.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.521     0.731    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.860    -0.830    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.672%)  route 0.521ns (71.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.521     0.731    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.860    -0.830    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.672%)  route 0.521ns (71.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.521     0.731    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.860    -0.830    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.672%)  route 0.521ns (71.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.521     0.731    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.860    -0.830    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X7Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.672%)  route 0.521ns (71.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.521     0.731    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.860    -0.830    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rgb_nxt2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.672%)  route 0.521ns (71.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.521     0.731    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_draw_rect/rgb_nxt2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.860    -0.830    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_draw_rect/rgb_nxt2_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rgb_nxt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.672%)  route 0.521ns (71.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.521     0.731    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_draw_rect/rgb_nxt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.860    -0.830    u_top_vga/u_draw_rect/clk_65MHz
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_draw_rect/rgb_nxt_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/rgb_nxt2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.210ns (28.672%)  route 0.521ns (71.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.521     0.731    u_top_vga/u_draw_rect_char/btnC_IBUF
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_draw_rect_char/rgb_nxt2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_1/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_1/clk_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_1/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_1/clk_65MHz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_1/clkout2_buf/O
                         net (fo=353, routed)         0.860    -0.830    u_top_vga/u_draw_rect_char/clk_65MHz
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_draw_rect_char/rgb_nxt2_reg[11]/C





