Analysis & Synthesis report for fpga_collision_data_transfer
Wed Jun 01 12:20:17 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fpga_collision_data_transfer|NS
 11. State Machine - |fpga_collision_data_transfer|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated
 18. Parameter Settings for User Entity Instance: jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 19. Parameter Settings for User Entity Instance: ram_sp_sr_sw:comb_21
 20. Parameter Settings for Inferred Entity Instance: ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst"
 23. Port Connectivity Checks: "jtag_rxtx_rdy:jtag0"
 24. Virtual JTAG Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 01 12:20:17 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; fpga_collision_data_transfer                ;
; Top-level Entity Name              ; fpga_collision_data_transfer                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 253                                         ;
;     Total combinational functions  ; 185                                         ;
;     Dedicated logic registers      ; 180                                         ;
; Total registers                    ; 180                                         ;
; Total pins                         ; 25                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                            ;
+----------------------------------------------------------------------------+------------------------------+------------------------------+
; Option                                                                     ; Setting                      ; Default Value                ;
+----------------------------------------------------------------------------+------------------------------+------------------------------+
; Device                                                                     ; EP4CE115F29C7                ;                              ;
; Top-level entity name                                                      ; fpga_collision_data_transfer ; fpga_collision_data_transfer ;
; Family name                                                                ; Cyclone IV E                 ; Cyclone V                    ;
; Use smart compilation                                                      ; Off                          ; Off                          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                           ; On                           ;
; Enable compact report table                                                ; Off                          ; Off                          ;
; Restructure Multiplexers                                                   ; Auto                         ; Auto                         ;
; Create Debugging Nodes for IP Cores                                        ; Off                          ; Off                          ;
; Preserve fewer node names                                                  ; On                           ; On                           ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                          ; Off                          ;
; Verilog Version                                                            ; Verilog_2001                 ; Verilog_2001                 ;
; VHDL Version                                                               ; VHDL_1993                    ; VHDL_1993                    ;
; State Machine Processing                                                   ; Auto                         ; Auto                         ;
; Safe State Machine                                                         ; Off                          ; Off                          ;
; Extract Verilog State Machines                                             ; On                           ; On                           ;
; Extract VHDL State Machines                                                ; On                           ; On                           ;
; Ignore Verilog initial constructs                                          ; Off                          ; Off                          ;
; Iteration limit for constant Verilog loops                                 ; 5000                         ; 5000                         ;
; Iteration limit for non-constant Verilog loops                             ; 250                          ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                           ; On                           ;
; Infer RAMs from Raw Logic                                                  ; On                           ; On                           ;
; Parallel Synthesis                                                         ; On                           ; On                           ;
; DSP Block Balancing                                                        ; Auto                         ; Auto                         ;
; NOT Gate Push-Back                                                         ; On                           ; On                           ;
; Power-Up Don't Care                                                        ; On                           ; On                           ;
; Remove Redundant Logic Cells                                               ; Off                          ; Off                          ;
; Remove Duplicate Registers                                                 ; On                           ; On                           ;
; Ignore CARRY Buffers                                                       ; Off                          ; Off                          ;
; Ignore CASCADE Buffers                                                     ; Off                          ; Off                          ;
; Ignore GLOBAL Buffers                                                      ; Off                          ; Off                          ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                          ; Off                          ;
; Ignore LCELL Buffers                                                       ; Off                          ; Off                          ;
; Ignore SOFT Buffers                                                        ; On                           ; On                           ;
; Limit AHDL Integers to 32 Bits                                             ; Off                          ; Off                          ;
; Optimization Technique                                                     ; Balanced                     ; Balanced                     ;
; Carry Chain Length                                                         ; 70                           ; 70                           ;
; Auto Carry Chains                                                          ; On                           ; On                           ;
; Auto Open-Drain Pins                                                       ; On                           ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                          ; Off                          ;
; Auto ROM Replacement                                                       ; On                           ; On                           ;
; Auto RAM Replacement                                                       ; On                           ; On                           ;
; Auto DSP Block Replacement                                                 ; On                           ; On                           ;
; Auto Shift Register Replacement                                            ; Auto                         ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                         ; Auto                         ;
; Auto Clock Enable Replacement                                              ; On                           ; On                           ;
; Strict RAM Replacement                                                     ; Off                          ; Off                          ;
; Allow Synchronous Control Signals                                          ; On                           ; On                           ;
; Force Use of Synchronous Clear Signals                                     ; Off                          ; Off                          ;
; Auto RAM Block Balancing                                                   ; On                           ; On                           ;
; Auto RAM to Logic Cell Conversion                                          ; Off                          ; Off                          ;
; Auto Resource Sharing                                                      ; Off                          ; Off                          ;
; Allow Any RAM Size For Recognition                                         ; Off                          ; Off                          ;
; Allow Any ROM Size For Recognition                                         ; Off                          ; Off                          ;
; Allow Any Shift Register Size For Recognition                              ; Off                          ; Off                          ;
; Use LogicLock Constraints during Resource Balancing                        ; On                           ; On                           ;
; Ignore translate_off and synthesis_off directives                          ; Off                          ; Off                          ;
; Timing-Driven Synthesis                                                    ; On                           ; On                           ;
; Report Parameter Settings                                                  ; On                           ; On                           ;
; Report Source Assignments                                                  ; On                           ; On                           ;
; Report Connectivity Checks                                                 ; On                           ; On                           ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                          ; Off                          ;
; Synchronization Register Chain Length                                      ; 2                            ; 2                            ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation           ; Normal compilation           ;
; HDL message level                                                          ; Level2                       ; Level2                       ;
; Suppress Register Optimization Related Messages                            ; Off                          ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                         ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                         ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                          ; 100                          ;
; Clock MUX Protection                                                       ; On                           ; On                           ;
; Auto Gated Clock Conversion                                                ; Off                          ; Off                          ;
; Block Design Naming                                                        ; Auto                         ; Auto                         ;
; SDC constraint protection                                                  ; Off                          ; Off                          ;
; Synthesis Effort                                                           ; Auto                         ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                           ; On                           ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                          ; Off                          ;
; Analysis & Synthesis Message Level                                         ; Medium                       ; Medium                       ;
; Disable Register Merging Across Hierarchies                                ; Auto                         ; Auto                         ;
; Resource Aware Inference For Block RAM                                     ; On                           ; On                           ;
; Synthesis Seed                                                             ; 1                            ; 1                            ;
+----------------------------------------------------------------------------+------------------------------+------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; RAM.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/RAM.v                                                              ;             ;
; myjtag.v                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/myjtag.v                                                           ;             ;
; jtag_rxtx_rdy.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/jtag_rxtx_rdy.v                                                    ;             ;
; fpga_collision_data_transfer.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v                                     ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                                   ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                          ; altera_sld  ;
; db/ip/sld274aa709/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                     ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;             ;
; db/altsyncram_46d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/altsyncram_46d1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 253                      ;
;                                             ;                          ;
; Total combinational functions               ; 185                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 89                       ;
;     -- 3 input functions                    ; 40                       ;
;     -- <=2 input functions                  ; 56                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 171                      ;
;     -- arithmetic mode                      ; 14                       ;
;                                             ;                          ;
; Total registers                             ; 180                      ;
;     -- Dedicated logic registers            ; 180                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 25                       ;
; Total memory bits                           ; 2048                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 173                      ;
; Total fan-out                               ; 1303                     ;
; Average fan-out                             ; 3.02                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fpga_collision_data_transfer                                                                                                           ; 185 (25)          ; 180 (30)     ; 2048        ; 0            ; 0       ; 0         ; 25   ; 0            ; |fpga_collision_data_transfer                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |jtag_rxtx_rdy:jtag0|                                                                                                                ; 41 (41)           ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|jtag_rxtx_rdy:jtag0                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |ram_sp_sr_sw:comb_21|                                                                                                               ; 2 (2)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|ram_sp_sr_sw:comb_21                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altsyncram:mem_rtl_0|                                                                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram_46d1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 117 (1)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 116 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 116 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 116 (1)           ; 77 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 115 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 115 (78)          ; 72 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |fpga_collision_data_transfer|NS                ;
+----------+----------+----------+----------+----------+----------+
; Name     ; NS.00101 ; NS.00100 ; NS.00011 ; NS.00010 ; NS.00000 ;
+----------+----------+----------+----------+----------+----------+
; NS.00000 ; 0        ; 0        ; 0        ; 0        ; 0        ;
; NS.00010 ; 0        ; 0        ; 0        ; 1        ; 1        ;
; NS.00011 ; 0        ; 0        ; 1        ; 0        ; 1        ;
; NS.00100 ; 0        ; 1        ; 0        ; 0        ; 1        ;
; NS.00101 ; 1        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |fpga_collision_data_transfer|state                                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.00000 ; state.00001 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.00100 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.00101 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; NS~2                                   ; Lost fanout        ;
; NS~3                                   ; Lost fanout        ;
; NS~4                                   ; Lost fanout        ;
; NS~5                                   ; Lost fanout        ;
; NS~6                                   ; Lost fanout        ;
; state~4                                ; Lost fanout        ;
; state~5                                ; Lost fanout        ;
; state~6                                ; Lost fanout        ;
; state~7                                ; Lost fanout        ;
; state~8                                ; Lost fanout        ;
; address_reg[8..31]                     ; Lost fanout        ;
; Total Number of Removed Registers = 34 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 180   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 31    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 137   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                ;
+-------------------------------------+--------------------------------+------+
; Register Name                       ; Megafunction                   ; Type ;
+-------------------------------------+--------------------------------+------+
; ram_sp_sr_sw:comb_21|data_out[0..7] ; ram_sp_sr_sw:comb_21|mem_rtl_0 ; RAM  ;
+-------------------------------------+--------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga_collision_data_transfer|jtag_rxtx_rdy:jtag0|shift_dr_out[15]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_collision_data_transfer|jtag_rxtx_rdy:jtag0|shift_dr_out[0]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |fpga_collision_data_transfer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                               ;
+-------------------------+------------------+------------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                             ;
; sld_instance_index      ; 0                ; Signed Integer                                                                     ;
; sld_ir_width            ; 3                ; Signed Integer                                                                     ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                     ;
; sld_sim_action          ;                  ; String                                                                             ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                     ;
; lpm_type                ; sld_virtual_jtag ; String                                                                             ;
; lpm_hint                ; UNUSED           ; String                                                                             ;
+-------------------------+------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_sp_sr_sw:comb_21 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                           ;
; ADDR_WIDTH     ; 8     ; Signed Integer                           ;
; RAM_DEPTH      ; 256   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Untyped                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Untyped                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_46d1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 8                                         ;
;     -- NUMWORDS_B                         ; 256                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst"                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Info     ; Explicitly unconnected                                                              ;
; virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_uir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_rxtx_rdy:jtag0"                                                                                                                                  ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in_data[31..8]" will be connected to GND. ;
; out_data ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "out_data[31..8]" have no fanouts                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                                ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+------------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                                 ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+------------------------------------------------------------------------------------+
; 0              ; YES        ; N/A              ; 3        ; 0x10    ; 5               ; 0x0B                    ; jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 103                         ;
;     CLR               ; 6                           ;
;     ENA               ; 88                          ;
;     plain             ; 9                           ;
; cycloneiii_lcell_comb ; 67                          ;
;     arith             ; 6                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 1                           ;
;     normal            ; 61                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 37                          ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.24                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 92                                       ;
; cycloneiii_ff         ; 77                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 19                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 117                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 109                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 25                                       ;
;         4 data inputs ; 52                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.81                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Jun 01 12:19:54 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_collision_data_transfer -c fpga_collision_data_transfer
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram_sp_sr_sw File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/RAM.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file myjtag.v
    Info (12023): Found entity 1: myjtag File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/myjtag.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file jtag_rxtx_rdy.v
    Info (12023): Found entity 1: jtag_rxtx_rdy File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/jtag_rxtx_rdy.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at jtag_rxtx_rdy.v(23): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/jtag_rxtx_rdy.v Line: 23
Warning (12125): Using design file fpga_collision_data_transfer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fpga_collision_data_transfer File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 6
Critical Warning (10846): Verilog HDL Instantiation warning at fpga_collision_data_transfer.v(83): instance has no name File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 83
Info (12127): Elaborating entity "fpga_collision_data_transfer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fpga_collision_data_transfer.v(48): object "counterin1" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at fpga_collision_data_transfer.v(60): object "rst" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 60
Info (10264): Verilog HDL Case Statement information at fpga_collision_data_transfer.v(101): all case item expressions in this case statement are onehot File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 101
Info (12128): Elaborating entity "jtag_rxtx_rdy" for hierarchy "jtag_rxtx_rdy:jtag0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 74
Warning (10230): Verilog HDL assignment warning at jtag_rxtx_rdy.v(62): truncated value with size 32 to match size of target (9) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/jtag_rxtx_rdy.v Line: 62
Info (10264): Verilog HDL Case Statement information at jtag_rxtx_rdy.v(74): all case item expressions in this case statement are onehot File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/jtag_rxtx_rdy.v Line: 74
Info (12128): Elaborating entity "myjtag" for hierarchy "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/jtag_rxtx_rdy.v Line: 30
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/myjtag.v Line: 126
Info (12130): Elaborated megafunction instantiation "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/myjtag.v Line: 126
Info (12133): Instantiated megafunction "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter: File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/myjtag.v Line: 126
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "jtag_rxtx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "ram_sp_sr_sw" for hierarchy "ram_sp_sr_sw:comb_21" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 83
Warning (10036): Verilog HDL or VHDL warning at RAM.v(33): object "oe_r" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/RAM.v Line: 33
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.06.01.12:20:09 Progress: Loading sld274aa709/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld274aa709/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/ip/sld274aa709/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_sp_sr_sw:comb_21|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK0
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf
    Info (12023): Found entity 1: altsyncram_46d1 File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/db/altsyncram_46d1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "dataout[0]" to the node "ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated|ram_block1a0" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 49
    Warning (13047): Converted the fan-out from the tri-state buffer "dataout[1]" to the node "ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated|ram_block1a1" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 49
    Warning (13047): Converted the fan-out from the tri-state buffer "dataout[2]" to the node "ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated|ram_block1a2" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 49
    Warning (13047): Converted the fan-out from the tri-state buffer "dataout[3]" to the node "ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated|ram_block1a3" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 49
    Warning (13047): Converted the fan-out from the tri-state buffer "dataout[4]" to the node "ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated|ram_block1a4" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 49
    Warning (13047): Converted the fan-out from the tri-state buffer "dataout[5]" to the node "ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated|ram_block1a5" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 49
    Warning (13047): Converted the fan-out from the tri-state buffer "dataout[6]" to the node "ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated|ram_block1a6" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 49
    Warning (13047): Converted the fan-out from the tri-state buffer "dataout[7]" to the node "ram_sp_sr_sw:comb_21|altsyncram:mem_rtl_0|altsyncram_46d1:auto_generated|ram_block1a7" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 49
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 256
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 31
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 32
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 35
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 35
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 35
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 35
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.v Line: 38
Info (21057): Implemented 310 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 272 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 846 megabytes
    Info: Processing ended: Wed Jun 01 12:20:17 2016
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_collision_data_transfer/fpga_collision_data_transfer.map.smsg.


