%%
%%
%% hardware_impacts.tex for thesis in /doctorat/these/tex
%%
%% Made by Philippe THIERRY
%% Login   <Philippe THIERRYreseau-libre.net>
%%
%% Started on  Fri Mar 12 16:36:41 2010 Philippe THIERRY
%% Last update Mon Apr  4 17:42:23 2011 Philippe THIERRY
%%

\chapter{Hardware impacts}
\doMinitoc

\section{Reminders}

\subsection{Modern hardware architectures in embedded systems}
\subsection{Managing memory access}

\section{I/O controllers}

Clients du contrôleur DMA primaire, ils font des requêtes de recopie mémoire à ce dernier, en fonction
de leurs besoins.

\section{DMA controllers}

\subsection{General principle}

\subsection{Data transfers}

\subsubsection{Memory access using burst mode}

\section{Memory controllers}



\section{Bus and interconnects policies}

\section{Interrupts control units (ICU)}

\section{Processors architecture}

\subsection{Cache controllers and architecture}

\subsubsection{General description}


\subsection{Pipelines architectures}

\subsection{Hyperthreading}

\subsection{Branch prediction}

\section{Memory controllers}

\section{Sharing problematic}

\subsection{Concurrent access}

\subsection{Memory cohesion management}

\section{MPSoC architectures}

\section{Clustered architectures}
