// Seed: 4198739793
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6, id_7;
  wire id_8;
  module_2();
  wire id_9;
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2
);
  tri1 id_4 = 1;
  always #1 id_4 = 1;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
module module_2;
  always #1 id_1 <= id_1;
  assign id_1 = id_1;
endmodule
