

================================================================
== Vitis HLS Report for 'A_IO_L2_in_5_x1'
================================================================
* Date:           Sun Sep 18 12:40:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36871|    36871|  0.123 ms|  0.123 ms|  36871|  36871|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- A_IO_L2_in_5_x1_loop_1_A_IO_L2_in_5_x1_loop_2_A_IO_L2_in_5_x1_loop_3  |     4097|     4097|         3|          1|          1|   4096|       yes|
        |- A_IO_L2_in_5_x1_loop_4_A_IO_L2_in_5_x1_loop_5_A_IO_L2_in_5_x1_loop_6  |    32770|    32770|         4|          1|          1|  32768|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      354|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        0|        0|     4|
|Multiplexer          |        -|      -|        -|      193|     -|
|Register             |        -|      -|      699|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      699|      579|     4|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     1|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_pong_V_U  |A_IO_L2_in_0_x1_local_A_pong_V  |        0|  0|   0|    4|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                |        0|  0|   0|    4|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln6799_fu_388_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln6816_fu_516_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln691_816_fu_324_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_817_fu_430_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_818_fu_486_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_819_fu_394_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_258_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln890_196_fu_418_p2           |         +|   0|  0|  23|          16|           1|
    |add_ln890_197_fu_400_p2           |         +|   0|  0|  18|          11|           1|
    |add_ln890_198_fu_246_p2           |         +|   0|  0|  20|          13|           1|
    |add_ln890_fu_492_p2               |         +|   0|  0|  19|          12|           1|
    |and_ln6790_fu_310_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln890_fu_462_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i7244_fu_284_p2             |      icmp|   0|  0|   9|           4|           3|
    |cmp_i_i72_mid1_fu_278_p2          |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln89052_fu_304_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_628_fu_264_p2          |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_629_fu_424_p2          |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln890_630_fu_436_p2          |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln890_631_fu_456_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_252_p2              |      icmp|   0|  0|  12|          13|          14|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln6811_fu_468_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_330_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln6790_1_fu_290_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln6790_2_fu_352_p3         |    select|   0|  0|   4|           1|           1|
    |select_ln6790_fu_270_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln6811_fu_474_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln890_497_fu_336_p3        |    select|   0|  0|   6|           1|           1|
    |select_ln890_498_fu_360_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln890_499_fu_376_p3        |    select|   0|  0|   5|           1|           5|
    |select_ln890_500_fu_442_p3        |    select|   0|  0|   6|           1|           6|
    |select_ln890_501_fu_498_p3        |    select|   0|  0|  12|           1|           1|
    |select_ln890_502_fu_406_p3        |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_316_p3            |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln6790_fu_298_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_fu_450_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 354|         195|         143|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  31|          6|    1|          6|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3        |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_phi_fu_217_p4  |   9|          2|    6|         12|
    |c3_V_reg_158                   |   9|          2|    4|          8|
    |c4_V_reg_180                   |   9|          2|    5|         10|
    |c5_V_23_reg_191                |   9|          2|    6|         12|
    |c5_V_reg_213                   |   9|          2|    6|         12|
    |c7_V_reg_235                   |   9|          2|    5|         10|
    |fifo_A_A_IO_L2_in_5_x16_blk_n  |   9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_6_x17_blk_n  |   9|          2|    1|          2|
    |fifo_A_PE_5_0_x131_blk_n       |   9|          2|    1|          2|
    |indvar_flatten13_reg_147       |   9|          2|   13|         26|
    |indvar_flatten21_reg_224       |   9|          2|   12|         24|
    |indvar_flatten33_reg_202       |   9|          2|   16|         32|
    |indvar_flatten_reg_169         |   9|          2|   11|         22|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 193|         42|   93|        190|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln6799_reg_550                     |    9|   0|    9|          0|
    |ap_CS_fsm                              |    5|   0|    5|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                |    1|   0|    1|          0|
    |c3_V_reg_158                           |    4|   0|    4|          0|
    |c4_V_reg_180                           |    5|   0|    5|          0|
    |c5_V_23_reg_191                        |    6|   0|    6|          0|
    |c5_V_reg_213                           |    6|   0|    6|          0|
    |c7_V_reg_235                           |    5|   0|    5|          0|
    |icmp_ln890_629_reg_580                 |    1|   0|    1|          0|
    |icmp_ln890_reg_532                     |    1|   0|    1|          0|
    |indvar_flatten13_reg_147               |   13|   0|   13|          0|
    |indvar_flatten21_reg_224               |   12|   0|   12|          0|
    |indvar_flatten33_reg_202               |   16|   0|   16|          0|
    |indvar_flatten_reg_169                 |   11|   0|   11|          0|
    |local_A_pong_V_addr_reg_565            |    9|   0|    9|          0|
    |local_A_pong_V_load_reg_610            |  256|   0|  256|          0|
    |select_ln6790_1_reg_536                |    1|   0|    1|          0|
    |select_ln6790_1_reg_536_pp0_iter1_reg  |    1|   0|    1|          0|
    |select_ln890_500_reg_584               |    6|   0|    6|          0|
    |tmp_reg_570                            |  256|   0|  256|          0|
    |trunc_ln6816_reg_590                   |    4|   0|    4|          0|
    |icmp_ln890_629_reg_580                 |   64|  32|    1|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |  699|  32|  636|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_5_x1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_5_x1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_5_x1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_5_x1|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_5_x1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_5_x1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_5_x1|  return value|
|fifo_A_A_IO_L2_in_5_x16_dout     |   in|  256|     ap_fifo|  fifo_A_A_IO_L2_in_5_x16|       pointer|
|fifo_A_A_IO_L2_in_5_x16_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_5_x16|       pointer|
|fifo_A_A_IO_L2_in_5_x16_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_5_x16|       pointer|
|fifo_A_A_IO_L2_in_6_x17_din      |  out|  256|     ap_fifo|  fifo_A_A_IO_L2_in_6_x17|       pointer|
|fifo_A_A_IO_L2_in_6_x17_full_n   |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_6_x17|       pointer|
|fifo_A_A_IO_L2_in_6_x17_write    |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_6_x17|       pointer|
|fifo_A_PE_5_0_x131_din           |  out|  256|     ap_fifo|       fifo_A_PE_5_0_x131|       pointer|
|fifo_A_PE_5_0_x131_full_n        |   in|    1|     ap_fifo|       fifo_A_PE_5_0_x131|       pointer|
|fifo_A_PE_5_0_x131_write         |  out|    1|     ap_fifo|       fifo_A_PE_5_0_x131|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

