# MyCPU
5-level pipelines RICS CPU design using Verilog HDL

copywrite by Bryan Lai, Sun Yat-sen University
