[BOARD=iMX6SL_IOMUXC] 
description="Freescale iMX6SL development kit"
Advanced_Information.Cortex-A9={\
  Memory_block.default={}\
  :Memory_block.M_IOMUXC={\
    start=0x020e0000:length=0x00000888:description="IOMUXC"\
  }:\
  Map_Rule.default={}:Register_enum.default={}:Register.default={\
    bit_fields.default={}\
  }:Concat_Register.default={}:Peripherals.default={\
    Register.default={\
      bit_fields.default={}\
    }\
  }:Peripherals.IOMUXC={\
    base=Absolute:description="":Register.G_IOMUXC_GPR0={\
      gui_name="GPR0":start=0x020e0000:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL0={\
        gui_name="DMAREQ_MUX_SEL0":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL1={\
        gui_name="DMAREQ_MUX_SEL1":position=1:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL2={\
        gui_name="DMAREQ_MUX_SEL2":position=2:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL3={\
        gui_name="DMAREQ_MUX_SEL3":position=3:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL4={\
        gui_name="DMAREQ_MUX_SEL4":position=4:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL5={\
        gui_name="DMAREQ_MUX_SEL5":position=5:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL6={\
        gui_name="DMAREQ_MUX_SEL6":position=6:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL7={\
        gui_name="DMAREQ_MUX_SEL7":position=7:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR0_DISP_MUX_CTL={\
        gui_name="DISP_MUX_CTL":position=8:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_GPR1={\
      gui_name="GPR1":start=0x020e0004:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR1_ACT_CS0={\
        gui_name="ACT_CS0":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_ADDRS0={\
        gui_name="ADDRS0":position=1:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_ACT_CS1={\
        gui_name="ACT_CS1":position=3:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_ADDRS1={\
        gui_name="ADDRS1":position=4:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_ACT_CS2={\
        gui_name="ACT_CS2":position=6:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_ADDRS2={\
        gui_name="ADDRS2":position=7:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_ACT_CS3={\
        gui_name="ACT_CS3":position=9:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_ADDRS3={\
        gui_name="ADDRS3":position=10:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_GINT={\
        gui_name="GINT":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_ENET_CLK_SEL={\
        gui_name="ENET_CLK_SEL":position=14:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_USB_EXP_MODE={\
        gui_name="USB_EXP_MODE":position=15:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_ADD_DS={\
        gui_name="ADD_DS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR1_EXC_MON={\
        gui_name="EXC_MON":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_GPR2={\
      gui_name="GPR2":start=0x020e0008:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR2_EPDC_MEM_EN_POWER1={\
        gui_name="EPDC_MEM_EN_POWERSAVING":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_EPDC_MEM_SHUTDOWN={\
        gui_name="EPDC_MEM_SHUTDOWN":position=1:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_EPDC_MEM_DEEPSLEEP={\
        gui_name="EPDC_MEM_DEEPSLEEP":position=2:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_EPDC_MEM_LIGHTSLE2={\
        gui_name="EPDC_MEM_LIGHTSLEEP":position=3:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_SPDC_MEM_EN_POWER3={\
        gui_name="SPDC_MEM_EN_POWERSAVING":position=4:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_SPDC_MEM_SHUTDOWN={\
        gui_name="SPDC_MEM_SHUTDOWN":position=5:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_SPDC_MEM_DEEPSLEEP={\
        gui_name="SPDC_MEM_DEEPSLEEP":position=6:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_SPDC_MEM_LIGHTSLE4={\
        gui_name="SPDC_MEM_LIGHTSLEEP":position=7:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_PXP_MEM_EN_POWERS5={\
        gui_name="PXP_MEM_EN_POWERSAVING":position=8:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_PXP_MEM_SHUTDOWN={\
        gui_name="PXP_MEM_SHUTDOWN":position=9:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_PXP_MEM_DEEPSLEEP={\
        gui_name="PXP_MEM_DEEPSLEEP":position=10:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_PXP_MEM_LIGHTSLEEP={\
        gui_name="PXP_MEM_LIGHTSLEEP":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_LCDIF_MEM_EN_POWE6={\
        gui_name="LCDIF_MEM_EN_POWERSAVING":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_LCDIF_MEM_SHUTDOWN={\
        gui_name="LCDIF_MEM_SHUTDOWN":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_LCDIF_MEM_DEEPSLE7={\
        gui_name="LCDIF_MEM_DEEPSLEEP":position=14:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_LCDIF_MEM_LIGHTSL8={\
        gui_name="LCDIF_MEM_LIGHTSLEEP":position=15:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_DCP_MEM_EN_POWERS9={\
        gui_name="DCP_MEM_EN_POWERSAVING":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_DCP_MEM_SHUTDOWN={\
        gui_name="DCP_MEM_SHUTDOWN":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_DCP_MEM_DEEPSLEEP={\
        gui_name="DCP_MEM_DEEPSLEEP":position=18:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_DCP_MEM_LIGHTSLEEP={\
        gui_name="DCP_MEM_LIGHTSLEEP":position=19:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_L2_MEM_EN_POWERS10={\
        gui_name="L2_MEM_EN_POWERSAVING":position=20:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_L2_MEM_SHUTDOWN={\
        gui_name="L2_MEM_SHUTDOWN":position=21:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_L2_MEM_DEEPSLEEP={\
        gui_name="L2_MEM_DEEPSLEEP":position=22:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR2_L2_MEM_LIGHTSLEEP={\
        gui_name="L2_MEM_LIGHTSLEEP":position=23:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_GPR3={\
      gui_name="GPR3":start=0x020e000c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR3_OCRAM_L2_CTL={\
        gui_name="OCRAM_L2_CTL":position=0:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR3_OCRAM_L2_STATUS={\
        gui_name="OCRAM_L2_STATUS":position=4:size=4:read_only=true\
      }:\
        bit_fields.B_IOMUXC_GPR3_TZASC1_BOOT_LOCK={\
        gui_name="TZASC1_BOOT_LOCK":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR3_CORE_DBG_ACK_EN={\
        gui_name="CORE_DBG_ACK_EN":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR3_OCRAM_STATUS={\
        gui_name="OCRAM_STATUS":position=17:size=4:read_only=true\
      }:\
        bit_fields.B_IOMUXC_GPR3_OCRAM_CTL={\
        gui_name="OCRAM_CTL":position=21:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR3_USDHCX_RD_CACHE_11={\
        gui_name="USDHCX_RD_CACHE_CTL":position=25:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR3_USDHCX_WR_CACHE_12={\
        gui_name="USDHCX_WR_CACHE_CTL":position=26:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_GPR4={\
      gui_name="GPR4":start=0x020e0010:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR4_SOC_VERSION={\
        gui_name="SOC_VERSION":position=8:size=8:read_only=true\
      }:\
        bit_fields.B_IOMUXC_GPR4_RNGB_STOP_ACK={\
        gui_name="RNGB_STOP_ACK":position=16:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_GPR4_SDMA_STOP_ACK={\
        gui_name="SDMA_STOP_ACK":position=19:size=1:read_only=true\
      }\
    }:Register.G_IOMUXC_GPR5={\
      gui_name="GPR5":start=0x020e0014:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR5_ARM_WFI={\
        gui_name="ARM_WFI":position=0:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_GPR5_ARM_WFE={\
        gui_name="ARM_WFE":position=4:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_GPR5_L2_CLK_STOP={\
        gui_name="L2_CLK_STOP":position=8:size=1:read_only=true\
      }\
    }:Register.G_IOMUXC_GPR6={\
      gui_name="GPR6":start=0x020e0018:length=4:\
      read_only=false:write_only=false\
    }:Register.G_IOMUXC_GPR7={\
      gui_name="GPR7":start=0x020e001c:length=4:\
      read_only=false:write_only=false\
    }:Register.G_IOMUXC_GPR8={\
      gui_name="GPR8":start=0x020e0020:length=4:\
      read_only=false:write_only=false\
    }:Register.G_IOMUXC_GPR9={\
      gui_name="GPR9":start=0x020e0024:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR9_TZASC1_BYP={\
        gui_name="TZASC1_BYP":position=0:size=1:read_only=true\
      }\
    }:Register.G_IOMUXC_GPR10={\
      gui_name="GPR10":start=0x020e0028:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR10_DBG_EN={\
        gui_name="DBG_EN":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_DBG_CLK_EN={\
        gui_name="DBG_CLK_EN":position=1:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_SEC_ERR_RESP={\
        gui_name="SEC_ERR_RESP":position=2:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_OCRAM_L2_TZ_EN={\
        gui_name="OCRAM_L2_TZ_EN":position=3:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_OCRAM_L2_TZ_ADDR={\
        gui_name="OCRAM_L2_TZ_ADDR":position=4:size=6:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_OCRAM_TZ_EN={\
        gui_name="OCRAM_TZ_EN":position=10:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_OCRAM_TZ_ADDR={\
        gui_name="OCRAM_TZ_ADDR":position=11:size=5:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_LOCK_DBG_EN={\
        gui_name="LOCK_DBG_EN":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_LOCK_DBG_CLK_EN={\
        gui_name="LOCK_DBG_CLK_EN":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_LOCK_SEC_ERR_RESP={\
        gui_name="LOCK_SEC_ERR_RESP":position=18:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_L2_T13={\
        gui_name="LOCK_OCRAM_L2_TZ_EN":position=19:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_L2_T14={\
        gui_name="LOCK_OCRAM_L2_TZ_ADDR":position=20:size=6:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_TZ_EN={\
        gui_name="LOCK_OCRAM_TZ_EN":position=26:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_TZ_A15={\
        gui_name="LOCK_OCRAM_TZ_ADDR":position=27:size=5:read_only=false\
      }\
    }:Register.G_IOMUXC_GPR11={\
      gui_name="GPR11":start=0x020e002c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR11_OCRAM_L2_EN={\
        gui_name="OCRAM_L2_EN":position=1:size=1:read_only=true\
      }:\
        bit_fields.B_IOMUXC_GPR11_LOCK_OCRAM_L2_EN={\
        gui_name="LOCK_OCRAM_L2_EN":position=17:size=1:read_only=true\
      }\
    }:Register.G_IOMUXC_GPR12={\
      gui_name="GPR12":start=0x020e0030:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR12_GPU_AWQOS0={\
        gui_name="GPU_AWQOS0":position=0:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR12_GPU_ARQOS0={\
        gui_name="GPU_ARQOS0":position=4:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR12_GPU_AWQOS1={\
        gui_name="GPU_AWQOS1":position=8:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR12_GPU_ARQOS1={\
        gui_name="GPU_ARQOS1":position=12:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR12_GPU_AWQOS2={\
        gui_name="GPU_AWQOS2":position=16:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR12_GPU_ARQOS2={\
        gui_name="GPU_ARQOS2":position=20:size=4:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR12_ARMP_APB_CLK_EN={\
        gui_name="ARMP_APB_CLK_EN":position=24:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR12_ARMP_ATB_CLK_EN={\
        gui_name="ARMP_ATB_CLK_EN":position=25:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR12_ARMP_AHB_CLK_EN={\
        gui_name="ARMP_AHB_CLK_EN":position=26:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR12_ARMP_IPG_CLK_EN={\
        gui_name="ARMP_IPG_CLK_EN":position=27:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR12_DCP_KEY_SEL={\
        gui_name="DCP_KEY_SEL":position=31:size=1:read_only=true\
      }\
    }:Register.G_IOMUXC_GPR13={\
      gui_name="GPR13":start=0x020e0034:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPR13_PXP_RD_CACHE_VAL={\
        gui_name="PXP_RD_CACHE_VAL":position=8:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR13_PXP_WR_CACHE_VAL={\
        gui_name="PXP_WR_CACHE_VAL":position=9:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR13_PXP_RD_CACHE_SEL={\
        gui_name="PXP_RD_CACHE_SEL":position=10:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR13_PXP_WR_CACHE_SEL={\
        gui_name="PXP_WR_CACHE_SEL":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR13_EPDC_RD_CACHE_VAL={\
        gui_name="EPDC_RD_CACHE_VAL":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR13_EPDC_WR_CACHE_VAL={\
        gui_name="EPDC_WR_CACHE_VAL":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR13_EPDC_RD_CACHE_SEL={\
        gui_name="EPDC_RD_CACHE_SEL":position=14:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR13_EPDC_WR_CACHE_SEL={\
        gui_name="EPDC_WR_CACHE_SEL":position=15:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR13_LCDIF_RD_CACHE_16={\
        gui_name="LCDIF_RD_CACHE_VAL":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR13_LCDIF_RD_CACHE_17={\
        gui_name="LCDIF_RD_CACHE_SEL":position=18:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_GPR13_SDMA_STOP_REQ={\
        gui_name="SDMA_STOP_REQ":position=30:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_MCLK={\
      gui_name="SW_MUX_CTL_PAD_AUD_MCLK":start=0x020e004c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_MC18={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_MC19={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXC={\
      gui_name="SW_MUX_CTL_PAD_AUD_RXC":start=0x020e0050:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX20={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX21={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXD={\
      gui_name="SW_MUX_CTL_PAD_AUD_RXD":start=0x020e0054:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX22={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX23={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXFS={\
      gui_name="SW_MUX_CTL_PAD_AUD_RXFS":start=0x020e0058:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX24={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX25={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXC={\
      gui_name="SW_MUX_CTL_PAD_AUD_TXC":start=0x020e005c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX26={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX27={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXD={\
      gui_name="SW_MUX_CTL_PAD_AUD_TXD":start=0x020e0060:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX28={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX29={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXFS={\
      gui_name="SW_MUX_CTL_PAD_AUD_TXFS":start=0x020e0064:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX30={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX31={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI132={\
      gui_name="SW_MUX_CTL_PAD_ECSPI1_MISO":start=0x020e0068:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI133={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI134={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI135={\
      gui_name="SW_MUX_CTL_PAD_ECSPI1_MOSI":start=0x020e006c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI136={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI137={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI138={\
      gui_name="SW_MUX_CTL_PAD_ECSPI1_SCLK":start=0x020e0070:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI139={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI140={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI141={\
      gui_name="SW_MUX_CTL_PAD_ECSPI1_SS0":start=0x020e0074:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI142={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI143={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI244={\
      gui_name="SW_MUX_CTL_PAD_ECSPI2_MISO":start=0x020e0078:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI245={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI246={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI247={\
      gui_name="SW_MUX_CTL_PAD_ECSPI2_MOSI":start=0x020e007c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI248={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI249={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI250={\
      gui_name="SW_MUX_CTL_PAD_ECSPI2_SCLK":start=0x020e0080:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI251={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI252={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI253={\
      gui_name="SW_MUX_CTL_PAD_ECSPI2_SS0":start=0x020e0084:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI254={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI255={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_B56={\
      gui_name="SW_MUX_CTL_PAD_EPDC_BDR0":start=0x020e0088:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B57={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B58={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_B59={\
      gui_name="SW_MUX_CTL_PAD_EPDC_BDR1":start=0x020e008c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B60={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B61={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D0={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D0":start=0x020e0090:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D62={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D63={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D1={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D1":start=0x020e0094:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D64={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D65={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D10={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D10":start=0x020e0098:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D66={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D67={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D11={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D11":start=0x020e009c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D68={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D69={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D12={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D12":start=0x020e00a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D70={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D71={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D13={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D13":start=0x020e00a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D72={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D73={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D14={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D14":start=0x020e00a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D74={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D75={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D15={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D15":start=0x020e00ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D76={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D77={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D2={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D2":start=0x020e00b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D78={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D79={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D3={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D3":start=0x020e00b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D80={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D81={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D4={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D4":start=0x020e00b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D82={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D83={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D5={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D5":start=0x020e00bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D84={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D85={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D6={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D6":start=0x020e00c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D86={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D87={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D7={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D7":start=0x020e00c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D88={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D89={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D8={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D8":start=0x020e00c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D90={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D91={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D9={\
      gui_name="SW_MUX_CTL_PAD_EPDC_D9":start=0x020e00cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D92={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D93={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_G94={\
      gui_name="SW_MUX_CTL_PAD_EPDC_GDCLK":start=0x020e00d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_G95={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_G96={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_G97={\
      gui_name="SW_MUX_CTL_PAD_EPDC_GDOE":start=0x020e00d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_G98={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_G99={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_100={\
      gui_name="SW_MUX_CTL_PAD_EPDC_GDRL":start=0x020e00d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_101={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_102={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_103={\
      gui_name="SW_MUX_CTL_PAD_EPDC_GDSP":start=0x020e00dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_104={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_105={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_106={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWRCOM":start=0x020e00e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_107={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_108={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_109={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWRCTRL0":start=0x020e00e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_110={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_111={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_112={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWRCTRL1":start=0x020e00e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_113={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_114={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_115={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWRCTRL2":start=0x020e00ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_116={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_117={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_118={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWRCTRL3":start=0x020e00f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_119={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_120={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_121={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWRINT":start=0x020e00f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_122={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_123={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_124={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWRSTAT":start=0x020e00f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_125={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_126={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_127={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWRWAKEUP":start=0x020e00fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_128={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_129={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_130={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDCE0":start=0x020e0100:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_131={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_132={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_133={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDCE1":start=0x020e0104:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_134={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_135={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_136={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDCE2":start=0x020e0108:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_137={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_138={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_139={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDCE3":start=0x020e010c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_140={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_141={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_142={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDCLK":start=0x020e0110:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_143={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_144={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_145={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDLE":start=0x020e0114:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_146={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_147={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_148={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDOE":start=0x020e0118:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_149={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_150={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_151={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDSHR":start=0x020e011c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_152={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_153={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_154={\
      gui_name="SW_MUX_CTL_PAD_EPDC_VCOM0":start=0x020e0120:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_155={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_156={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_157={\
      gui_name="SW_MUX_CTL_PAD_EPDC_VCOM1":start=0x020e0124:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_158={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_159={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_C160={\
      gui_name="SW_MUX_CTL_PAD_FEC_CRS_DV":start=0x020e0128:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_C161={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_C162={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_MDC={\
      gui_name="SW_MUX_CTL_PAD_FEC_MDC":start=0x020e012c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_M163={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_M164={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_MDIO={\
      gui_name="SW_MUX_CTL_PAD_FEC_MDIO":start=0x020e0130:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_M165={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_M166={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_R167={\
      gui_name="SW_MUX_CTL_PAD_FEC_REF_CLK":start=0x020e0134:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R168={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R169={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_R170={\
      gui_name="SW_MUX_CTL_PAD_FEC_RX_ER":start=0x020e0138:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R171={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R172={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_RXD0={\
      gui_name="SW_MUX_CTL_PAD_FEC_RXD0":start=0x020e013c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R173={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R174={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_RXD1={\
      gui_name="SW_MUX_CTL_PAD_FEC_RXD1":start=0x020e0140:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R175={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R176={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_T177={\
      gui_name="SW_MUX_CTL_PAD_FEC_TX_CLK":start=0x020e0144:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T178={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T179={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_T180={\
      gui_name="SW_MUX_CTL_PAD_FEC_TX_EN":start=0x020e0148:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T181={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T182={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_TXD0={\
      gui_name="SW_MUX_CTL_PAD_FEC_TXD0":start=0x020e014c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T183={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T184={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_TXD1={\
      gui_name="SW_MUX_CTL_PAD_FEC_TXD1":start=0x020e0150:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T185={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T186={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_HSIC_DAT={\
      gui_name="SW_MUX_CTL_PAD_HSIC_DAT":start=0x020e0154:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_HSIC_187={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_HSIC_188={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_HSIC_189={\
      gui_name="SW_MUX_CTL_PAD_HSIC_STROBE":start=0x020e0158:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_HSIC_190={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_HSIC_191={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL={\
      gui_name="SW_MUX_CTL_PAD_I2C1_SCL":start=0x020e015c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C1_192={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C1_193={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA={\
      gui_name="SW_MUX_CTL_PAD_I2C1_SDA":start=0x020e0160:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C1_194={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C1_195={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL={\
      gui_name="SW_MUX_CTL_PAD_I2C2_SCL":start=0x020e0164:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C2_196={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C2_197={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA={\
      gui_name="SW_MUX_CTL_PAD_I2C2_SDA":start=0x020e0168:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C2_198={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C2_199={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL0":start=0x020e016c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C200={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C201={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL1":start=0x020e0170:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C202={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C203={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL2":start=0x020e0174:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C204={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C205={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL3":start=0x020e0178:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C206={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C207={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL4":start=0x020e017c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C208={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C209={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL5={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL5":start=0x020e0180:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C210={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C211={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL6={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL6":start=0x020e0184:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C212={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C213={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL7={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL7":start=0x020e0188:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C214={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C215={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW0":start=0x020e018c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R216={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R217={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW1":start=0x020e0190:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R218={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R219={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW2":start=0x020e0194:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R220={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R221={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW3":start=0x020e0198:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R222={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R223={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW4":start=0x020e019c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R224={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R225={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW5={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW5":start=0x020e01a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R226={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R227={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW6={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW6":start=0x020e01a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R228={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R229={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW7={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW7":start=0x020e01a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R230={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R231={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_CLK={\
      gui_name="SW_MUX_CTL_PAD_LCD_CLK":start=0x020e01ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_C232={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_C233={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT0={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT0":start=0x020e01b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D234={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D235={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT1={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT1":start=0x020e01b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D236={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D237={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D238={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT10":start=0x020e01b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D239={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D240={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D241={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT11":start=0x020e01bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D242={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D243={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D244={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT12":start=0x020e01c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D245={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D246={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D247={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT13":start=0x020e01c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D248={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D249={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D250={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT14":start=0x020e01c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D251={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D252={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D253={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT15":start=0x020e01cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D254={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D255={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D256={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT16":start=0x020e01d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D257={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D258={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D259={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT17":start=0x020e01d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D260={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D261={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D262={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT18":start=0x020e01d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D263={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D264={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D265={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT19":start=0x020e01dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D266={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D267={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT2={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT2":start=0x020e01e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D268={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D269={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D270={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT20":start=0x020e01e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D271={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D272={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D273={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT21":start=0x020e01e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D274={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D275={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D276={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT22":start=0x020e01ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D277={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D278={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D279={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT23":start=0x020e01f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D280={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D281={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT3={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT3":start=0x020e01f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D282={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D283={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT4={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT4":start=0x020e01f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D284={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D285={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT5={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT5":start=0x020e01fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D286={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D287={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT6={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT6":start=0x020e0200:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D288={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D289={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT7={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT7":start=0x020e0204:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D290={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D291={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT8={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT8":start=0x020e0208:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D292={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D293={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT9={\
      gui_name="SW_MUX_CTL_PAD_LCD_DAT9":start=0x020e020c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D294={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D295={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_E296={\
      gui_name="SW_MUX_CTL_PAD_LCD_ENABLE":start=0x020e0210:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_E297={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_E298={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_H299={\
      gui_name="SW_MUX_CTL_PAD_LCD_HSYNC":start=0x020e0214:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_H300={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_H301={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_R302={\
      gui_name="SW_MUX_CTL_PAD_LCD_RESET":start=0x020e0218:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_R303={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_R304={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_V305={\
      gui_name="SW_MUX_CTL_PAD_LCD_VSYNC":start=0x020e021c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_V306={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_V307={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_PWM1={\
      gui_name="SW_MUX_CTL_PAD_PWM1":start=0x020e0220:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_PWM1_308={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_PWM1_309={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_REF_C310={\
      gui_name="SW_MUX_CTL_PAD_REF_CLK_24M":start=0x020e0224:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_REF_C311={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_REF_C312={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_REF_C313={\
      gui_name="SW_MUX_CTL_PAD_REF_CLK_32K":start=0x020e0228:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_REF_C314={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_REF_C315={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD1_CLK":start=0x020e022c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C316={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C317={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD1_CMD":start=0x020e0230:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C318={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C319={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT0":start=0x020e0234:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D320={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D321={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT1":start=0x020e0238:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D322={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D323={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT2":start=0x020e023c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D324={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D325={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT3":start=0x020e0240:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D326={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D327={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT4={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT4":start=0x020e0244:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D328={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D329={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT5={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT5":start=0x020e0248:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D330={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D331={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT6={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT6":start=0x020e024c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D332={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D333={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT7={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT7":start=0x020e0250:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D334={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D335={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD2_CLK":start=0x020e0254:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C336={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C337={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD2_CMD":start=0x020e0258:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C338={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C339={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT0":start=0x020e025c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D340={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D341={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT1":start=0x020e0260:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D342={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D343={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT2":start=0x020e0264:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D344={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D345={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT3":start=0x020e0268:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D346={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D347={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT4={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT4":start=0x020e026c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D348={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D349={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT5={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT5":start=0x020e0270:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D350={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D351={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT6={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT6":start=0x020e0274:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D352={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D353={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT7={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT7":start=0x020e0278:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D354={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D355={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_RST={\
      gui_name="SW_MUX_CTL_PAD_SD2_RST":start=0x020e027c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_R356={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_R357={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD3_CLK":start=0x020e0280:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C358={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C359={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD3_CMD":start=0x020e0284:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C360={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C361={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT0":start=0x020e0288:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D362={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D363={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT1":start=0x020e028c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D364={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D365={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT2":start=0x020e0290:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D366={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D367={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT3":start=0x020e0294:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D368={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D369={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_UART1370={\
      gui_name="SW_MUX_CTL_PAD_UART1_RXD":start=0x020e0298:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_UART1371={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_UART1372={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_UART1373={\
      gui_name="SW_MUX_CTL_PAD_UART1_TXD":start=0x020e029c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_UART1374={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_UART1375={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_MUX_CTL_PAD_WDOG_B={\
      gui_name="SW_MUX_CTL_PAD_WDOG_B":start=0x020e02a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_WDOG_376={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_WDOG_377={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_MCLK={\
      gui_name="SW_PAD_CTL_PAD_AUD_MCLK":start=0x020e02a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M378={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M379={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M380={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M381={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M382={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M383={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M384={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M385={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M386={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXC={\
      gui_name="SW_PAD_CTL_PAD_AUD_RXC":start=0x020e02a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R387={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R388={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R389={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R390={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R391={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R392={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R393={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R394={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R395={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXD={\
      gui_name="SW_PAD_CTL_PAD_AUD_RXD":start=0x020e02ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R396={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R397={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R398={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R399={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R400={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R401={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R402={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R403={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R404={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXFS={\
      gui_name="SW_PAD_CTL_PAD_AUD_RXFS":start=0x020e02b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R405={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R406={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R407={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R408={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R409={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R410={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R411={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R412={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R413={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXC={\
      gui_name="SW_PAD_CTL_PAD_AUD_TXC":start=0x020e02b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T414={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T415={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T416={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T417={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T418={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T419={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T420={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T421={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T422={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXD={\
      gui_name="SW_PAD_CTL_PAD_AUD_TXD":start=0x020e02b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T423={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T424={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T425={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T426={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T427={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T428={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T429={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T430={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T431={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXFS={\
      gui_name="SW_PAD_CTL_PAD_AUD_TXFS":start=0x020e02bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T432={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T433={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T434={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T435={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T436={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T437={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T438={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T439={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T440={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A0":start=0x020e02c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_441={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_442={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_443={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_444={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_445={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_446={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_447={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_448={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_449={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A1":start=0x020e02c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_450={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_451={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_452={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_453={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_454={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_455={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_456={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_457={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_458={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A10":start=0x020e02c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_459={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_460={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_461={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_462={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_463={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_464={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_465={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_466={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_467={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A11":start=0x020e02cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_468={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_469={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_470={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_471={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_472={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_473={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_474={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_475={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_476={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A12":start=0x020e02d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_477={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_478={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_479={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_480={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_481={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_482={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_483={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_484={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_485={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A13":start=0x020e02d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_486={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_487={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_488={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_489={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_490={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_491={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_492={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_493={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_494={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A14":start=0x020e02d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_495={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_496={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_497={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_498={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_499={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_500={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_501={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_502={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_503={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A15":start=0x020e02dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_504={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_505={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_506={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_507={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_508={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_509={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_510={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_511={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_512={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A2":start=0x020e02e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_513={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_514={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_515={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_516={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_517={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_518={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_519={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_520={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_521={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A3":start=0x020e02e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_522={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_523={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_524={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_525={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_526={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_527={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_528={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_529={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_530={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A4":start=0x020e02e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_531={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_532={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_533={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_534={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_535={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_536={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_537={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_538={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_539={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A5":start=0x020e02ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_540={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_541={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_542={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_543={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_544={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_545={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_546={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_547={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_548={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A6":start=0x020e02f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_549={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_550={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_551={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_552={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_553={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_554={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_555={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_556={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_557={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A7":start=0x020e02f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_558={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_559={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_560={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_561={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_562={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_563={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_564={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_565={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_566={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A8":start=0x020e02f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_567={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_568={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_569={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_570={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_571={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_572={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_573={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_574={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_575={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A9":start=0x020e02fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_576={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_577={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_578={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_579={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_580={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_581={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_582={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_583={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_584={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CAS":start=0x020e0300:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_585={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_586={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_587={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_588={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_589={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_590={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_591={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_592={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_593={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CS0":start=0x020e0304:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_594={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_595={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_596={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_597={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_598={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_599={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_600={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_601={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_602={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CS1":start=0x020e0308:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_603={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_604={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_605={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_606={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_607={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_608={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_609={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_610={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_611={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_612={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM0":start=0x020e030c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_613={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_614={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_615={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_616={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_617={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_618={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_619={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_620={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_621={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_622={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM1":start=0x020e0310:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_623={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_624={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_625={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_626={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_627={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_628={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_629={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_630={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_631={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_632={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM2":start=0x020e0314:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_633={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_634={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_635={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_636={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_637={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_638={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_639={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_640={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_641={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_642={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM3":start=0x020e0318:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_643={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_644={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_645={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_646={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_647={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_648={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_649={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_650={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_651={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS={\
      gui_name="SW_PAD_CTL_PAD_DRAM_RAS":start=0x020e031c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_652={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_653={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_654={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_655={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_656={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_657={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_658={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_659={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_660={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_661={\
      gui_name="SW_PAD_CTL_PAD_DRAM_RESET":start=0x020e0320:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_662={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_663={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_664={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_665={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_666={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_667={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_668={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_669={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_670={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_671={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA0":start=0x020e0324:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_672={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_673={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_674={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_675={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_676={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_677={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_678={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_679={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_680={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_681={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA1":start=0x020e0328:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_682={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_683={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_684={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_685={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_686={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_687={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_688={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_689={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_690={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_691={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA2":start=0x020e032c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_692={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_693={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_694={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_695={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_696={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_697={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_698={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_699={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_700={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_701={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCKE0":start=0x020e0330:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_702={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_703={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_704={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_705={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_706={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_707={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_708={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_709={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_710={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_711={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCKE1":start=0x020e0334:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_712={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_713={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_714={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_715={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_716={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_717={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_718={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_719={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_720={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_721={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCLK_0":start=0x020e0338:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_722={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_723={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_724={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_725={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_726={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_727={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_728={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_729={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_730={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_731={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDODT0":start=0x020e033c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_732={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_733={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_734={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_735={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_736={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_737={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_738={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_739={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_740={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_741={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDODT1":start=0x020e0340:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_742={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_743={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_744={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_745={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_746={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_747={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_748={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_749={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_750={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_751={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS0":start=0x020e0344:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_752={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_753={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_754={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_755={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_756={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_757={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_758={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_759={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_760={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_761={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS1":start=0x020e0348:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_762={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_763={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_764={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_765={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_766={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_767={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_768={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_769={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_770={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_771={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS2":start=0x020e034c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_772={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_773={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_774={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_775={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_776={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_777={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_778={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_779={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_780={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_781={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS3":start=0x020e0350:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_782={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_783={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_784={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_785={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_786={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_787={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_788={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_789={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_790={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_791={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDWE":start=0x020e0354:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_792={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_793={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_794={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_795={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_796={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_797={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_798={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_799={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_800={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI801={\
      gui_name="SW_PAD_CTL_PAD_ECSPI1_MISO":start=0x020e0358:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI802={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI803={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI804={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI805={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI806={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI807={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI808={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI809={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI810={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI811={\
      gui_name="SW_PAD_CTL_PAD_ECSPI1_MOSI":start=0x020e035c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI812={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI813={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI814={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI815={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI816={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI817={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI818={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI819={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI820={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI821={\
      gui_name="SW_PAD_CTL_PAD_ECSPI1_SCLK":start=0x020e0360:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI822={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI823={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI824={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI825={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI826={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI827={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI828={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI829={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI830={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI831={\
      gui_name="SW_PAD_CTL_PAD_ECSPI1_SS0":start=0x020e0364:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI832={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI833={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI834={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI835={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI836={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI837={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI838={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI839={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI840={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI841={\
      gui_name="SW_PAD_CTL_PAD_ECSPI2_MISO":start=0x020e0368:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI842={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI843={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI844={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI845={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI846={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI847={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI848={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI849={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI850={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI851={\
      gui_name="SW_PAD_CTL_PAD_ECSPI2_MOSI":start=0x020e036c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI852={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI853={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI854={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI855={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI856={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI857={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI858={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI859={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI860={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI861={\
      gui_name="SW_PAD_CTL_PAD_ECSPI2_SCLK":start=0x020e0370:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI862={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI863={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI864={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI865={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI866={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI867={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI868={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI869={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI870={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI871={\
      gui_name="SW_PAD_CTL_PAD_ECSPI2_SS0":start=0x020e0374:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI872={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI873={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI874={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI875={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI876={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI877={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI878={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI879={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI880={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_881={\
      gui_name="SW_PAD_CTL_PAD_EPDC_BDR0":start=0x020e0378:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_882={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_883={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_884={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_885={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_886={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_887={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_888={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_889={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_890={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_891={\
      gui_name="SW_PAD_CTL_PAD_EPDC_BDR1":start=0x020e037c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_892={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_893={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_894={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_895={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_896={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_897={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_898={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_899={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_900={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D0":start=0x020e0380:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_901={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_902={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_903={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_904={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_905={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_906={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_907={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_908={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_909={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D1":start=0x020e0384:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_910={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_911={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_912={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_913={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_914={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_915={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_916={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_917={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_918={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D10={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D10":start=0x020e0388:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_919={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_920={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_921={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_922={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_923={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_924={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_925={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_926={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_927={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D11={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D11":start=0x020e038c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_928={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_929={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_930={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_931={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_932={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_933={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_934={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_935={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_936={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D12={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D12":start=0x020e0390:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_937={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_938={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_939={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_940={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_941={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_942={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_943={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_944={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_945={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D13={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D13":start=0x020e0394:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_946={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_947={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_948={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_949={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_950={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_951={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_952={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_953={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_954={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D14={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D14":start=0x020e0398:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_955={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_956={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_957={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_958={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_959={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_960={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_961={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_962={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_963={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D15={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D15":start=0x020e039c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_964={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_965={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_966={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_967={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_968={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_969={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_970={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_971={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_972={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D2":start=0x020e03a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_973={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_974={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_975={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_976={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_977={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_978={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_979={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_980={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_981={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D3":start=0x020e03a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_982={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_983={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_984={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_985={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_986={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_987={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_988={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_989={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_990={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D4":start=0x020e03a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_991={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_992={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_993={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_994={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_995={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_996={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_997={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_998={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_999={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D5":start=0x020e03ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1000={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1001={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1002={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1003={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1004={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1005={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1006={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1007={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1008={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D6":start=0x020e03b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1009={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1010={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1011={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1012={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1013={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1014={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1015={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1016={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1017={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D7":start=0x020e03b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1018={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1019={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1020={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1021={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1022={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1023={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1024={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1025={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1026={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D8={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D8":start=0x020e03b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1027={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1028={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1029={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1030={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1031={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1032={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1033={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1034={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1035={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D9={\
      gui_name="SW_PAD_CTL_PAD_EPDC_D9":start=0x020e03bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1036={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1037={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1038={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1039={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1040={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1041={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1042={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1043={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1044={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1045={\
      gui_name="SW_PAD_CTL_PAD_EPDC_GDCLK":start=0x020e03c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1046={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1047={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1048={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1049={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1050={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1051={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1052={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1053={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1054={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1055={\
      gui_name="SW_PAD_CTL_PAD_EPDC_GDOE":start=0x020e03c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1056={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1057={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1058={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1059={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1060={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1061={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1062={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1063={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1064={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1065={\
      gui_name="SW_PAD_CTL_PAD_EPDC_GDRL":start=0x020e03c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1066={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1067={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1068={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1069={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1070={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1071={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1072={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1073={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1074={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1075={\
      gui_name="SW_PAD_CTL_PAD_EPDC_GDSP":start=0x020e03cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1076={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1077={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1078={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1079={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1080={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1081={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1082={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1083={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1084={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1085={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWRCOM":start=0x020e03d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1086={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1087={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1088={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1089={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1090={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1091={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1092={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1093={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1094={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1095={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWRCTRL0":start=0x020e03d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1096={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1097={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1098={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1099={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1100={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1101={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1102={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1103={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1104={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1105={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWRCTRL1":start=0x020e03d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1106={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1107={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1108={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1109={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1110={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1111={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1112={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1113={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1114={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1115={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWRCTRL2":start=0x020e03dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1116={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1117={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1118={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1119={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1120={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1121={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1122={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1123={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1124={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1125={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWRCTRL3":start=0x020e03e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1126={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1127={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1128={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1129={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1130={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1131={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1132={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1133={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1134={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1135={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWRINT":start=0x020e03e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1136={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1137={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1138={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1139={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1140={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1141={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1142={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1143={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1144={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1145={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWRSTAT":start=0x020e03e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1146={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1147={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1148={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1149={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1150={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1151={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1152={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1153={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1154={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1155={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWRWAKEUP":start=0x020e03ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1156={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1157={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1158={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1159={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1160={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1161={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1162={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1163={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1164={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1165={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDCE0":start=0x020e03f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1166={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1167={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1168={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1169={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1170={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1171={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1172={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1173={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1174={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1175={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDCE1":start=0x020e03f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1176={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1177={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1178={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1179={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1180={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1181={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1182={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1183={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1184={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1185={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDCE2":start=0x020e03f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1186={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1187={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1188={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1189={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1190={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1191={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1192={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1193={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1194={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1195={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDCE3":start=0x020e03fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1196={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1197={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1198={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1199={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1200={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1201={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1202={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1203={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1204={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1205={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDCLK":start=0x020e0400:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1206={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1207={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1208={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1209={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1210={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1211={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1212={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1213={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1214={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1215={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDLE":start=0x020e0404:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1216={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1217={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1218={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1219={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1220={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1221={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1222={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1223={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1224={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1225={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDOE":start=0x020e0408:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1226={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1227={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1228={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1229={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1230={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1231={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1232={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1233={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1234={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1235={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDSHR":start=0x020e040c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1236={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1237={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1238={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1239={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1240={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1241={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1242={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1243={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1244={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1245={\
      gui_name="SW_PAD_CTL_PAD_EPDC_VCOM0":start=0x020e0410:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1246={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1247={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1248={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1249={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1250={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1251={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1252={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1253={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1254={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1255={\
      gui_name="SW_PAD_CTL_PAD_EPDC_VCOM1":start=0x020e0414:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1256={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1257={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1258={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1259={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1260={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1261={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1262={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1263={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1264={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1265={\
      gui_name="SW_PAD_CTL_PAD_FEC_CRS_DV":start=0x020e0418:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1266={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1267={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1268={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1269={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1270={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1271={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1272={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1273={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1274={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_MDC={\
      gui_name="SW_PAD_CTL_PAD_FEC_MDC":start=0x020e041c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1275={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1276={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1277={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1278={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1279={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1280={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1281={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1282={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1283={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_MDIO={\
      gui_name="SW_PAD_CTL_PAD_FEC_MDIO":start=0x020e0420:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1284={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1285={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1286={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1287={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1288={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1289={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1290={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1291={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1292={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1293={\
      gui_name="SW_PAD_CTL_PAD_FEC_REF_CLK":start=0x020e0424:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1294={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1295={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1296={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1297={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1298={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1299={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1300={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1301={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1302={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1303={\
      gui_name="SW_PAD_CTL_PAD_FEC_RX_ER":start=0x020e0428:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1304={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1305={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1306={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1307={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1308={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1309={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1310={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1311={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1312={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_RXD0={\
      gui_name="SW_PAD_CTL_PAD_FEC_RXD0":start=0x020e042c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1313={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1314={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1315={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1316={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1317={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1318={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1319={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1320={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1321={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_RXD1={\
      gui_name="SW_PAD_CTL_PAD_FEC_RXD1":start=0x020e0430:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1322={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1323={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1324={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1325={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1326={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1327={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1328={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1329={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1330={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1331={\
      gui_name="SW_PAD_CTL_PAD_FEC_TX_CLK":start=0x020e0434:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1332={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1333={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1334={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1335={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1336={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1337={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1338={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1339={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1340={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1341={\
      gui_name="SW_PAD_CTL_PAD_FEC_TX_EN":start=0x020e0438:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1342={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1343={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1344={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1345={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1346={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1347={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1348={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1349={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1350={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_TXD0={\
      gui_name="SW_PAD_CTL_PAD_FEC_TXD0":start=0x020e043c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1351={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1352={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1353={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1354={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1355={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1356={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1357={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1358={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1359={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_TXD1={\
      gui_name="SW_PAD_CTL_PAD_FEC_TXD1":start=0x020e0440:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1360={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1361={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1362={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1363={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1364={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1365={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1366={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1367={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1368={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_HSIC_DAT={\
      gui_name="SW_PAD_CTL_PAD_HSIC_DAT":start=0x020e0444:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1369={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1370={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1371={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1372={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1373={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1374={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1375={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1376={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1377={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_HSIC1378={\
      gui_name="SW_PAD_CTL_PAD_HSIC_STROBE":start=0x020e0448:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1379={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1380={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1381={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1382={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1383={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1384={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1385={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1386={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_HSIC1387={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL={\
      gui_name="SW_PAD_CTL_PAD_I2C1_SCL":start=0x020e044c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11388={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11389={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11390={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11391={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11392={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11393={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11394={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11395={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11396={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA={\
      gui_name="SW_PAD_CTL_PAD_I2C1_SDA":start=0x020e0450:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11397={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11398={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11399={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11400={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11401={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11402={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11403={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11404={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11405={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL={\
      gui_name="SW_PAD_CTL_PAD_I2C2_SCL":start=0x020e0454:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21406={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21407={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21408={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21409={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21410={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21411={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21412={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21413={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21414={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA={\
      gui_name="SW_PAD_CTL_PAD_I2C2_SDA":start=0x020e0458:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21415={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21416={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21417={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21418={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21419={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21420={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21421={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21422={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21423={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD={\
      gui_name="SW_PAD_CTL_PAD_JTAG_MOD":start=0x020e045c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1424={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1425={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1426={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1427={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1428={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1429={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1430={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1431={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1432={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TCK":start=0x020e0460:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1433={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1434={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1435={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1436={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1437={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1438={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1439={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1440={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1441={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TDI":start=0x020e0464:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1442={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1443={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1444={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1445={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1446={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1447={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1448={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1449={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1450={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TDO":start=0x020e0468:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1451={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1452={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1453={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1454={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1455={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1456={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1457={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1458={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1459={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TMS":start=0x020e046c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1460={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1461={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1462={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1463={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1464={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1465={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1466={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1467={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1468={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG1469={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TRSTB":start=0x020e0470:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1470={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1471={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1472={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1473={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1474={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1475={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1476={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1477={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1478={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL0={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL0":start=0x020e0474:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1479={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1480={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1481={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1482={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1483={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1484={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1485={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1486={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1487={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL1={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL1":start=0x020e0478:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1488={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1489={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1490={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1491={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1492={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1493={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1494={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1495={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1496={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL2={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL2":start=0x020e047c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1497={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1498={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1499={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1500={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1501={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1502={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1503={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1504={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1505={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL3={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL3":start=0x020e0480:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1506={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1507={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1508={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1509={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1510={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1511={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1512={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1513={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1514={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL4={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL4":start=0x020e0484:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1515={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1516={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1517={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1518={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1519={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1520={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1521={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1522={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1523={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL5={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL5":start=0x020e0488:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1524={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1525={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1526={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1527={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1528={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1529={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1530={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1531={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1532={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL6={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL6":start=0x020e048c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1533={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1534={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1535={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1536={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1537={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1538={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1539={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1540={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1541={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL7={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL7":start=0x020e0490:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1542={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1543={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1544={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1545={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1546={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1547={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1548={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1549={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1550={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW0":start=0x020e0494:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1551={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1552={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1553={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1554={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1555={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1556={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1557={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1558={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1559={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW1":start=0x020e0498:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1560={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1561={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1562={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1563={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1564={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1565={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1566={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1567={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1568={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW2":start=0x020e049c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1569={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1570={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1571={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1572={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1573={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1574={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1575={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1576={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1577={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW3":start=0x020e04a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1578={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1579={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1580={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1581={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1582={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1583={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1584={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1585={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1586={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW4":start=0x020e04a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1587={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1588={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1589={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1590={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1591={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1592={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1593={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1594={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1595={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW5={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW5":start=0x020e04a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1596={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1597={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1598={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1599={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1600={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1601={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1602={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1603={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1604={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW6={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW6":start=0x020e04ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1605={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1606={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1607={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1608={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1609={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1610={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1611={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1612={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1613={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW7={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW7":start=0x020e04b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1614={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1615={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1616={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1617={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1618={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1619={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1620={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1621={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1622={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_CLK={\
      gui_name="SW_PAD_CTL_PAD_LCD_CLK":start=0x020e04b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1623={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1624={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1625={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1626={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1627={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1628={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1629={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1630={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1631={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT0={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT0":start=0x020e04b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1632={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1633={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1634={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1635={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1636={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1637={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1638={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1639={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1640={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT1={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT1":start=0x020e04bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1641={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1642={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1643={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1644={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1645={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1646={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1647={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1648={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1649={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1650={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT10":start=0x020e04c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1651={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1652={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1653={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1654={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1655={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1656={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1657={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1658={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1659={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1660={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT11":start=0x020e04c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1661={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1662={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1663={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1664={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1665={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1666={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1667={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1668={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1669={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1670={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT12":start=0x020e04c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1671={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1672={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1673={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1674={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1675={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1676={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1677={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1678={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1679={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1680={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT13":start=0x020e04cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1681={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1682={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1683={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1684={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1685={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1686={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1687={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1688={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1689={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1690={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT14":start=0x020e04d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1691={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1692={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1693={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1694={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1695={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1696={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1697={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1698={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1699={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1700={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT15":start=0x020e04d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1701={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1702={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1703={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1704={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1705={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1706={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1707={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1708={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1709={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1710={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT16":start=0x020e04d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1711={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1712={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1713={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1714={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1715={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1716={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1717={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1718={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1719={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1720={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT17":start=0x020e04dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1721={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1722={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1723={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1724={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1725={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1726={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1727={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1728={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1729={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1730={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT18":start=0x020e04e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1731={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1732={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1733={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1734={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1735={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1736={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1737={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1738={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1739={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1740={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT19":start=0x020e04e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1741={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1742={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1743={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1744={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1745={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1746={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1747={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1748={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1749={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT2={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT2":start=0x020e04e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1750={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1751={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1752={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1753={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1754={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1755={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1756={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1757={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1758={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1759={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT20":start=0x020e04ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1760={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1761={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1762={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1763={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1764={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1765={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1766={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1767={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1768={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1769={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT21":start=0x020e04f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1770={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1771={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1772={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1773={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1774={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1775={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1776={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1777={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1778={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1779={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT22":start=0x020e04f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1780={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1781={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1782={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1783={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1784={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1785={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1786={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1787={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1788={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1789={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT23":start=0x020e04f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1790={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1791={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1792={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1793={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1794={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1795={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1796={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1797={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1798={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT3={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT3":start=0x020e04fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1799={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1800={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1801={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1802={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1803={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1804={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1805={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1806={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1807={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT4={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT4":start=0x020e0500:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1808={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1809={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1810={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1811={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1812={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1813={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1814={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1815={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1816={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT5={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT5":start=0x020e0504:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1817={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1818={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1819={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1820={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1821={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1822={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1823={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1824={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1825={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT6={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT6":start=0x020e0508:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1826={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1827={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1828={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1829={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1830={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1831={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1832={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1833={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1834={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT7={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT7":start=0x020e050c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1835={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1836={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1837={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1838={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1839={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1840={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1841={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1842={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1843={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT8={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT8":start=0x020e0510:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1844={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1845={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1846={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1847={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1848={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1849={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1850={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1851={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1852={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT9={\
      gui_name="SW_PAD_CTL_PAD_LCD_DAT9":start=0x020e0514:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1853={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1854={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1855={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1856={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1857={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1858={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1859={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1860={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1861={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1862={\
      gui_name="SW_PAD_CTL_PAD_LCD_ENABLE":start=0x020e0518:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1863={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1864={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1865={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1866={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1867={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1868={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1869={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1870={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1871={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1872={\
      gui_name="SW_PAD_CTL_PAD_LCD_HSYNC":start=0x020e051c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1873={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1874={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1875={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1876={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1877={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1878={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1879={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1880={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1881={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1882={\
      gui_name="SW_PAD_CTL_PAD_LCD_RESET":start=0x020e0520:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1883={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1884={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1885={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1886={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1887={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1888={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1889={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1890={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1891={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1892={\
      gui_name="SW_PAD_CTL_PAD_LCD_VSYNC":start=0x020e0524:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1893={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1894={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1895={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1896={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1897={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1898={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1899={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1900={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1901={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_PWM1={\
      gui_name="SW_PAD_CTL_PAD_PWM1":start=0x020e0528:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_SRE={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM11902={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_ODE={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PKE={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PUE={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PUS={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_HYS={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_LVE={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_REF_1903={\
      gui_name="SW_PAD_CTL_PAD_REF_CLK_24M":start=0x020e052c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1904={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1905={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1906={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1907={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1908={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1909={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1910={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1911={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1912={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_REF_1913={\
      gui_name="SW_PAD_CTL_PAD_REF_CLK_32K":start=0x020e0530:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1914={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1915={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1916={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1917={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1918={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1919={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1920={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1921={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1922={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD1_CLK":start=0x020e0534:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1923={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1924={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1925={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1926={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1927={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1928={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1929={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1930={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1931={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD1_CMD":start=0x020e0538:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1932={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1933={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1934={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1935={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1936={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1937={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1938={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1939={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1940={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT0":start=0x020e053c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1941={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1942={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1943={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1944={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1945={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1946={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1947={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1948={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1949={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT1":start=0x020e0540:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1950={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1951={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1952={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1953={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1954={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1955={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1956={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1957={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1958={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT2":start=0x020e0544:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1959={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1960={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1961={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1962={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1963={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1964={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1965={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1966={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1967={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT3":start=0x020e0548:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1968={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1969={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1970={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1971={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1972={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1973={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1974={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1975={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1976={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT4={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT4":start=0x020e054c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1977={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1978={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1979={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1980={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1981={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1982={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1983={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1984={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1985={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT5={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT5":start=0x020e0550:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1986={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1987={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1988={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1989={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1990={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1991={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1992={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1993={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1994={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT6={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT6":start=0x020e0554:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1995={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1996={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1997={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1998={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1999={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2000={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2001={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2002={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2003={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT7={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT7":start=0x020e0558:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2004={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2005={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2006={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2007={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2008={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2009={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2010={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2011={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2012={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD2_CLK":start=0x020e055c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2013={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2014={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2015={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2016={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2017={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2018={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2019={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2020={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2021={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD2_CMD":start=0x020e0560:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2022={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2023={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2024={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2025={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2026={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2027={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2028={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2029={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2030={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT0":start=0x020e0564:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2031={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2032={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2033={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2034={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2035={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2036={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2037={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2038={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2039={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT1":start=0x020e0568:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2040={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2041={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2042={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2043={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2044={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2045={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2046={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2047={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2048={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT2":start=0x020e056c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2049={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2050={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2051={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2052={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2053={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2054={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2055={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2056={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2057={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT3":start=0x020e0570:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2058={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2059={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2060={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2061={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2062={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2063={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2064={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2065={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2066={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT4={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT4":start=0x020e0574:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2067={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2068={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2069={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2070={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2071={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2072={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2073={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2074={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2075={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT5={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT5":start=0x020e0578:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2076={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2077={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2078={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2079={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2080={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2081={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2082={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2083={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2084={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT6={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT6":start=0x020e057c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2085={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2086={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2087={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2088={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2089={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2090={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2091={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2092={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2093={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT7={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT7":start=0x020e0580:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2094={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2095={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2096={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2097={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2098={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2099={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2100={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2101={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2102={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_RST={\
      gui_name="SW_PAD_CTL_PAD_SD2_RST":start=0x020e0584:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2103={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2104={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2105={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2106={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2107={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2108={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2109={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2110={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2111={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD3_CLK":start=0x020e0588:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2112={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2113={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2114={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2115={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2116={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2117={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2118={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2119={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2120={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD3_CMD":start=0x020e058c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2121={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2122={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2123={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2124={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2125={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2126={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2127={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2128={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2129={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT0":start=0x020e0590:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2130={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2131={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2132={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2133={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2134={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2135={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2136={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2137={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2138={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT1":start=0x020e0594:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2139={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2140={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2141={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2142={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2143={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2144={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2145={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2146={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2147={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT2":start=0x020e0598:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2148={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2149={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2150={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2151={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2152={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2153={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2154={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2155={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2156={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT3":start=0x020e059c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2157={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2158={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2159={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2160={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2161={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2162={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2163={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2164={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2165={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_UART2166={\
      gui_name="SW_PAD_CTL_PAD_UART1_RXD":start=0x020e05a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2167={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2168={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2169={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2170={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2171={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2172={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2173={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2174={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2175={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_UART2176={\
      gui_name="SW_PAD_CTL_PAD_UART1_TXD":start=0x020e05a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2177={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2178={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2179={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2180={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2181={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2182={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2183={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2184={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2185={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_PAD_WDOG_B={\
      gui_name="SW_PAD_CTL_PAD_WDOG_B":start=0x020e05a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2186={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2187={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2188={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2189={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2190={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2191={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2192={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2193={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2194={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_ADDDS={\
      gui_name="SW_PAD_CTL_GRP_ADDDS":start=0x020e05ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_ADDD2195={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRM2196={\
      gui_name="SW_PAD_CTL_GRP_DDRMODE_CTL":start=0x020e05b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRM2197={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRPKE={\
      gui_name="SW_PAD_CTL_GRP_DDRPKE":start=0x020e05b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRP2198={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRPK={\
      gui_name="SW_PAD_CTL_GRP_DDRPK":start=0x020e05b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRP2199={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRHYS={\
      gui_name="SW_PAD_CTL_GRP_DDRHYS":start=0x020e05bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRH2200={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRMODE={\
      gui_name="SW_PAD_CTL_GRP_DDRMODE":start=0x020e05c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRM2201={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_B0DS={\
      gui_name="SW_PAD_CTL_GRP_B0DS":start=0x020e05c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_CTLDS={\
      gui_name="SW_PAD_CTL_GRP_CTLDS":start=0x020e05c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_CTLD2202={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_B1DS={\
      gui_name="SW_PAD_CTL_GRP_B1DS":start=0x020e05cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE={\
      gui_name="SW_PAD_CTL_GRP_DDR_TYPE":start=0x020e05d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDR_2203={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_B2DS={\
      gui_name="SW_PAD_CTL_GRP_B2DS":start=0x020e05d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_SW_PAD_CTL_GRP_B3DS={\
      gui_name="SW_PAD_CTL_GRP_B3DS":start=0x020e05d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_ANALOG_USB_OTG_ID_S2204={\
      gui_name="ANALOG_USB_OTG_ID_SELECT_INPUT":start=0x020e05dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ANALOG_USB_OTG_ID_S2205={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_ANALOG_USB_UH1_ID_S2206={\
      gui_name="ANALOG_USB_UH1_ID_SELECT_INPUT":start=0x020e05e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ANALOG_USB_UH1_ID_S2207={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P4_INPUT_DA_2208={\
      gui_name="AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT":start=0x020e05e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_DA_2209={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P4_INPUT_DB_2210={\
      gui_name="AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT":start=0x020e05e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_DB_2211={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P4_INPUT_RXC2212={\
      gui_name="AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x020e05ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_RXC2213={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P4_INPUT_RXF2214={\
      gui_name="AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT":start=0x020e05f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_RXF2215={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P4_INPUT_TXC2216={\
      gui_name="AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x020e05f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_TXC2217={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P4_INPUT_TXF2218={\
      gui_name="AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT":start=0x020e05f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_TXF2219={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P5_INPUT_DA_2220={\
      gui_name="AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT":start=0x020e05fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_DA_2221={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P5_INPUT_DB_2222={\
      gui_name="AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT":start=0x020e0600:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_DB_2223={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P5_INPUT_RXC2224={\
      gui_name="AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x020e0604:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_RXC2225={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P5_INPUT_RXF2226={\
      gui_name="AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT":start=0x020e0608:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_RXF2227={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P5_INPUT_TXC2228={\
      gui_name="AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x020e060c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_TXC2229={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P5_INPUT_TXF2230={\
      gui_name="AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT":start=0x020e0610:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_TXF2231={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P6_INPUT_DA_2232={\
      gui_name="AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT":start=0x020e0614:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P6_INPUT_DA_2233={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P6_INPUT_DB_2234={\
      gui_name="AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT":start=0x020e0618:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P6_INPUT_DB_2235={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P6_INPUT_RXC2236={\
      gui_name="AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x020e061c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P6_INPUT_RXC2237={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P6_INPUT_RXF2238={\
      gui_name="AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT":start=0x020e0620:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P6_INPUT_RXF2239={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P6_INPUT_TXC2240={\
      gui_name="AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x020e0624:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P6_INPUT_TXC2241={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_AUDMUX_P6_INPUT_TXF2242={\
      gui_name="AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT":start=0x020e0628:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_AUDMUX_P6_INPUT_TXF2243={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_CCM_PMIC_VFUNCIONAL2244={\
      gui_name="CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT":start=0x020e062c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CCM_PMIC_VFUNCIONAL2245={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_0_SEL2246={\
      gui_name="CSI_IPP_CSI_D_0_SELECT_INPUT":start=0x020e0630:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_0_SEL2247={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_1_SEL2248={\
      gui_name="CSI_IPP_CSI_D_1_SELECT_INPUT":start=0x020e0634:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_1_SEL2249={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_2_SEL2250={\
      gui_name="CSI_IPP_CSI_D_2_SELECT_INPUT":start=0x020e0638:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_2_SEL2251={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_3_SEL2252={\
      gui_name="CSI_IPP_CSI_D_3_SELECT_INPUT":start=0x020e063c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_3_SEL2253={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_4_SEL2254={\
      gui_name="CSI_IPP_CSI_D_4_SELECT_INPUT":start=0x020e0640:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_4_SEL2255={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_5_SEL2256={\
      gui_name="CSI_IPP_CSI_D_5_SELECT_INPUT":start=0x020e0644:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_5_SEL2257={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_6_SEL2258={\
      gui_name="CSI_IPP_CSI_D_6_SELECT_INPUT":start=0x020e0648:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_6_SEL2259={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_7_SEL2260={\
      gui_name="CSI_IPP_CSI_D_7_SELECT_INPUT":start=0x020e064c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_7_SEL2261={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_8_SEL2262={\
      gui_name="CSI_IPP_CSI_D_8_SELECT_INPUT":start=0x020e0650:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_8_SEL2263={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_9_SEL2264={\
      gui_name="CSI_IPP_CSI_D_9_SELECT_INPUT":start=0x020e0654:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_9_SEL2265={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_10_SE2266={\
      gui_name="CSI_IPP_CSI_D_10_SELECT_INPUT":start=0x020e0658:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_10_SE2267={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_11_SE2268={\
      gui_name="CSI_IPP_CSI_D_11_SELECT_INPUT":start=0x020e065c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_11_SE2269={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_12_SE2270={\
      gui_name="CSI_IPP_CSI_D_12_SELECT_INPUT":start=0x020e0660:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_12_SE2271={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_13_SE2272={\
      gui_name="CSI_IPP_CSI_D_13_SELECT_INPUT":start=0x020e0664:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_13_SE2273={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_14_SE2274={\
      gui_name="CSI_IPP_CSI_D_14_SELECT_INPUT":start=0x020e0668:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_14_SE2275={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_D_15_SE2276={\
      gui_name="CSI_IPP_CSI_D_15_SELECT_INPUT":start=0x020e066c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_D_15_SE2277={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_HSYNC_S2278={\
      gui_name="CSI_IPP_CSI_HSYNC_SELECT_INPUT":start=0x020e0670:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_HSYNC_S2279={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_PIXCLK_2280={\
      gui_name="CSI_IPP_CSI_PIXCLK_SELECT_INPUT":start=0x020e0674:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_PIXCLK_2281={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_CSI_IPP_CSI_VSYNC_S2282={\
      gui_name="CSI_IPP_CSI_VSYNC_SELECT_INPUT":start=0x020e0678:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_CSI_IPP_CSI_VSYNC_S2283={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI1_IPP_CSPI_CLK2284={\
      gui_name="ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x020e067c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI1_IPP_CSPI_CLK2285={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI1_IPP_IND_DATA2286={\
      gui_name="ECSPI1_IPP_IND_DATAREADY_B_SELECT_INPUT":start=0x020e0680:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI1_IPP_IND_DATA2287={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI1_IPP_IND_MISO2288={\
      gui_name="ECSPI1_IPP_IND_MISO_SELECT_INPUT":start=0x020e0684:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI1_IPP_IND_MISO2289={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI1_IPP_IND_MOSI2290={\
      gui_name="ECSPI1_IPP_IND_MOSI_SELECT_INPUT":start=0x020e0688:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI1_IPP_IND_MOSI2291={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2292={\
      gui_name="ECSPI1_IPP_IND_SS_B_0_SELECT_INPUT":start=0x020e068c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2293={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2294={\
      gui_name="ECSPI1_IPP_IND_SS_B_1_SELECT_INPUT":start=0x020e0690:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2295={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2296={\
      gui_name="ECSPI1_IPP_IND_SS_B_2_SELECT_INPUT":start=0x020e0694:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2297={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2298={\
      gui_name="ECSPI1_IPP_IND_SS_B_3_SELECT_INPUT":start=0x020e0698:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2299={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI2_IPP_CSPI_CLK2300={\
      gui_name="ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x020e069c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI2_IPP_CSPI_CLK2301={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI2_IPP_IND_MISO2302={\
      gui_name="ECSPI2_IPP_IND_MISO_SELECT_INPUT":start=0x020e06a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI2_IPP_IND_MISO2303={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI2_IPP_IND_MOSI2304={\
      gui_name="ECSPI2_IPP_IND_MOSI_SELECT_INPUT":start=0x020e06a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI2_IPP_IND_MOSI2305={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI2_IPP_IND_SS_B2306={\
      gui_name="ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT":start=0x020e06a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI2_IPP_IND_SS_B2307={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI2_IPP_IND_SS_B2308={\
      gui_name="ECSPI2_IPP_IND_SS_B_1_SELECT_INPUT":start=0x020e06ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI2_IPP_IND_SS_B2309={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI3_IPP_CSPI_CLK2310={\
      gui_name="ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x020e06b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI3_IPP_CSPI_CLK2311={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI3_IPP_IND_DATA2312={\
      gui_name="ECSPI3_IPP_IND_DATAREADY_B_SELECT_INPUT":start=0x020e06b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI3_IPP_IND_DATA2313={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI3_IPP_IND_MISO2314={\
      gui_name="ECSPI3_IPP_IND_MISO_SELECT_INPUT":start=0x020e06b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI3_IPP_IND_MISO2315={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI3_IPP_IND_MOSI2316={\
      gui_name="ECSPI3_IPP_IND_MOSI_SELECT_INPUT":start=0x020e06bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI3_IPP_IND_MOSI2317={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI3_IPP_IND_SS_B2318={\
      gui_name="ECSPI3_IPP_IND_SS_B_0_SELECT_INPUT":start=0x020e06c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI3_IPP_IND_SS_B2319={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI3_IPP_IND_SS_B2320={\
      gui_name="ECSPI3_IPP_IND_SS_B_1_SELECT_INPUT":start=0x020e06c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI3_IPP_IND_SS_B2321={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI3_IPP_IND_SS_B2322={\
      gui_name="ECSPI3_IPP_IND_SS_B_2_SELECT_INPUT":start=0x020e06c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI3_IPP_IND_SS_B2323={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI3_IPP_IND_SS_B2324={\
      gui_name="ECSPI3_IPP_IND_SS_B_3_SELECT_INPUT":start=0x020e06cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI3_IPP_IND_SS_B2325={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI4_IPP_CSPI_CLK2326={\
      gui_name="ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x020e06d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI4_IPP_CSPI_CLK2327={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI4_IPP_IND_MISO2328={\
      gui_name="ECSPI4_IPP_IND_MISO_SELECT_INPUT":start=0x020e06d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI4_IPP_IND_MISO2329={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI4_IPP_IND_MOSI2330={\
      gui_name="ECSPI4_IPP_IND_MOSI_SELECT_INPUT":start=0x020e06d8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI4_IPP_IND_MOSI2331={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI4_IPP_IND_SS_B2332={\
      gui_name="ECSPI4_IPP_IND_SS_B_0_SELECT_INPUT":start=0x020e06dc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI4_IPP_IND_SS_B2333={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI4_IPP_IND_SS_B2334={\
      gui_name="ECSPI4_IPP_IND_SS_B_1_SELECT_INPUT":start=0x020e06e0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI4_IPP_IND_SS_B2335={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_ECSPI4_IPP_IND_SS_B2336={\
      gui_name="ECSPI4_IPP_IND_SS_B_2_SELECT_INPUT":start=0x020e06e4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_ECSPI4_IPP_IND_SS_B2337={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_EPDC_IPP_EPDC_PWRIR2338={\
      gui_name="EPDC_IPP_EPDC_PWRIRQ_SELECT_INPUT":start=0x020e06e8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_EPDC_IPP_EPDC_PWRIR2339={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_EPDC_IPP_EPDC_PWRST2340={\
      gui_name="EPDC_IPP_EPDC_PWRSTAT_SELECT_INPUT":start=0x020e06ec:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_EPDC_IPP_EPDC_PWRST2341={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_FEC_FEC_COL_SELECT_2342={\
      gui_name="FEC_FEC_COL_SELECT_INPUT":start=0x020e06f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_FEC_FEC_COL_SELECT_2343={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_FEC_FEC_MDI_SELECT_2344={\
      gui_name="FEC_FEC_MDI_SELECT_INPUT":start=0x020e06f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_FEC_FEC_MDI_SELECT_2345={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_FEC_FEC_RDATA_0_SEL2346={\
      gui_name="FEC_FEC_RDATA_0_SELECT_INPUT":start=0x020e06f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_FEC_FEC_RDATA_0_SEL2347={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_FEC_FEC_RDATA_1_SEL2348={\
      gui_name="FEC_FEC_RDATA_1_SELECT_INPUT":start=0x020e06fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_FEC_FEC_RDATA_1_SEL2349={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_FEC_FEC_RX_CLK_SELE2350={\
      gui_name="FEC_FEC_RX_CLK_SELECT_INPUT":start=0x020e0700:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_FEC_FEC_RX_CLK_SELE2351={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_FEC_FEC_RX_DV_SELEC2352={\
      gui_name="FEC_FEC_RX_DV_SELECT_INPUT":start=0x020e0704:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_FEC_FEC_RX_DV_SELEC2353={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_FEC_FEC_RX_ER_SELEC2354={\
      gui_name="FEC_FEC_RX_ER_SELECT_INPUT":start=0x020e0708:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_FEC_FEC_RX_ER_SELEC2355={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_FEC_FEC_TX_CLK_SELE2356={\
      gui_name="FEC_FEC_TX_CLK_SELECT_INPUT":start=0x020e070c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_FEC_FEC_TX_CLK_SELE2357={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_GPT_IPP_IND_CAPIN1_2358={\
      gui_name="GPT_IPP_IND_CAPIN1_SELECT_INPUT":start=0x020e0710:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPT_IPP_IND_CAPIN1_2359={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_GPT_IPP_IND_CAPIN2_2360={\
      gui_name="GPT_IPP_IND_CAPIN2_SELECT_INPUT":start=0x020e0714:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPT_IPP_IND_CAPIN2_2361={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_GPT_IPP_IND_CLKIN_S2362={\
      gui_name="GPT_IPP_IND_CLKIN_SELECT_INPUT":start=0x020e0718:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_GPT_IPP_IND_CLKIN_S2363={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_I2C1_IPP_SCL_IN_SEL2364={\
      gui_name="I2C1_IPP_SCL_IN_SELECT_INPUT":start=0x020e071c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_I2C1_IPP_SCL_IN_SEL2365={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_I2C1_IPP_SDA_IN_SEL2366={\
      gui_name="I2C1_IPP_SDA_IN_SELECT_INPUT":start=0x020e0720:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_I2C1_IPP_SDA_IN_SEL2367={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_I2C2_IPP_SCL_IN_SEL2368={\
      gui_name="I2C2_IPP_SCL_IN_SELECT_INPUT":start=0x020e0724:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_I2C2_IPP_SCL_IN_SEL2369={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_I2C2_IPP_SDA_IN_SEL2370={\
      gui_name="I2C2_IPP_SDA_IN_SELECT_INPUT":start=0x020e0728:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_I2C2_IPP_SDA_IN_SEL2371={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_I2C3_IPP_SCL_IN_SEL2372={\
      gui_name="I2C3_IPP_SCL_IN_SELECT_INPUT":start=0x020e072c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_I2C3_IPP_SCL_IN_SEL2373={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_I2C3_IPP_SDA_IN_SEL2374={\
      gui_name="I2C3_IPP_SDA_IN_SELECT_INPUT":start=0x020e0730:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_I2C3_IPP_SDA_IN_SEL2375={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_COL_0_S2376={\
      gui_name="KPP_IPP_IND_COL_0_SELECT_INPUT":start=0x020e0734:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_COL_0_S2377={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_COL_1_S2378={\
      gui_name="KPP_IPP_IND_COL_1_SELECT_INPUT":start=0x020e0738:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_COL_1_S2379={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_COL_2_S2380={\
      gui_name="KPP_IPP_IND_COL_2_SELECT_INPUT":start=0x020e073c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_COL_2_S2381={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_COL_3_S2382={\
      gui_name="KPP_IPP_IND_COL_3_SELECT_INPUT":start=0x020e0740:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_COL_3_S2383={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_COL_4_S2384={\
      gui_name="KPP_IPP_IND_COL_4_SELECT_INPUT":start=0x020e0744:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_COL_4_S2385={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_COL_5_S2386={\
      gui_name="KPP_IPP_IND_COL_5_SELECT_INPUT":start=0x020e0748:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_COL_5_S2387={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_COL_6_S2388={\
      gui_name="KPP_IPP_IND_COL_6_SELECT_INPUT":start=0x020e074c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_COL_6_S2389={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_COL_7_S2390={\
      gui_name="KPP_IPP_IND_COL_7_SELECT_INPUT":start=0x020e0750:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_COL_7_S2391={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_ROW_0_S2392={\
      gui_name="KPP_IPP_IND_ROW_0_SELECT_INPUT":start=0x020e0754:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_0_S2393={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_ROW_1_S2394={\
      gui_name="KPP_IPP_IND_ROW_1_SELECT_INPUT":start=0x020e0758:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_1_S2395={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_ROW_2_S2396={\
      gui_name="KPP_IPP_IND_ROW_2_SELECT_INPUT":start=0x020e075c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_2_S2397={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_ROW_3_S2398={\
      gui_name="KPP_IPP_IND_ROW_3_SELECT_INPUT":start=0x020e0760:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_3_S2399={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_ROW_4_S2400={\
      gui_name="KPP_IPP_IND_ROW_4_SELECT_INPUT":start=0x020e0764:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_4_S2401={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_ROW_5_S2402={\
      gui_name="KPP_IPP_IND_ROW_5_SELECT_INPUT":start=0x020e0768:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_5_S2403={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_ROW_6_S2404={\
      gui_name="KPP_IPP_IND_ROW_6_SELECT_INPUT":start=0x020e076c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_6_S2405={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_KPP_IPP_IND_ROW_7_S2406={\
      gui_name="KPP_IPP_IND_ROW_7_SELECT_INPUT":start=0x020e0770:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_7_S2407={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_BUSY_SE2408={\
      gui_name="LCDIF_LCDIF_BUSY_SELECT_INPUT":start=0x020e0774:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_BUSY_SE2409={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2410={\
      gui_name="LCDIF_LCDIF_RXDATA_0_SELECT_INPUT":start=0x020e0778:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2411={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2412={\
      gui_name="LCDIF_LCDIF_RXDATA_1_SELECT_INPUT":start=0x020e077c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2413={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2414={\
      gui_name="LCDIF_LCDIF_RXDATA_2_SELECT_INPUT":start=0x020e0780:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2415={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2416={\
      gui_name="LCDIF_LCDIF_RXDATA_3_SELECT_INPUT":start=0x020e0784:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2417={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2418={\
      gui_name="LCDIF_LCDIF_RXDATA_4_SELECT_INPUT":start=0x020e0788:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2419={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2420={\
      gui_name="LCDIF_LCDIF_RXDATA_5_SELECT_INPUT":start=0x020e078c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2421={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2422={\
      gui_name="LCDIF_LCDIF_RXDATA_6_SELECT_INPUT":start=0x020e0790:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2423={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2424={\
      gui_name="LCDIF_LCDIF_RXDATA_7_SELECT_INPUT":start=0x020e0794:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2425={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2426={\
      gui_name="LCDIF_LCDIF_RXDATA_8_SELECT_INPUT":start=0x020e0798:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2427={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2428={\
      gui_name="LCDIF_LCDIF_RXDATA_9_SELECT_INPUT":start=0x020e079c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2429={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2430={\
      gui_name="LCDIF_LCDIF_RXDATA_10_SELECT_INPUT":start=0x020e07a0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2431={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2432={\
      gui_name="LCDIF_LCDIF_RXDATA_11_SELECT_INPUT":start=0x020e07a4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2433={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2434={\
      gui_name="LCDIF_LCDIF_RXDATA_12_SELECT_INPUT":start=0x020e07a8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2435={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2436={\
      gui_name="LCDIF_LCDIF_RXDATA_13_SELECT_INPUT":start=0x020e07ac:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2437={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2438={\
      gui_name="LCDIF_LCDIF_RXDATA_14_SELECT_INPUT":start=0x020e07b0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2439={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2440={\
      gui_name="LCDIF_LCDIF_RXDATA_15_SELECT_INPUT":start=0x020e07b4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2441={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2442={\
      gui_name="LCDIF_LCDIF_RXDATA_16_SELECT_INPUT":start=0x020e07b8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2443={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2444={\
      gui_name="LCDIF_LCDIF_RXDATA_17_SELECT_INPUT":start=0x020e07bc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2445={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2446={\
      gui_name="LCDIF_LCDIF_RXDATA_18_SELECT_INPUT":start=0x020e07c0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2447={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2448={\
      gui_name="LCDIF_LCDIF_RXDATA_19_SELECT_INPUT":start=0x020e07c4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2449={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2450={\
      gui_name="LCDIF_LCDIF_RXDATA_20_SELECT_INPUT":start=0x020e07c8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2451={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2452={\
      gui_name="LCDIF_LCDIF_RXDATA_21_SELECT_INPUT":start=0x020e07cc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2453={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2454={\
      gui_name="LCDIF_LCDIF_RXDATA_22_SELECT_INPUT":start=0x020e07d0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2455={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_LCDIF_LCDIF_RXDATA_2456={\
      gui_name="LCDIF_LCDIF_RXDATA_23_SELECT_INPUT":start=0x020e07d4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_LCDIF_LCDIF_RXDATA_2457={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_SPDIF_SPDIF_IN1_SEL2458={\
      gui_name="SPDIF_SPDIF_IN1_SELECT_INPUT":start=0x020e07f0:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SPDIF_SPDIF_IN1_SEL2459={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_SPDIF_TX_CLK2_SELEC2460={\
      gui_name="SPDIF_TX_CLK2_SELECT_INPUT":start=0x020e07f4:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_SPDIF_TX_CLK2_SELEC2461={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_UART1_IPP_UART_RTS_2462={\
      gui_name="UART1_IPP_UART_RTS_B_SELECT_INPUT":start=0x020e07f8:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_UART1_IPP_UART_RTS_2463={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_UART1_IPP_UART_RXD_2464={\
      gui_name="UART1_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x020e07fc:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_UART1_IPP_UART_RXD_2465={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_UART2_IPP_UART_RTS_2466={\
      gui_name="UART2_IPP_UART_RTS_B_SELECT_INPUT":start=0x020e0800:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_UART2_IPP_UART_RTS_2467={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_UART2_IPP_UART_RXD_2468={\
      gui_name="UART2_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x020e0804:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_UART2_IPP_UART_RXD_2469={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_UART3_IPP_UART_RTS_2470={\
      gui_name="UART3_IPP_UART_RTS_B_SELECT_INPUT":start=0x020e0808:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_UART3_IPP_UART_RTS_2471={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_UART3_IPP_UART_RXD_2472={\
      gui_name="UART3_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x020e080c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_UART3_IPP_UART_RXD_2473={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_UART4_IPP_UART_RTS_2474={\
      gui_name="UART4_IPP_UART_RTS_B_SELECT_INPUT":start=0x020e0810:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_UART4_IPP_UART_RTS_2475={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_UART4_IPP_UART_RXD_2476={\
      gui_name="UART4_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x020e0814:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_UART4_IPP_UART_RXD_2477={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_UART5_IPP_UART_RTS_2478={\
      gui_name="UART5_IPP_UART_RTS_B_SELECT_INPUT":start=0x020e0818:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_UART5_IPP_UART_RTS_2479={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_UART5_IPP_UART_RXD_2480={\
      gui_name="UART5_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x020e081c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_UART5_IPP_UART_RXD_2481={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }:Register.G_IOMUXC_USB_IPP_IND_OTG2_OC2482={\
      gui_name="USB_IPP_IND_OTG2_OC_SELECT_INPUT":start=0x020e0820:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USB_IPP_IND_OTG2_OC2483={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USB_IPP_IND_OTG_OC_2484={\
      gui_name="USB_IPP_IND_OTG_OC_SELECT_INPUT":start=0x020e0824:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USB_IPP_IND_OTG_OC_2485={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC1_IPP_CARD_DET2486={\
      gui_name="USDHC1_IPP_CARD_DET_SELECT_INPUT":start=0x020e0828:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC1_IPP_CARD_DET2487={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC1_IPP_WP_ON_SE2488={\
      gui_name="USDHC1_IPP_WP_ON_SELECT_INPUT":start=0x020e082c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC1_IPP_WP_ON_SE2489={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC2_IPP_CARD_DET2490={\
      gui_name="USDHC2_IPP_CARD_DET_SELECT_INPUT":start=0x020e0830:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC2_IPP_CARD_DET2491={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC2_IPP_WP_ON_SE2492={\
      gui_name="USDHC2_IPP_WP_ON_SELECT_INPUT":start=0x020e0834:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC2_IPP_WP_ON_SE2493={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC3_IPP_CARD_DET2494={\
      gui_name="USDHC3_IPP_CARD_DET_SELECT_INPUT":start=0x020e0838:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC3_IPP_CARD_DET2495={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC3_IPP_DAT4_IN_2496={\
      gui_name="USDHC3_IPP_DAT4_IN_SELECT_INPUT":start=0x020e083c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC3_IPP_DAT4_IN_2497={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC3_IPP_DAT5_IN_2498={\
      gui_name="USDHC3_IPP_DAT5_IN_SELECT_INPUT":start=0x020e0840:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC3_IPP_DAT5_IN_2499={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC3_IPP_DAT6_IN_2500={\
      gui_name="USDHC3_IPP_DAT6_IN_SELECT_INPUT":start=0x020e0844:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC3_IPP_DAT6_IN_2501={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC3_IPP_DAT7_IN_2502={\
      gui_name="USDHC3_IPP_DAT7_IN_SELECT_INPUT":start=0x020e0848:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC3_IPP_DAT7_IN_2503={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC3_IPP_WP_ON_SE2504={\
      gui_name="USDHC3_IPP_WP_ON_SELECT_INPUT":start=0x020e084c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC3_IPP_WP_ON_SE2505={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_CARD_CLK2506={\
      gui_name="USDHC4_IPP_CARD_CLK_IN_SELECT_INPUT":start=0x020e0850:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_CARD_CLK2507={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_CARD_DET2508={\
      gui_name="USDHC4_IPP_CARD_DET_SELECT_INPUT":start=0x020e0854:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_CARD_DET2509={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_CMD_IN_S2510={\
      gui_name="USDHC4_IPP_CMD_IN_SELECT_INPUT":start=0x020e0858:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_CMD_IN_S2511={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_DAT0_IN_2512={\
      gui_name="USDHC4_IPP_DAT0_IN_SELECT_INPUT":start=0x020e085c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_DAT0_IN_2513={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_DAT1_IN_2514={\
      gui_name="USDHC4_IPP_DAT1_IN_SELECT_INPUT":start=0x020e0860:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_DAT1_IN_2515={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_DAT2_IN_2516={\
      gui_name="USDHC4_IPP_DAT2_IN_SELECT_INPUT":start=0x020e0864:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_DAT2_IN_2517={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_DAT3_IN_2518={\
      gui_name="USDHC4_IPP_DAT3_IN_SELECT_INPUT":start=0x020e0868:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_DAT3_IN_2519={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_DAT4_IN_2520={\
      gui_name="USDHC4_IPP_DAT4_IN_SELECT_INPUT":start=0x020e086c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_DAT4_IN_2521={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_DAT5_IN_2522={\
      gui_name="USDHC4_IPP_DAT5_IN_SELECT_INPUT":start=0x020e0870:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_DAT5_IN_2523={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_DAT6_IN_2524={\
      gui_name="USDHC4_IPP_DAT6_IN_SELECT_INPUT":start=0x020e0874:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_DAT6_IN_2525={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_DAT7_IN_2526={\
      gui_name="USDHC4_IPP_DAT7_IN_SELECT_INPUT":start=0x020e0878:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_DAT7_IN_2527={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }:Register.G_IOMUXC_USDHC4_IPP_WP_ON_SE2528={\
      gui_name="USDHC4_IPP_WP_ON_SELECT_INPUT":start=0x020e087c:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_USDHC4_IPP_WP_ON_SE2529={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_WEIM_IPP_IND_DTACK_2530={\
      gui_name="WEIM_IPP_IND_DTACK_B_SELECT_INPUT":start=0x020e0880:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_WEIM_IPP_IND_DTACK_2531={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }:Register.G_IOMUXC_WEIM_IPP_IND_WAIT_B2532={\
      gui_name="WEIM_IPP_IND_WAIT_B_SELECT_INPUT":start=0x020e0884:length=4:\
      read_only=false:write_only=false:\
        bit_fields.B_IOMUXC_WEIM_IPP_IND_WAIT_B2533={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
  }:Register_window.IOMUXC={\
        line="$+":\
    line="=G_IOMUXC_GPR0":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL0":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL1":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL2":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL3":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL4":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL5":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL6":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL7":\
    line="B_IOMUXC_GPR0_DISP_MUX_CTL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR1":\
    line="B_IOMUXC_GPR1_ACT_CS0":\
    line="B_IOMUXC_GPR1_ADDRS0":\
    line="B_IOMUXC_GPR1_ACT_CS1":\
    line="B_IOMUXC_GPR1_ADDRS1":\
    line="B_IOMUXC_GPR1_ACT_CS2":\
    line="B_IOMUXC_GPR1_ADDRS2":\
    line="B_IOMUXC_GPR1_ACT_CS3":\
    line="B_IOMUXC_GPR1_ADDRS3":\
    line="B_IOMUXC_GPR1_GINT":\
    line="B_IOMUXC_GPR1_ENET_CLK_SEL":\
    line="B_IOMUXC_GPR1_USB_EXP_MODE":\
    line="B_IOMUXC_GPR1_ADD_DS":\
    line="B_IOMUXC_GPR1_EXC_MON":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR2":\
    line="B_IOMUXC_GPR2_EPDC_MEM_EN_POWER1":\
    line="B_IOMUXC_GPR2_EPDC_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_EPDC_MEM_DEEPSLEEP":\
    line="B_IOMUXC_GPR2_EPDC_MEM_LIGHTSLE2":\
    line="B_IOMUXC_GPR2_SPDC_MEM_EN_POWER3":\
    line="B_IOMUXC_GPR2_SPDC_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_SPDC_MEM_DEEPSLEEP":\
    line="B_IOMUXC_GPR2_SPDC_MEM_LIGHTSLE4":\
    line="B_IOMUXC_GPR2_PXP_MEM_EN_POWERS5":\
    line="B_IOMUXC_GPR2_PXP_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_PXP_MEM_DEEPSLEEP":\
    line="B_IOMUXC_GPR2_PXP_MEM_LIGHTSLEEP":\
    line="B_IOMUXC_GPR2_LCDIF_MEM_EN_POWE6":\
    line="B_IOMUXC_GPR2_LCDIF_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_LCDIF_MEM_DEEPSLE7":\
    line="B_IOMUXC_GPR2_LCDIF_MEM_LIGHTSL8":\
    line="B_IOMUXC_GPR2_DCP_MEM_EN_POWERS9":\
    line="B_IOMUXC_GPR2_DCP_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_DCP_MEM_DEEPSLEEP":\
    line="B_IOMUXC_GPR2_DCP_MEM_LIGHTSLEEP":\
    line="B_IOMUXC_GPR2_L2_MEM_EN_POWERS10":\
    line="B_IOMUXC_GPR2_L2_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_L2_MEM_DEEPSLEEP":\
    line="B_IOMUXC_GPR2_L2_MEM_LIGHTSLEEP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR3":\
    line="B_IOMUXC_GPR3_OCRAM_L2_CTL":\
    line="B_IOMUXC_GPR3_OCRAM_L2_STATUS":\
    line="B_IOMUXC_GPR3_TZASC1_BOOT_LOCK":\
    line="B_IOMUXC_GPR3_CORE_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_OCRAM_STATUS":\
    line="B_IOMUXC_GPR3_OCRAM_CTL":\
    line="B_IOMUXC_GPR3_USDHCX_RD_CACHE_11":\
    line="B_IOMUXC_GPR3_USDHCX_WR_CACHE_12":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR4":\
    line="B_IOMUXC_GPR4_SOC_VERSION":\
    line="B_IOMUXC_GPR4_RNGB_STOP_ACK":\
    line="B_IOMUXC_GPR4_SDMA_STOP_ACK":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR5":\
    line="B_IOMUXC_GPR5_ARM_WFI":\
    line="B_IOMUXC_GPR5_ARM_WFE":\
    line="B_IOMUXC_GPR5_L2_CLK_STOP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR6":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR7":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR8":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR9":\
    line="B_IOMUXC_GPR9_TZASC1_BYP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR10":\
    line="B_IOMUXC_GPR10_DBG_EN":\
    line="B_IOMUXC_GPR10_DBG_CLK_EN":\
    line="B_IOMUXC_GPR10_SEC_ERR_RESP":\
    line="B_IOMUXC_GPR10_OCRAM_L2_TZ_EN":\
    line="B_IOMUXC_GPR10_OCRAM_L2_TZ_ADDR":\
    line="B_IOMUXC_GPR10_OCRAM_TZ_EN":\
    line="B_IOMUXC_GPR10_OCRAM_TZ_ADDR":\
    line="B_IOMUXC_GPR10_LOCK_DBG_EN":\
    line="B_IOMUXC_GPR10_LOCK_DBG_CLK_EN":\
    line="B_IOMUXC_GPR10_LOCK_SEC_ERR_RESP":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_L2_T13":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_L2_T14":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_TZ_EN":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_TZ_A15":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR11":\
    line="B_IOMUXC_GPR11_OCRAM_L2_EN":\
    line="B_IOMUXC_GPR11_LOCK_OCRAM_L2_EN":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR12":\
    line="B_IOMUXC_GPR12_GPU_AWQOS0":\
    line="B_IOMUXC_GPR12_GPU_ARQOS0":\
    line="B_IOMUXC_GPR12_GPU_AWQOS1":\
    line="B_IOMUXC_GPR12_GPU_ARQOS1":\
    line="B_IOMUXC_GPR12_GPU_AWQOS2":\
    line="B_IOMUXC_GPR12_GPU_ARQOS2":\
    line="B_IOMUXC_GPR12_ARMP_APB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_ATB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_AHB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_IPG_CLK_EN":\
    line="B_IOMUXC_GPR12_DCP_KEY_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR13":\
    line="B_IOMUXC_GPR13_PXP_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR13_PXP_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR13_PXP_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR13_PXP_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR13_EPDC_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR13_EPDC_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR13_EPDC_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR13_EPDC_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR13_LCDIF_RD_CACHE_16":\
    line="B_IOMUXC_GPR13_LCDIF_RD_CACHE_17":\
    line="B_IOMUXC_GPR13_SDMA_STOP_REQ":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_MCLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_MC18":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_MC19":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXC":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX20":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX21":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX22":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX23":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXFS":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX24":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX25":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXC":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX26":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX27":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX28":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX29":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXFS":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX30":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX31":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI132":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI133":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI134":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI135":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI136":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI137":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI138":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI139":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI140":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI141":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI142":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI143":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI244":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI245":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI246":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI247":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI248":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI249":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI250":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI251":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI252":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI253":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI254":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI255":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_B56":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B57":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B58":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_B59":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B60":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B61":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D62":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D63":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D64":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D65":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D10":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D66":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D67":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D11":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D68":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D69":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D12":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D70":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D71":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D13":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D72":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D73":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D14":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D74":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D75":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D15":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D76":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D77":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D78":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D79":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D80":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D81":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D82":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D83":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D84":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D85":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D86":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D87":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D88":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D89":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D8":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D90":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D91":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D9":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D92":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D93":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_G94":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_G95":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_G96":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_G97":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_G98":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_G99":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_100":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_101":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_102":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_103":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_104":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_105":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_106":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_107":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_108":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_109":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_110":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_111":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_112":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_113":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_114":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_115":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_116":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_117":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_118":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_119":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_120":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_121":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_122":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_123":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_124":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_125":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_126":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_127":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_128":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_129":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_130":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_131":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_132":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_133":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_134":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_135":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_136":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_137":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_138":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_139":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_140":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_141":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_142":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_143":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_144":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_145":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_146":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_147":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_148":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_149":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_150":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_151":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_152":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_153":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_154":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_155":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_156":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_157":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_158":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_159":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_C160":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_C161":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_C162":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_MDC":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_M163":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_M164":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_MDIO":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_M165":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_M166":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_R167":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R168":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R169":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_R170":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R171":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R172":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_RXD0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R173":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R174":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_RXD1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R175":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R176":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_T177":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T178":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T179":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_T180":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T181":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T182":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_TXD0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T183":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T184":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_TXD1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T185":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T186":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_HSIC_DAT":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_HSIC_187":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_HSIC_188":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_HSIC_189":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_HSIC_190":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_HSIC_191":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C1_192":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C1_193":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C1_194":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C1_195":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C2_196":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C2_197":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C2_198":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C2_199":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C200":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C201":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C202":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C203":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C204":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C205":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C206":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C207":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C208":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C209":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C210":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C211":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C212":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C213":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C214":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C215":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R216":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R217":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R218":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R219":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R220":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R221":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R222":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R223":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R224":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R225":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R226":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R227":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R228":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R229":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R230":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R231":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_C232":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_C233":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D234":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D235":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D236":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D237":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D238":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D239":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D240":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D241":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D242":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D243":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D244":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D245":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D246":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D247":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D248":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D249":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D250":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D251":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D252":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D253":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D254":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D255":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D256":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D257":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D258":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D259":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D260":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D261":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D262":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D263":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D264":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D265":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D266":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D267":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D268":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D269":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D270":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D271":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D272":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D273":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D274":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D275":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D276":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D277":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D278":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D279":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D280":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D281":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D282":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D283":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D284":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D285":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D286":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D287":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D288":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D289":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D290":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D291":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT8":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D292":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D293":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_DAT9":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D294":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D295":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_E296":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_E297":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_E298":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_H299":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_H300":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_H301":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_R302":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_R303":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_R304":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_V305":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_V306":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_V307":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_PWM1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_PWM1_308":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_PWM1_309":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_REF_C310":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_REF_C311":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_REF_C312":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_REF_C313":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_REF_C314":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_REF_C315":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C316":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C317":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C318":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C319":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D320":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D321":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D322":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D323":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D324":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D325":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D326":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D327":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D328":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D329":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D330":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D331":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D332":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D333":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D334":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D335":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C336":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C337":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C338":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C339":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D340":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D341":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D342":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D343":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D344":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D345":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D346":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D347":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D348":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D349":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D350":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D351":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D352":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D353":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D354":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D355":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_RST":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_R356":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_R357":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C358":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C359":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C360":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C361":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D362":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D363":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D364":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D365":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D366":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D367":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D368":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D369":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_UART1370":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_UART1371":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_UART1372":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_UART1373":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_UART1374":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_UART1375":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_WDOG_B":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_WDOG_376":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_WDOG_377":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_MCLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M378":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M379":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M380":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M381":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M382":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M383":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M384":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M385":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M386":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXC":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R387":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R388":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R389":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R390":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R391":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R392":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R393":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R394":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R395":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R396":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R397":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R398":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R399":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R400":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R401":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R402":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R403":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R404":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXFS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R405":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R406":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R407":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R408":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R409":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R410":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R411":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R412":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R413":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXC":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T414":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T415":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T416":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T417":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T418":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T419":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T420":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T421":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T422":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T423":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T424":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T425":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T426":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T427":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T428":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T429":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T430":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T431":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXFS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T432":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T433":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T434":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T435":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T436":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T437":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T438":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T439":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T440":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_441":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_442":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_443":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_444":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_445":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_446":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_447":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_448":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_449":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_450":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_451":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_452":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_453":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_454":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_455":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_456":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_457":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_458":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_459":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_460":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_461":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_462":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_463":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_464":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_465":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_466":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_467":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_468":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_469":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_470":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_471":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_472":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_473":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_474":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_475":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_476":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_477":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_478":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_479":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_480":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_481":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_485":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_486":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_487":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_489":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_491":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_494":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_499":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_502":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_503":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_505":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_507":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_510":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_512":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_518":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_521":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_523":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_526":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_529":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_530":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_534":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_537":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_539":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_548":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_550":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_557":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_566":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_574":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_575":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_582":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_584":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_590":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_593":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_595":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_598":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_601":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_602":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_606":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_609":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_611":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_614":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_619":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_621":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_622":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_625":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_627":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_631":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_633":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_635":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_638":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_641":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_643":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_645":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_646":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_647":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_649":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_650":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_651":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_652":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_653":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_654":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_656":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_657":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_659":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_660":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_661":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_662":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_663":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_664":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_665":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_667":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_668":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_669":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_670":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_671":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_672":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_673":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_675":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_677":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_678":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_679":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_680":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_681":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_683":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_686":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_687":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_688":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_689":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_690":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_691":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_694":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_695":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_697":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_699":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_700":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_701":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_702":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_703":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_704":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_705":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_706":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_707":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_708":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_709":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_710":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_711":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_712":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_713":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_714":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_715":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_716":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_717":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_718":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_719":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_720":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_721":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_722":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_723":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_724":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_725":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_726":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_727":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_728":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_729":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_730":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_731":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_732":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_733":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_734":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_735":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_736":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_737":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_738":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_739":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_740":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_741":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_742":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_743":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_744":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_745":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_746":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_747":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_748":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_749":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_750":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_751":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_752":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_753":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_754":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_755":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_756":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_757":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_758":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_759":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_760":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_761":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_762":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_763":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_764":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_765":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_766":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_767":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_768":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_769":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_770":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_771":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_772":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_773":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_774":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_775":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_776":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_777":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_778":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_779":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_780":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_781":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_782":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_783":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_784":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_785":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_786":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_787":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_788":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_789":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_790":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_791":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_792":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_793":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_794":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_795":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_796":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_797":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_798":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_799":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_800":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI801":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI802":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI803":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI804":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI805":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI806":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI807":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI808":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI809":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI810":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI811":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI812":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI813":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI814":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI815":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI816":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI817":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI818":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI819":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI820":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI821":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI822":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI823":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI824":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI825":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI826":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI827":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI828":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI829":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI830":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI831":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI832":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI833":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI834":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI835":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI836":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI837":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI838":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI839":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI840":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI841":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI842":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI843":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI844":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI845":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI846":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI847":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI848":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI849":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI850":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI851":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI852":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI853":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI854":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI855":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI856":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI857":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI858":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI859":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI860":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI861":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI862":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI863":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI864":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI865":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI866":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI867":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI868":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI869":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI870":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI871":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI872":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI873":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI874":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI875":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI876":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI877":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI878":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI879":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI880":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_881":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_882":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_883":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_884":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_885":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_886":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_887":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_888":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_889":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_890":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_891":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_892":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_893":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_894":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_895":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_896":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_897":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_898":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_899":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_900":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_901":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_902":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_903":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_904":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_905":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_906":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_907":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_908":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_909":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_910":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_911":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_912":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_913":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_914":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_915":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_916":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_917":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_918":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D10":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_919":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_920":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_921":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_922":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_923":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_924":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_925":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_926":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_927":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D11":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_928":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_929":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_930":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_931":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_932":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_933":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_934":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_935":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_936":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D12":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_937":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_938":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_939":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_940":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_941":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_942":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_943":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_944":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_945":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D13":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_946":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_947":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_948":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_949":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_950":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_951":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_952":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_953":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_954":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D14":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_955":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_956":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_957":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_958":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_959":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_960":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_961":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_962":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_963":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D15":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_964":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_965":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_966":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_967":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_968":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_969":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_970":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_971":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_972":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_973":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_974":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_975":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_976":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_977":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_978":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_979":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_980":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_981":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_982":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_983":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_984":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_985":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_986":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_987":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_988":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_989":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_990":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_991":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_992":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_993":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_994":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_995":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_996":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_997":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_998":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_999":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1000":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1001":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1002":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1003":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1004":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1005":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1006":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1007":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1008":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1009":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1010":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1011":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1012":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1013":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1014":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1015":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1016":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1017":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1018":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1019":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1020":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1021":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1022":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1023":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1024":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1025":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1026":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D8":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1027":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1028":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1029":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1030":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1031":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1032":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1033":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1034":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1035":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_D9":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1036":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1037":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1038":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1039":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1040":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1041":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1042":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1043":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1044":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1045":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1046":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1047":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1048":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1049":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1050":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1051":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1052":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1053":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1054":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1055":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1056":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1057":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1058":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1059":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1060":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1061":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1062":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1063":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1064":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1065":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1066":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1067":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1068":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1069":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1070":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1071":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1072":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1073":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1074":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1075":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1076":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1077":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1078":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1079":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1080":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1081":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1082":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1083":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1084":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1085":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1086":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1087":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1088":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1089":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1090":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1091":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1092":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1093":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1094":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1095":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1096":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1097":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1098":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1099":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1100":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1101":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1102":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1103":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1104":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1105":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1106":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1107":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1108":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1109":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1110":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1111":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1112":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1113":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1114":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1115":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1116":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1117":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1118":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1119":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1120":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1121":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1122":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1123":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1124":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1125":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1126":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1127":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1128":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1129":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1130":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1131":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1132":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1133":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1134":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1135":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1136":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1137":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1138":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1139":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1140":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1141":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1142":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1143":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1144":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1145":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1146":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1147":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1148":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1149":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1150":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1151":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1152":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1153":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1154":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1155":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1156":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1157":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1158":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1159":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1160":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1161":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1162":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1163":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1164":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1165":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1166":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1167":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1168":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1169":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1170":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1171":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1172":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1173":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1174":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1175":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1176":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1177":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1178":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1179":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1180":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1181":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1182":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1183":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1184":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1185":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1186":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1187":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1188":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1189":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1190":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1191":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1192":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1193":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1194":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1195":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1196":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1197":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1198":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1199":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1200":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1201":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1202":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1203":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1204":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1205":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1206":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1207":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1208":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1209":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1210":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1211":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1212":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1213":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1214":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1215":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1216":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1217":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1218":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1219":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1220":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1221":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1222":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1223":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1224":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1225":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1226":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1227":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1228":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1229":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1230":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1231":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1232":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1233":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1234":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1235":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1236":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1237":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1238":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1239":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1240":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1241":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1242":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1243":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1244":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1245":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1246":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1247":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1248":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1249":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1250":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1251":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1252":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1253":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1254":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1255":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1256":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1257":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1258":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1259":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1260":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1261":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1262":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1263":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1264":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1265":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1266":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1267":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1268":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1269":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1270":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1271":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1272":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1273":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1274":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_MDC":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1275":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1276":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1277":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1278":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1279":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1280":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1281":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1282":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1283":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_MDIO":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1284":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1285":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1286":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1287":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1288":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1289":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1290":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1291":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1292":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1293":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1294":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1295":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1296":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1297":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1298":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1299":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1300":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1301":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1302":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1303":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1304":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1305":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1306":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1307":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1308":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1309":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1310":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1311":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1312":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_RXD0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1313":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1314":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1315":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1316":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1317":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1318":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1319":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1320":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1321":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_RXD1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1322":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1323":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1324":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1325":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1326":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1327":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1328":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1329":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1330":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1331":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1332":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1333":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1334":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1335":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1336":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1337":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1338":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1339":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1340":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1341":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1342":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1343":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1344":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1345":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1346":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1347":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1348":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1349":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1350":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_TXD0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1351":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1352":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1353":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1354":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1355":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1356":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1357":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1358":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1359":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_TXD1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1360":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1361":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1362":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1363":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1364":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1365":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1366":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1367":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1368":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_HSIC_DAT":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1369":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1370":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1371":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1372":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1373":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1374":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1375":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1376":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1377":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_HSIC1378":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1379":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1380":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1381":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1382":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1383":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1384":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1385":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1386":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_HSIC1387":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11388":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11389":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11390":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11391":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11392":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11393":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11394":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11395":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11396":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11397":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11398":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11399":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11400":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11401":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11402":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11403":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11404":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11405":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21406":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21407":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21408":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21409":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21410":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21411":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21412":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21413":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21414":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21415":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21416":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21417":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21418":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21419":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21420":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21421":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21422":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21423":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1424":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1425":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1426":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1427":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1428":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1429":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1430":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1431":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1432":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1433":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1434":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1435":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1436":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1437":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1438":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1439":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1440":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1441":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1442":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1443":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1444":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1445":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1446":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1447":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1448":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1449":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1450":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1451":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1452":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1453":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1454":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1455":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1456":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1457":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1458":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1459":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1460":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1461":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1462":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1463":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1464":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1465":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1466":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1467":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1468":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG1469":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1470":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1471":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1472":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1473":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1474":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1475":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1476":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1477":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1478":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1479":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1480":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1481":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1485":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1486":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1487":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1489":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1491":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1494":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1496":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1499":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1502":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1503":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1505":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1507":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1510":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1512":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1514":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1518":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1521":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1523":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1526":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1529":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1530":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1532":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1534":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1537":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1539":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1541":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1548":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1550":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1557":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1559":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1566":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1568":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1574":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1575":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1577":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1582":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1584":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1586":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1590":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1593":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1595":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1598":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1601":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1602":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1604":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1606":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1609":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1611":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1613":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1614":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1619":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1622":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1625":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1627":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1631":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1633":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1635":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1638":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1640":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1641":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1643":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1645":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1646":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1647":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1649":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1650":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1651":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1652":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1653":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1654":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1656":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1657":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1659":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1660":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1661":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1662":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1663":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1664":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1665":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1667":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1668":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1669":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1670":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1671":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1672":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1673":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1675":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1677":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1678":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1679":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1680":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1681":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1683":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1686":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1687":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1688":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1689":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1690":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1691":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1694":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1695":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1697":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1699":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1700":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1701":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1702":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1703":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1704":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1705":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1706":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1707":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1708":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1709":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1710":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1711":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1712":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1713":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1714":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1715":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1716":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1717":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1718":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1719":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1720":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1721":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1722":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1723":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1724":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1725":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1726":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1727":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1728":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1729":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1730":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1731":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1732":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1733":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1734":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1735":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1736":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1737":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1738":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1739":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1740":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1741":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1742":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1743":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1744":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1745":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1746":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1747":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1748":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1749":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1750":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1751":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1752":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1753":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1754":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1755":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1756":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1757":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1758":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1759":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1760":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1761":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1762":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1763":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1764":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1765":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1766":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1767":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1768":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1769":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1770":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1771":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1772":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1773":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1774":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1775":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1776":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1777":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1778":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1779":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1780":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1781":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1782":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1783":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1784":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1785":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1786":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1787":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1788":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1789":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1790":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1791":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1792":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1793":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1794":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1795":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1796":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1797":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1798":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1799":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1800":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1801":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1802":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1803":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1804":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1805":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1806":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1807":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1808":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1809":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1810":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1811":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1812":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1813":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1814":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1815":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1816":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1817":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1818":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1819":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1820":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1821":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1822":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1823":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1824":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1825":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1826":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1827":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1828":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1829":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1830":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1831":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1832":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1833":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1834":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1835":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1836":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1837":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1838":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1839":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1840":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1841":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1842":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1843":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT8":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1844":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1845":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1846":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1847":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1848":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1849":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1850":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1851":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1852":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_DAT9":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1853":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1854":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1855":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1856":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1857":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1858":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1859":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1860":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1861":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1862":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1863":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1864":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1865":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1866":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1867":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1868":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1869":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1870":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1871":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1872":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1873":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1874":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1875":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1876":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1877":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1878":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1879":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1880":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1881":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1882":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1883":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1884":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1885":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1886":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1887":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1888":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1889":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1890":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1891":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1892":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1893":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1894":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1895":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1896":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1897":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1898":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1899":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1900":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1901":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_PWM1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_SRE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_DSE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM11902":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_ODE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PKE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PUE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PUS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_HYS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_LVE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_REF_1903":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1904":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1905":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1906":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1907":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1908":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1909":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1910":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1911":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1912":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_REF_1913":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1914":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1915":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1916":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1917":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1918":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1919":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1920":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1921":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1922":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1923":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1924":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1925":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1926":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1927":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1928":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1929":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1930":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1931":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1932":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1933":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1934":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1935":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1936":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1937":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1938":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1939":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1940":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1941":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1942":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1943":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1944":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1945":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1946":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1947":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1948":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1949":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1950":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1951":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1952":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1953":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1954":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1955":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1956":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1957":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1958":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1959":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1960":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1961":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1962":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1963":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1964":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1965":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1966":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1967":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1968":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1969":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1970":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1971":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1972":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1973":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1974":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1975":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1976":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1977":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1978":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1979":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1980":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1981":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1982":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1983":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1984":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1985":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1986":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1987":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1988":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1989":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1990":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1991":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1992":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1993":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1994":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1995":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1996":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1997":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1998":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1999":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2000":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2001":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2002":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2003":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2004":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2005":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2006":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2007":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2008":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2009":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2010":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2011":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2012":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2013":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2014":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2015":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2016":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2017":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2018":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2019":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2020":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2021":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2022":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2023":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2024":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2025":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2026":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2027":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2028":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2029":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2030":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2031":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2032":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2033":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2034":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2035":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2036":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2037":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2038":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2039":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2040":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2041":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2042":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2043":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2044":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2045":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2046":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2047":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2048":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2049":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2050":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2051":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2052":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2053":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2054":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2055":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2056":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2057":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2058":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2059":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2060":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2061":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2062":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2063":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2064":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2065":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2066":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2067":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2068":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2069":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2070":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2071":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2072":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2073":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2074":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2075":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2076":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2077":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2078":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2079":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2080":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2081":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2082":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2083":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2084":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2085":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2086":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2087":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2088":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2089":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2090":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2091":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2092":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2093":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2094":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2095":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2096":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2097":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2098":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2099":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2100":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2101":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2102":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_RST":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2103":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2104":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2105":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2106":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2107":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2108":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2109":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2110":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2111":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2112":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2113":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2114":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2115":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2116":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2117":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2118":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2119":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2120":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2121":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2122":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2123":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2124":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2125":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2126":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2127":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2128":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2129":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2130":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2131":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2132":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2133":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2134":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2135":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2136":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2137":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2138":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2139":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2140":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2141":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2142":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2143":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2144":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2145":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2146":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2147":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2148":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2149":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2150":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2151":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2152":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2153":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2154":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2155":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2156":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2157":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2158":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2159":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2160":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2161":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2162":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2163":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2164":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2165":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_UART2166":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2167":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2168":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2169":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2170":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2171":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2172":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2173":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2174":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2175":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_UART2176":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2177":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2178":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2179":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2180":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2181":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2182":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2183":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2184":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2185":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_WDOG_B":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2186":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2187":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2188":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2189":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2190":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2191":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2192":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2193":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2194":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_ADDDS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_ADDD2195":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRM2196":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRM2197":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRPKE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRP2198":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRPK":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRP2199":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRHYS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRH2200":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRMODE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRM2201":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B0DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_CTLDS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_CTLD2202":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B1DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDR_2203":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B2DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B3DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ANALOG_USB_OTG_ID_S2204":\
    line="B_IOMUXC_ANALOG_USB_OTG_ID_S2205":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ANALOG_USB_UH1_ID_S2206":\
    line="B_IOMUXC_ANALOG_USB_UH1_ID_S2207":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_DA_2208":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_DA_2209":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_DB_2210":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_DB_2211":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_RXC2212":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_RXC2213":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_RXF2214":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_RXF2215":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_TXC2216":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_TXC2217":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_TXF2218":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_TXF2219":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_DA_2220":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_DA_2221":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_DB_2222":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_DB_2223":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_RXC2224":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_RXC2225":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_RXF2226":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_RXF2227":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_TXC2228":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_TXC2229":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_TXF2230":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_TXF2231":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P6_INPUT_DA_2232":\
    line="B_IOMUXC_AUDMUX_P6_INPUT_DA_2233":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P6_INPUT_DB_2234":\
    line="B_IOMUXC_AUDMUX_P6_INPUT_DB_2235":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P6_INPUT_RXC2236":\
    line="B_IOMUXC_AUDMUX_P6_INPUT_RXC2237":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P6_INPUT_RXF2238":\
    line="B_IOMUXC_AUDMUX_P6_INPUT_RXF2239":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P6_INPUT_TXC2240":\
    line="B_IOMUXC_AUDMUX_P6_INPUT_TXC2241":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P6_INPUT_TXF2242":\
    line="B_IOMUXC_AUDMUX_P6_INPUT_TXF2243":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CCM_PMIC_VFUNCIONAL2244":\
    line="B_IOMUXC_CCM_PMIC_VFUNCIONAL2245":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_0_SEL2246":\
    line="B_IOMUXC_CSI_IPP_CSI_D_0_SEL2247":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_1_SEL2248":\
    line="B_IOMUXC_CSI_IPP_CSI_D_1_SEL2249":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_2_SEL2250":\
    line="B_IOMUXC_CSI_IPP_CSI_D_2_SEL2251":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_3_SEL2252":\
    line="B_IOMUXC_CSI_IPP_CSI_D_3_SEL2253":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_4_SEL2254":\
    line="B_IOMUXC_CSI_IPP_CSI_D_4_SEL2255":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_5_SEL2256":\
    line="B_IOMUXC_CSI_IPP_CSI_D_5_SEL2257":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_6_SEL2258":\
    line="B_IOMUXC_CSI_IPP_CSI_D_6_SEL2259":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_7_SEL2260":\
    line="B_IOMUXC_CSI_IPP_CSI_D_7_SEL2261":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_8_SEL2262":\
    line="B_IOMUXC_CSI_IPP_CSI_D_8_SEL2263":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_9_SEL2264":\
    line="B_IOMUXC_CSI_IPP_CSI_D_9_SEL2265":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_10_SE2266":\
    line="B_IOMUXC_CSI_IPP_CSI_D_10_SE2267":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_11_SE2268":\
    line="B_IOMUXC_CSI_IPP_CSI_D_11_SE2269":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_12_SE2270":\
    line="B_IOMUXC_CSI_IPP_CSI_D_12_SE2271":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_13_SE2272":\
    line="B_IOMUXC_CSI_IPP_CSI_D_13_SE2273":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_14_SE2274":\
    line="B_IOMUXC_CSI_IPP_CSI_D_14_SE2275":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_D_15_SE2276":\
    line="B_IOMUXC_CSI_IPP_CSI_D_15_SE2277":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_HSYNC_S2278":\
    line="B_IOMUXC_CSI_IPP_CSI_HSYNC_S2279":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_PIXCLK_2280":\
    line="B_IOMUXC_CSI_IPP_CSI_PIXCLK_2281":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_IPP_CSI_VSYNC_S2282":\
    line="B_IOMUXC_CSI_IPP_CSI_VSYNC_S2283":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_CSPI_CLK2284":\
    line="B_IOMUXC_ECSPI1_IPP_CSPI_CLK2285":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_DATA2286":\
    line="B_IOMUXC_ECSPI1_IPP_IND_DATA2287":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_MISO2288":\
    line="B_IOMUXC_ECSPI1_IPP_IND_MISO2289":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_MOSI2290":\
    line="B_IOMUXC_ECSPI1_IPP_IND_MOSI2291":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2292":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2293":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2294":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2295":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2296":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2297":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2298":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2299":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_CSPI_CLK2300":\
    line="B_IOMUXC_ECSPI2_IPP_CSPI_CLK2301":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_MISO2302":\
    line="B_IOMUXC_ECSPI2_IPP_IND_MISO2303":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_MOSI2304":\
    line="B_IOMUXC_ECSPI2_IPP_IND_MOSI2305":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_SS_B2306":\
    line="B_IOMUXC_ECSPI2_IPP_IND_SS_B2307":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_SS_B2308":\
    line="B_IOMUXC_ECSPI2_IPP_IND_SS_B2309":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_IPP_CSPI_CLK2310":\
    line="B_IOMUXC_ECSPI3_IPP_CSPI_CLK2311":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_IPP_IND_DATA2312":\
    line="B_IOMUXC_ECSPI3_IPP_IND_DATA2313":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_IPP_IND_MISO2314":\
    line="B_IOMUXC_ECSPI3_IPP_IND_MISO2315":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_IPP_IND_MOSI2316":\
    line="B_IOMUXC_ECSPI3_IPP_IND_MOSI2317":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_IPP_IND_SS_B2318":\
    line="B_IOMUXC_ECSPI3_IPP_IND_SS_B2319":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_IPP_IND_SS_B2320":\
    line="B_IOMUXC_ECSPI3_IPP_IND_SS_B2321":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_IPP_IND_SS_B2322":\
    line="B_IOMUXC_ECSPI3_IPP_IND_SS_B2323":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_IPP_IND_SS_B2324":\
    line="B_IOMUXC_ECSPI3_IPP_IND_SS_B2325":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_IPP_CSPI_CLK2326":\
    line="B_IOMUXC_ECSPI4_IPP_CSPI_CLK2327":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_IPP_IND_MISO2328":\
    line="B_IOMUXC_ECSPI4_IPP_IND_MISO2329":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_IPP_IND_MOSI2330":\
    line="B_IOMUXC_ECSPI4_IPP_IND_MOSI2331":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_IPP_IND_SS_B2332":\
    line="B_IOMUXC_ECSPI4_IPP_IND_SS_B2333":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_IPP_IND_SS_B2334":\
    line="B_IOMUXC_ECSPI4_IPP_IND_SS_B2335":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_IPP_IND_SS_B2336":\
    line="B_IOMUXC_ECSPI4_IPP_IND_SS_B2337":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_EPDC_IPP_EPDC_PWRIR2338":\
    line="B_IOMUXC_EPDC_IPP_EPDC_PWRIR2339":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_EPDC_IPP_EPDC_PWRST2340":\
    line="B_IOMUXC_EPDC_IPP_EPDC_PWRST2341":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_COL_SELECT_2342":\
    line="B_IOMUXC_FEC_FEC_COL_SELECT_2343":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_MDI_SELECT_2344":\
    line="B_IOMUXC_FEC_FEC_MDI_SELECT_2345":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_RDATA_0_SEL2346":\
    line="B_IOMUXC_FEC_FEC_RDATA_0_SEL2347":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_RDATA_1_SEL2348":\
    line="B_IOMUXC_FEC_FEC_RDATA_1_SEL2349":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_RX_CLK_SELE2350":\
    line="B_IOMUXC_FEC_FEC_RX_CLK_SELE2351":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_RX_DV_SELEC2352":\
    line="B_IOMUXC_FEC_FEC_RX_DV_SELEC2353":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_RX_ER_SELEC2354":\
    line="B_IOMUXC_FEC_FEC_RX_ER_SELEC2355":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_TX_CLK_SELE2356":\
    line="B_IOMUXC_FEC_FEC_TX_CLK_SELE2357":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPT_IPP_IND_CAPIN1_2358":\
    line="B_IOMUXC_GPT_IPP_IND_CAPIN1_2359":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPT_IPP_IND_CAPIN2_2360":\
    line="B_IOMUXC_GPT_IPP_IND_CAPIN2_2361":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPT_IPP_IND_CLKIN_S2362":\
    line="B_IOMUXC_GPT_IPP_IND_CLKIN_S2363":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C1_IPP_SCL_IN_SEL2364":\
    line="B_IOMUXC_I2C1_IPP_SCL_IN_SEL2365":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C1_IPP_SDA_IN_SEL2366":\
    line="B_IOMUXC_I2C1_IPP_SDA_IN_SEL2367":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C2_IPP_SCL_IN_SEL2368":\
    line="B_IOMUXC_I2C2_IPP_SCL_IN_SEL2369":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C2_IPP_SDA_IN_SEL2370":\
    line="B_IOMUXC_I2C2_IPP_SDA_IN_SEL2371":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C3_IPP_SCL_IN_SEL2372":\
    line="B_IOMUXC_I2C3_IPP_SCL_IN_SEL2373":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C3_IPP_SDA_IN_SEL2374":\
    line="B_IOMUXC_I2C3_IPP_SDA_IN_SEL2375":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_0_S2376":\
    line="B_IOMUXC_KPP_IPP_IND_COL_0_S2377":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_1_S2378":\
    line="B_IOMUXC_KPP_IPP_IND_COL_1_S2379":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_2_S2380":\
    line="B_IOMUXC_KPP_IPP_IND_COL_2_S2381":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_3_S2382":\
    line="B_IOMUXC_KPP_IPP_IND_COL_3_S2383":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_4_S2384":\
    line="B_IOMUXC_KPP_IPP_IND_COL_4_S2385":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_5_S2386":\
    line="B_IOMUXC_KPP_IPP_IND_COL_5_S2387":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_6_S2388":\
    line="B_IOMUXC_KPP_IPP_IND_COL_6_S2389":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_7_S2390":\
    line="B_IOMUXC_KPP_IPP_IND_COL_7_S2391":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_0_S2392":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_0_S2393":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_1_S2394":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_1_S2395":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_2_S2396":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_2_S2397":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_3_S2398":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_3_S2399":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_4_S2400":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_4_S2401":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_5_S2402":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_5_S2403":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_6_S2404":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_6_S2405":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_7_S2406":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_7_S2407":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_BUSY_SE2408":\
    line="B_IOMUXC_LCDIF_LCDIF_BUSY_SE2409":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2410":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2411":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2412":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2413":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2414":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2415":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2416":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2417":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2418":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2419":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2420":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2421":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2422":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2423":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2424":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2425":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2426":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2427":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2428":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2429":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2430":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2431":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2432":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2433":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2434":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2435":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2436":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2437":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2438":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2439":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2440":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2441":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2442":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2443":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2444":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2445":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2446":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2447":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2448":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2449":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2450":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2451":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2452":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2453":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2454":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2455":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_RXDATA_2456":\
    line="B_IOMUXC_LCDIF_LCDIF_RXDATA_2457":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SPDIF_SPDIF_IN1_SEL2458":\
    line="B_IOMUXC_SPDIF_SPDIF_IN1_SEL2459":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SPDIF_TX_CLK2_SELEC2460":\
    line="B_IOMUXC_SPDIF_TX_CLK2_SELEC2461":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART1_IPP_UART_RTS_2462":\
    line="B_IOMUXC_UART1_IPP_UART_RTS_2463":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART1_IPP_UART_RXD_2464":\
    line="B_IOMUXC_UART1_IPP_UART_RXD_2465":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART2_IPP_UART_RTS_2466":\
    line="B_IOMUXC_UART2_IPP_UART_RTS_2467":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART2_IPP_UART_RXD_2468":\
    line="B_IOMUXC_UART2_IPP_UART_RXD_2469":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART3_IPP_UART_RTS_2470":\
    line="B_IOMUXC_UART3_IPP_UART_RTS_2471":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART3_IPP_UART_RXD_2472":\
    line="B_IOMUXC_UART3_IPP_UART_RXD_2473":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART4_IPP_UART_RTS_2474":\
    line="B_IOMUXC_UART4_IPP_UART_RTS_2475":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART4_IPP_UART_RXD_2476":\
    line="B_IOMUXC_UART4_IPP_UART_RXD_2477":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART5_IPP_UART_RTS_2478":\
    line="B_IOMUXC_UART5_IPP_UART_RTS_2479":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART5_IPP_UART_RXD_2480":\
    line="B_IOMUXC_UART5_IPP_UART_RXD_2481":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_IPP_IND_OTG2_OC2482":\
    line="B_IOMUXC_USB_IPP_IND_OTG2_OC2483":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_IPP_IND_OTG_OC_2484":\
    line="B_IOMUXC_USB_IPP_IND_OTG_OC_2485":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC1_IPP_CARD_DET2486":\
    line="B_IOMUXC_USDHC1_IPP_CARD_DET2487":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC1_IPP_WP_ON_SE2488":\
    line="B_IOMUXC_USDHC1_IPP_WP_ON_SE2489":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC2_IPP_CARD_DET2490":\
    line="B_IOMUXC_USDHC2_IPP_CARD_DET2491":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC2_IPP_WP_ON_SE2492":\
    line="B_IOMUXC_USDHC2_IPP_WP_ON_SE2493":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_IPP_CARD_DET2494":\
    line="B_IOMUXC_USDHC3_IPP_CARD_DET2495":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_IPP_DAT4_IN_2496":\
    line="B_IOMUXC_USDHC3_IPP_DAT4_IN_2497":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_IPP_DAT5_IN_2498":\
    line="B_IOMUXC_USDHC3_IPP_DAT5_IN_2499":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_IPP_DAT6_IN_2500":\
    line="B_IOMUXC_USDHC3_IPP_DAT6_IN_2501":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_IPP_DAT7_IN_2502":\
    line="B_IOMUXC_USDHC3_IPP_DAT7_IN_2503":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_IPP_WP_ON_SE2504":\
    line="B_IOMUXC_USDHC3_IPP_WP_ON_SE2505":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_CARD_CLK2506":\
    line="B_IOMUXC_USDHC4_IPP_CARD_CLK2507":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_CARD_DET2508":\
    line="B_IOMUXC_USDHC4_IPP_CARD_DET2509":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_CMD_IN_S2510":\
    line="B_IOMUXC_USDHC4_IPP_CMD_IN_S2511":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_DAT0_IN_2512":\
    line="B_IOMUXC_USDHC4_IPP_DAT0_IN_2513":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_DAT1_IN_2514":\
    line="B_IOMUXC_USDHC4_IPP_DAT1_IN_2515":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_DAT2_IN_2516":\
    line="B_IOMUXC_USDHC4_IPP_DAT2_IN_2517":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_DAT3_IN_2518":\
    line="B_IOMUXC_USDHC4_IPP_DAT3_IN_2519":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_DAT4_IN_2520":\
    line="B_IOMUXC_USDHC4_IPP_DAT4_IN_2521":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_DAT5_IN_2522":\
    line="B_IOMUXC_USDHC4_IPP_DAT5_IN_2523":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_DAT6_IN_2524":\
    line="B_IOMUXC_USDHC4_IPP_DAT6_IN_2525":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_DAT7_IN_2526":\
    line="B_IOMUXC_USDHC4_IPP_DAT7_IN_2527":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_WP_ON_SE2528":\
    line="B_IOMUXC_USDHC4_IPP_WP_ON_SE2529":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_WEIM_IPP_IND_DTACK_2530":\
    line="B_IOMUXC_WEIM_IPP_IND_DTACK_2531":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_WEIM_IPP_IND_WAIT_B2532":\
    line="B_IOMUXC_WEIM_IPP_IND_WAIT_B2533":\
    line="$$":\
  }:ARM_config={}\
}
