<!--
  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—   â–ˆâ–ˆâ•—â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—
  â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â•â•â•â–ˆâ–ˆâ•”â•â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â•â–ˆâ–ˆâ•—
  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
  â–ˆâ–ˆâ•”â•â•â•â• â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â•  â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
  â–ˆâ–ˆâ•‘     â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â•šâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—â•šâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â•šâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•
  â•šâ•â•     â•šâ•â•  â•šâ•â•â•šâ•â•  â•šâ•â• â•šâ•â•â•â•â•â• â•šâ•â•â•â•â•â•â• â•šâ•â•â•â•â•â• â•šâ•â•â•â•â•â•  â•šâ•â•â•â•â•â•
-->

<p align="center">
  <img src="https://img.shields.io/badge/BabySoC-Adventure-blueviolet?style=for-the-badge&logo=verilog" alt="BabySoC Adventure Badge"/>
  <br/>
  <img src="https://img.shields.io/badge/Week-2-%23f39c12?style=flat-square"/>
</p>

# ğŸš€ Week 2: Embarking on the **BabySoC Adventure**  
### _Fundamentals and Functional Modeling_

> <kbd><i>â€œImagine building a miniature universe on a single chip â€“ thatâ€™s the magic of SoC design!â€</i></kbd>

---

## ğŸ—ºï¸ **Your Treasure Map: Week 2 Overview**

Welcome, SoC Explorer! ğŸ§­  
This week, weâ€™ll journey from **theory** to **hands-on simulation**, blending stories, analogies, and creative labs.  
By the end, youâ€™ll not only grasp SoC fundamentals but also **simulate a tiny SoC** called BabySoC and watch its â€œheartbeatâ€ come alive in waveforms.

---

## ğŸŒŸ **What is a System-on-Chip (SoC)?**  
### The Tiny Powerhouse Explained

<details>
  <summary><strong>Imagine a <i>bustling city on a postage stamp</i> â€“ thatâ€™s an SoC!</strong></summary>

A System-on-Chip crams:
- ğŸ§  <b>Processor (CPU/GPU):</b> The decision-maker (like a mayor).
- ğŸ—„ï¸ <b>Memory:</b> Quick-access storage.
- ğŸ›£ï¸ <b>Interconnects:</b> Highways connecting city blocks.
- ğŸ”Œ <b>Peripherals:</b> Timers, ports, converters (the cityâ€™s utilities).
- â° <b>Clock & Power Management:</b> The cityâ€™s metronome.

</details>

**Why SoCs Rock:**  
> ğŸ“¦ <b>Compact & Efficient:</b> Like a smartphone in your pocket.  
> âš¡ <b>High Performance:</b> Neighbors talk at lightning speed.  
> ğŸ¨ <b>Customizable:</b> Mix-and-match digital and analog magic.  

> _Fun fact: Modern SoCs juggle everything from AI to wireless signals!_

---

## ğŸ—ï¸ **The Theory Behind SoC Design**

> Designing an SoC is like architecting a city! ğŸ™ï¸

<details>
  <summary><b>Four Steps to City Planning:</b></summary>

1. ğŸ“ <b>Start with requirements</b> (â€œWhat will our city do?â€)
2. ğŸ–Šï¸ <b>Model functionally</b> (draw blueprints)
3. ğŸ§ª <b>Simulate</b> (test it virtually)
4. ğŸ•µï¸ <b>Verify</b> (â€œAre there traffic jams?â€)
</details>

Youâ€™ll use **Verilog** to describe your city in code, then **simulate** to see if it â€œlivesâ€ as expected.

ğŸ§¯ **Common challenges:**  
ğŸ’§ Power leaks (wasteful buildings)  
â±ï¸ Timing issues (late buses!)

---

## ğŸ¤– **Meet BabySoC: Your Mini SoC Playground**

> <kbd>BabySoC = <b>A tiny orchestra</b>:</kbd>

ğŸ¼ **RVMyth Core:** The conductor (RISC-V brain)  
ğŸ¥ **PLL:** Keeps the beat (clock generator)  
ğŸº **DAC:** Plays the tune (digital â†’ analog)  

**Goal:** Simulate BabySoC and watch the signals flow!  
<blockquote>
  â€œThink of BabySoC as a baby robot learning to walk â€“ simple, powerful, and fun!â€
</blockquote>

---

## ğŸ¯ **Objective of Week 2**

- ğŸ§  Master SoC basics  
- ğŸ¨ Model BabySoC using Verilog  
- ğŸ”¬ Simulate and <b>visualize waveforms</b> (reset, clocking, dataflow)

---

# ğŸ› ï¸ Part 2: **Hands-On Labs â€“ Functional Modeling Magic**

Letâ€™s get your hands dirty! ğŸ§¤  
Youâ€™ll use:

- <img src="https://img.shields.io/badge/Icarus_Verilog-iverilog-yellow.svg?style=flat-square" alt="Icarus Verilog"/> **Icarus Verilog** (`iverilog`): Verilog compiler/simulator  
- <img src="https://img.shields.io/badge/GTKWave-Waveform-blue.svg?style=flat-square" alt="GTKWave"/> **GTKWave**: Waveform viewer  

---

## âš™ï¸ **Installation Guide (Ubuntu/Linux)**

```bash
sudo apt update
sudo apt install make python3 python3-pip git iverilog gtkwave
pip3 install pyyaml click sandpiper-saas   # (for Python extras)
```

### ğŸ” *Test Your Tools*

```bash
iverilog -v      # Should print version info
gtkwave          # Should open the viewer
```
> _Windows? Use [WSL](https://learn.microsoft.com/en-us/windows/wsl/) or a VM!_

---

## ğŸ§‘â€ğŸ’» **Step-by-Step Lab Guide**

### 1. ğŸšš **Clone the BabySoC Project**  
```bash
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC
```
_Or use:_  
`git clone https://github.com/hemanthkumardm/SFAL-VSD-SoC-Journey.git`  
_Navigate to `/12. VSDBabySoC Project`._

---

### 2. ğŸ—ï¸ **Compile the Verilog Modules**  
```bash
make pre_synth_sim
```
- Icarus Verilog processes modules: `vsdbabysoc.v`, `rvmyth.v` (core), `avsddac.v` (DAC), `avsddll.v` (PLL).
- Generates `.vcd` file in `output/pre_synth_sim/`.

---

### 3. â–¶ï¸ **Run the Simulation**  
```bash
vvp output/pre_synth_sim.out  # If not using Makefile
```
- Creates `pre_synth_sim.vcd` â€“ a â€œvideo recordingâ€ of your SoCâ€™s heartbeat.

---

### 4. ğŸ‘€ **Open & Analyze Waveforms with GTKWave**  
```bash
gtkwave output/pre_synth_sim/pre_synth_sim.vcd
```
- **Reset:** Watch reset signal go low (waking up from sleep).
- **Clock:** See steady pulses (like a ticking clock).
- **Dataflow:** Trace info from RVMyth to DAC (the relay race!).

> <kbd>**Waveforms = EKG readings for your chip!**</kbd>  
> Spikes = activity, flat = idle. Group signals for clarity.

---

## ğŸ“ **Document Your Adventure**

1. **Simulation Logs:**  
   _Copy terminal outputs, e.g._  
   ```
   VCD info: dumpfile pre_synth_sim.vcd opened for output.
   ```

2. **GTKWave Screenshots:**  
   - ğŸ“· Take 3â€“5 key shots (File > Write Save File for configs)
   - Annotate with markers!

---

### ğŸ“¸ **Example Screenshot Gallery**

<table>
  <tr>
    <td align="center"><img src="https://dummyimage.com/400x100/eee/000.png&text=Reset+Phase" alt="Reset Phase"/><br/>
      <b>Reset:</b> All signals initialize as reset goes low.</td>
    <td align="center"><img src="https://dummyimage.com/400x100/bde/000.png&text=Clock+Pulse" alt="Clock Pulse"/><br/>
      <b>Clocking:</b> PLL generates a steady ~90 MHz clock.</td>
    <td align="center"><img src="https://dummyimage.com/400x100/edb/000.png&text=Dataflow+to+DAC" alt="Dataflow to DAC"/><br/>
      <b>Dataflow:</b> Core output feeds DAC, simulating analog output.</td>
  </tr>
</table>

### **PRE SIMULATION**

<p align="center">
   <img src="week2img1.png" alt="GTKWave Counter Output" width="100%">
</p>

---

### **POST SIMULATION**
<p align="center">
   <img src="week2img2.png" alt="GTKWave Counter Output" width="100%">
</p>


---

### âœï¸ **Explanations**

- **Reset:**  
  > _â€œAt t=0, `reset=1` (high), all registers clear to 0. After `reset=0`, the clock starts oscillating and modules spring to life.â€_

- **Clocking:**  
  > _â€œHere, the PLL-generated clock has an 11ns period, matching design specs. All modules synchronize to this pulse.â€_

- **Dataflow:**  
  > _â€œThis shows digital instructions flowing from the RVMyth core to the DAC, illustrating the coreâ€™s output transforming into an analog-like waveform.â€_

---

## ğŸŒˆ **Advanced Twists (Optional Fun!)**

- **Post-Synthesis Simulation:**  
  ```bash
  make synth
  make post_synth_sim
  ```
  _Compare pre/post-synthesis waveforms (extra delays may appear!)._

- **Timing Analysis:**  
  ```bash
  make sta
  ```
  _Ensure your city runs on schedule (no â€œslackâ€ issues!)._

---

# ğŸ… **Deliverables Checklist**

- ğŸ“„ **Simulation Logs** (copy-paste terminal output)
- ğŸ–¼ï¸ **GTKWave Screenshots** (with annotations)
- âœï¸ **Short Explanations** (one paragraph per screenshot)

---

<div align="center">

## ğŸ‰ Congratulations!

Youâ€™ve built and simulated a tiny universe on a chip.  
Share your logs, screenshots, and insights â€“ and get ready to build even more complex cities in the coming weeks!

<blockquote>
  â€œSoC design is like composing a symphony â€“ every signal, every module, in perfect harmony. Bravo!â€
</blockquote>

**Happy Simulating!**  
_Use this markdown as your digital lab notebook and show off your adventure!_

</div>
