// Seed: 1256448728
module module_0 ();
endmodule
module module_1 (
    output supply0 void id_0,
    input uwire id_1,
    output uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output wire id_5,
    input tri id_6,
    output wire id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10,
    output uwire id_11
);
  parameter id_13 = 1;
  assign id_5 = id_13;
  module_0 modCall_1 ();
  assign id_2 = 1;
endmodule
module module_2 #(
    parameter id_2 = 32'd43,
    parameter id_3 = 32'd35,
    parameter id_8 = 32'd77
) (
    input tri1 id_0,
    output supply1 id_1,
    output wand _id_2,
    input uwire _id_3,
    input supply1 id_4
    , _id_8,
    input wand id_5,
    input tri id_6
);
  assign id_8 = id_6;
  assign id_1 = 1;
  module_0 modCall_1 ();
  wire [1 : id_8] id_9, id_10;
  logic id_11[id_3 : id_2];
  ;
endmodule
