{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622967500675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622967500676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 06 10:18:20 2021 " "Processing started: Sun Jun 06 10:18:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622967500676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622967500676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off code_lock_2_semesterprojekt -c code_lock_2_semesterprojekt " "Command: quartus_map --read_settings_files=on --write_settings_files=off code_lock_2_semesterprojekt -c code_lock_2_semesterprojekt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622967500676 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622967501119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock_projekt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_lock_projekt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_projekt-arc " "Found design unit 1: code_lock_projekt-arc" {  } { { "code_lock_projekt.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622967501861 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_projekt " "Found entity 1: code_lock_projekt" {  } { { "code_lock_projekt.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622967501861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622967501861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrong_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrong_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrong_code-arc " "Found design unit 1: wrong_code-arc" {  } { { "wrong_code.vhd" "" { Text "C:/DSD/2.semester_code_lock/wrong_code.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622967501869 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrong_code " "Found entity 1: wrong_code" {  } { { "wrong_code.vhd" "" { Text "C:/DSD/2.semester_code_lock/wrong_code.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622967501869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622967501869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock_projekt_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_lock_projekt_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_projekt_tester-arc " "Found design unit 1: code_lock_projekt_tester-arc" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622967501871 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_projekt_tester " "Found entity 1: code_lock_projekt_tester" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622967501871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622967501871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "code_lock_projekt_tester " "Elaborating entity \"code_lock_projekt_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622967501938 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..6\] code_lock_projekt_tester.vhd(11) " "Using initial value X (don't care) for net \"LEDG\[7..6\]\" at code_lock_projekt_tester.vhd(11)" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622967501952 "|code_lock_projekt_tester"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..15\] code_lock_projekt_tester.vhd(12) " "Using initial value X (don't care) for net \"LEDR\[17..15\]\" at code_lock_projekt_tester.vhd(12)" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622967501952 "|code_lock_projekt_tester"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[10..6\] code_lock_projekt_tester.vhd(12) " "Using initial value X (don't care) for net \"LEDR\[10..6\]\" at code_lock_projekt_tester.vhd(12)" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622967501952 "|code_lock_projekt_tester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_lock_projekt code_lock_projekt:U1 " "Elaborating entity \"code_lock_projekt\" for hierarchy \"code_lock_projekt:U1\"" {  } { { "code_lock_projekt_tester.vhd" "U1" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622967501980 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lock code_lock_projekt.vhd(47) " "VHDL Process Statement warning at code_lock_projekt.vhd(47): inferring latch(es) for signal or variable \"lock\", which holds its previous value in one or more paths through the process" {  } { { "code_lock_projekt.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1622967501982 "|code_lock_projekt_tester|code_lock_projekt:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lock_sig code_lock_projekt.vhd(47) " "VHDL Process Statement warning at code_lock_projekt.vhd(47): inferring latch(es) for signal or variable \"lock_sig\", which holds its previous value in one or more paths through the process" {  } { { "code_lock_projekt.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1622967501982 "|code_lock_projekt_tester|code_lock_projekt:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock_sig code_lock_projekt.vhd(47) " "Inferred latch for \"lock_sig\" at code_lock_projekt.vhd(47)" {  } { { "code_lock_projekt.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622967501983 "|code_lock_projekt_tester|code_lock_projekt:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock code_lock_projekt.vhd(47) " "Inferred latch for \"lock\" at code_lock_projekt.vhd(47)" {  } { { "code_lock_projekt.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622967501983 "|code_lock_projekt_tester|code_lock_projekt:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrong_code wrong_code:U2 " "Elaborating entity \"wrong_code\" for hierarchy \"wrong_code:U2\"" {  } { { "code_lock_projekt_tester.vhd" "U2" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622967501992 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "code_lock_projekt:U1\|lock_sig code_lock_projekt:U1\|lock " "Duplicate LATCH primitive \"code_lock_projekt:U1\|lock_sig\" merged with LATCH primitive \"code_lock_projekt:U1\|lock\"" {  } { { "code_lock_projekt.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622967502348 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1622967502348 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622967502367 "|code_lock_projekt_tester|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622967502367 "|code_lock_projekt_tester|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622967502367 "|code_lock_projekt_tester|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622967502367 "|code_lock_projekt_tester|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622967502367 "|code_lock_projekt_tester|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622967502367 "|code_lock_projekt_tester|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622967502367 "|code_lock_projekt_tester|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622967502367 "|code_lock_projekt_tester|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622967502367 "|code_lock_projekt_tester|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "code_lock_projekt_tester.vhd" "" { Text "C:/DSD/2.semester_code_lock/code_lock_projekt_tester.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622967502367 "|code_lock_projekt_tester|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1622967502367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1622967502712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622967502712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1622967502887 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1622967502887 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1622967502887 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1622967502887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622967502902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 06 10:18:22 2021 " "Processing ended: Sun Jun 06 10:18:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622967502902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622967502902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622967502902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622967502902 ""}
