-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qrf_basic is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    A_M_real_ce0 : OUT STD_LOGIC;
    A_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    A_M_imag_ce0 : OUT STD_LOGIC;
    A_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Q_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    Q_M_real_ce0 : OUT STD_LOGIC;
    Q_M_real_we0 : OUT STD_LOGIC;
    Q_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Q_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    Q_M_imag_ce0 : OUT STD_LOGIC;
    Q_M_imag_we0 : OUT STD_LOGIC;
    Q_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    R_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_M_real_ce0 : OUT STD_LOGIC;
    R_M_real_we0 : OUT STD_LOGIC;
    R_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    R_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_M_imag_ce0 : OUT STD_LOGIC;
    R_M_imag_we0 : OUT STD_LOGIC;
    R_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of qrf_basic is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000010000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000001000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000010000000000000";
    constant ap_ST_fsm_pp2_stage1 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000100000000000000";
    constant ap_ST_fsm_pp2_stage2 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000001000000000000000";
    constant ap_ST_fsm_pp2_stage3 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000010000000000000000";
    constant ap_ST_fsm_pp2_stage4 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000100000000000000000";
    constant ap_ST_fsm_pp2_stage5 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000001000000000000000000";
    constant ap_ST_fsm_pp2_stage6 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000010000000000000000000";
    constant ap_ST_fsm_pp2_stage7 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000100000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000001000000000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000010000000000000000000000";
    constant ap_ST_fsm_pp3_stage1 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000100000000000000000000000";
    constant ap_ST_fsm_pp3_stage2 : STD_LOGIC_VECTOR (35 downto 0) := "000000000001000000000000000000000000";
    constant ap_ST_fsm_pp3_stage3 : STD_LOGIC_VECTOR (35 downto 0) := "000000000010000000000000000000000000";
    constant ap_ST_fsm_pp3_stage4 : STD_LOGIC_VECTOR (35 downto 0) := "000000000100000000000000000000000000";
    constant ap_ST_fsm_pp3_stage5 : STD_LOGIC_VECTOR (35 downto 0) := "000000001000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage6 : STD_LOGIC_VECTOR (35 downto 0) := "000000010000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage7 : STD_LOGIC_VECTOR (35 downto 0) := "000000100000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (35 downto 0) := "000001000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (35 downto 0) := "000010000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (35 downto 0) := "000100000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (35 downto 0) := "001000000000000000000000000000000000";
    constant ap_ST_fsm_pp5_stage0 : STD_LOGIC_VECTOR (35 downto 0) := "010000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (35 downto 0) := "100000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal c12_0_reg_484 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_0_reg_528 : STD_LOGIC_VECTOR (2 downto 0);
    signal k13_0_reg_539 : STD_LOGIC_VECTOR (2 downto 0);
    signal c15_0_reg_562 : STD_LOGIC_VECTOR (2 downto 0);
    signal c16_0_reg_573 : STD_LOGIC_VECTOR (2 downto 0);
    signal Ri_M_real_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_pp2_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage1 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state16_pp2_stage1_iter0 : BOOLEAN;
    signal ap_block_state24_pp2_stage1_iter1 : BOOLEAN;
    signal ap_block_state32_pp2_stage1_iter2 : BOOLEAN;
    signal ap_block_pp2_stage1_11001 : BOOLEAN;
    signal icmp_ln511_reg_1604 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_reg_1613 : STD_LOGIC_VECTOR (0 downto 0);
    signal Ri_M_imag_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_634 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_real_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_640 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_imag_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_646 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage2 : signal is "none";
    signal ap_block_state17_pp2_stage2_iter0 : BOOLEAN;
    signal ap_block_state25_pp2_stage2_iter1 : BOOLEAN;
    signal ap_block_pp2_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage6 : signal is "none";
    signal ap_block_state21_pp2_stage6_iter0 : BOOLEAN;
    signal ap_block_state29_pp2_stage6_iter1 : BOOLEAN;
    signal ap_block_pp2_stage6_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage2 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_state36_pp3_stage2_iter0 : BOOLEAN;
    signal ap_block_state44_pp3_stage2_iter1 : BOOLEAN;
    signal ap_block_pp3_stage2_11001 : BOOLEAN;
    signal icmp_ln519_reg_1646 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln521_reg_1655 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage6 : signal is "none";
    signal ap_block_state40_pp3_stage6_iter0 : BOOLEAN;
    signal ap_block_state48_pp3_stage6_iter1 : BOOLEAN;
    signal ap_block_pp3_stage6_11001 : BOOLEAN;
    signal grp_fu_616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_657 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_662 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage3 : signal is "none";
    signal ap_block_state18_pp2_stage3_iter0 : BOOLEAN;
    signal ap_block_state26_pp2_stage3_iter1 : BOOLEAN;
    signal ap_block_pp2_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage7 : signal is "none";
    signal ap_block_state22_pp2_stage7_iter0 : BOOLEAN;
    signal ap_block_state30_pp2_stage7_iter1 : BOOLEAN;
    signal ap_block_pp2_stage7_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage3 : signal is "none";
    signal ap_block_state37_pp3_stage3_iter0 : BOOLEAN;
    signal ap_block_state45_pp3_stage3_iter1 : BOOLEAN;
    signal ap_block_pp3_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage7 : signal is "none";
    signal ap_block_state41_pp3_stage7_iter0 : BOOLEAN;
    signal ap_block_state49_pp3_stage7_iter1 : BOOLEAN;
    signal ap_block_pp3_stage7_11001 : BOOLEAN;
    signal reg_667 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage4 : signal is "none";
    signal ap_block_state19_pp2_stage4_iter0 : BOOLEAN;
    signal ap_block_state27_pp2_stage4_iter1 : BOOLEAN;
    signal ap_block_pp2_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_state15_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state23_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state31_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage4 : signal is "none";
    signal ap_block_state38_pp3_stage4_iter0 : BOOLEAN;
    signal ap_block_state46_pp3_stage4_iter1 : BOOLEAN;
    signal ap_block_pp3_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_state34_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state42_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_state50_pp3_stage0_iter2 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal reg_678 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage5 : signal is "none";
    signal ap_block_state20_pp2_stage5_iter0 : BOOLEAN;
    signal ap_block_state28_pp2_stage5_iter1 : BOOLEAN;
    signal ap_block_pp2_stage5_11001 : BOOLEAN;
    signal icmp_ln513_reg_1613_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage5 : signal is "none";
    signal ap_block_state39_pp3_stage5_iter0 : BOOLEAN;
    signal ap_block_state47_pp3_stage5_iter1 : BOOLEAN;
    signal ap_block_pp3_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage1 : signal is "none";
    signal ap_block_state35_pp3_stage1_iter0 : BOOLEAN;
    signal ap_block_state43_pp3_stage1_iter1 : BOOLEAN;
    signal ap_block_state51_pp3_stage1_iter2 : BOOLEAN;
    signal ap_block_pp3_stage1_11001 : BOOLEAN;
    signal icmp_ln521_reg_1655_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_690 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_597_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_706 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_711 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_716 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_721 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_726 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal reg_733 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln459_fu_738_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln459_reg_1387 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln459_1_fu_744_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln460_fu_776_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln460_reg_1403 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln460_1_fu_782_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln471_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal r_fu_820_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_reg_1423 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1067_fu_838_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1067_reg_1428 : STD_LOGIC_VECTOR (5 downto 0);
    signal Qi_M_real_addr_1_reg_1434 : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_imag_addr_1_reg_1439 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_1_fu_860_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln480_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln480_reg_1455 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state9_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal c_fu_893_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal zext_ln482_2_fu_908_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln482_2_reg_1464 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln486_fu_950_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln486_reg_1483 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal select_ln486_fu_962_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln486_reg_1488 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln486_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln486_1_fu_987_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln486_1_reg_1493 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln486_3_fu_1023_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln486_3_reg_1498 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln486_4_fu_1041_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln486_4_reg_1503 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln486_5_fu_1061_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln486_5_reg_1508 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln498_fu_1069_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln498_reg_1513 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln499_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln503_fu_1091_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln503_reg_1522 : STD_LOGIC_VECTOR (4 downto 0);
    signal Ri_M_real_addr_2_reg_1528 : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_imag_addr_2_reg_1534 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln503_2_fu_1115_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln503_2_reg_1540 : STD_LOGIC_VECTOR (4 downto 0);
    signal Ri_M_real_addr_3_reg_1546 : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_imag_addr_3_reg_1551 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_r_M_imag_4_reg_1556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_qrf_givens_float_s_fu_584_ap_ready : STD_LOGIC;
    signal grp_qrf_givens_float_s_fu_584_ap_done : STD_LOGIC;
    signal p_r_M_real_4_reg_1562 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_3_reg_1568 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_3_reg_1574 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_1_reg_1580 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_1_reg_1586 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_reg_1592 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_reg_1598 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln511_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_fu_1174_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_reg_1608 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln513_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_reg_1613_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal Ri_M_real_addr_5_reg_1617 : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_real_addr_5_reg_1617_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_real_addr_6_reg_1623 : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_real_addr_6_reg_1623_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_real_addr_6_reg_1623_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_imag_addr_5_reg_1629 : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_imag_addr_5_reg_1629_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_imag_addr_6_reg_1635 : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_imag_addr_6_reg_1635_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_imag_addr_6_reg_1635_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln521_1_fu_1211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln521_1_reg_1641 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal icmp_ln519_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_1_fu_1221_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_1_reg_1650 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln521_fu_1231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln521_reg_1655_pp3_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal Qi_M_real_addr_4_reg_1659 : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_real_addr_4_reg_1659_pp3_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_real_addr_5_reg_1665 : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_real_addr_5_reg_1665_pp3_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_real_addr_5_reg_1665_pp3_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_imag_addr_4_reg_1670 : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_imag_addr_4_reg_1670_pp3_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_imag_addr_5_reg_1676 : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_imag_addr_5_reg_1676_pp3_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_imag_addr_5_reg_1676_pp3_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_real_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_real_2_reg_1681 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_imag_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_imag_2_reg_1686 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_real_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_real_3_reg_1691 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_imag_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_imag_3_reg_1696 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_623_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal icmp_ln532_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal r_1_fu_1268_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_1_reg_1710 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln545_fu_1274_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln545_reg_1715 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln533_fu_1286_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln533_reg_1720 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln533_fu_1290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln533_reg_1726 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state54_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state55_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal c_2_fu_1296_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal tmp_11_fu_1306_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_reg_1735 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln541_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp5_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage0 : signal is "none";
    signal ap_block_state57_pp5_stage0_iter0 : BOOLEAN;
    signal ap_block_state58_pp5_stage0_iter1 : BOOLEAN;
    signal ap_block_pp5_stage0_11001 : BOOLEAN;
    signal c_3_fu_1360_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp5_iter0 : STD_LOGIC := '0';
    signal icmp_ln543_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln543_reg_1759 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln545_2_fu_1381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln545_2_reg_1763 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state9 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state15 : STD_LOGIC;
    signal ap_block_pp2_stage7_subdone : BOOLEAN;
    signal ap_block_pp2_stage1_subdone : BOOLEAN;
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state34 : STD_LOGIC;
    signal ap_block_pp3_stage7_subdone : BOOLEAN;
    signal ap_block_pp3_stage1_subdone : BOOLEAN;
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state54 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_block_pp5_stage0_subdone : BOOLEAN;
    signal ap_condition_pp5_exit_iter0_state57 : STD_LOGIC;
    signal ap_enable_reg_pp5_iter1 : STD_LOGIC := '0';
    signal Qi_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_real_ce0 : STD_LOGIC;
    signal Qi_M_real_we0 : STD_LOGIC;
    signal Qi_M_real_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_real_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_real_ce1 : STD_LOGIC;
    signal Qi_M_real_we1 : STD_LOGIC;
    signal Qi_M_real_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_imag_ce0 : STD_LOGIC;
    signal Qi_M_imag_we0 : STD_LOGIC;
    signal Qi_M_imag_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Qi_M_imag_ce1 : STD_LOGIC;
    signal Qi_M_imag_we1 : STD_LOGIC;
    signal Qi_M_imag_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_real_ce0 : STD_LOGIC;
    signal Ri_M_real_we0 : STD_LOGIC;
    signal Ri_M_real_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_real_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_real_ce1 : STD_LOGIC;
    signal Ri_M_real_we1 : STD_LOGIC;
    signal Ri_M_real_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_imag_ce0 : STD_LOGIC;
    signal Ri_M_imag_we0 : STD_LOGIC;
    signal Ri_M_imag_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_imag_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Ri_M_imag_ce1 : STD_LOGIC;
    signal Ri_M_imag_we1 : STD_LOGIC;
    signal Ri_M_imag_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_584_ap_start : STD_LOGIC;
    signal grp_qrf_givens_float_s_fu_584_ap_idle : STD_LOGIC;
    signal grp_qrf_givens_float_s_fu_584_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_584_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_584_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_584_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_584_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_584_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_584_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_584_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_584_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln459_reg_415 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln459_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln459_1_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln459_1_reg_427 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln460_reg_438 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln460_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_1_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln460_1_reg_450 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_0_reg_461 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal c_0_reg_473 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln472_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_495 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_0_reg_506 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_0_reg_517 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_k_0_phi_fu_532_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_phi_mux_k13_0_phi_fu_543_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal r14_0_reg_550 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal grp_qrf_givens_float_s_fu_584_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln1027_fu_758_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1027_1_fu_796_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1067_1_fu_848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1067_3_fu_881_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln474_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal zext_ln503_1_fu_1101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln503_3_fu_1125_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln516_1_fu_1194_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln516_2_fu_1205_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln524_1_fu_1245_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln524_2_fu_1256_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_3_fu_1319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal zext_ln538_2_fu_1333_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp5_stage0 : BOOLEAN;
    signal ap_block_pp3_stage4 : BOOLEAN;
    signal ap_block_pp3_stage1 : BOOLEAN;
    signal ap_block_pp3_stage5 : BOOLEAN;
    signal ap_block_pp2_stage4 : BOOLEAN;
    signal ap_block_pp2_stage1 : BOOLEAN;
    signal ap_block_pp2_stage5 : BOOLEAN;
    signal grp_fu_597_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_597_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp2_stage3 : BOOLEAN;
    signal ap_block_pp2_stage6 : BOOLEAN;
    signal ap_block_pp2_stage7 : BOOLEAN;
    signal ap_block_pp2_stage2 : BOOLEAN;
    signal ap_block_pp3_stage3 : BOOLEAN;
    signal ap_block_pp3_stage6 : BOOLEAN;
    signal ap_block_pp3_stage7 : BOOLEAN;
    signal ap_block_pp3_stage2 : BOOLEAN;
    signal grp_fu_602_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_611_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_611_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_616_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_623_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_750_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_fu_788_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_830_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln482_fu_826_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1067_fu_842_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1067_2_fu_872_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1067_1_fu_876_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln482_1_fu_899_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln482_fu_903_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln490_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln486_fu_914_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln490_fu_924_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln521_fu_932_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln498_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln513_1_fu_971_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln490_1_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln499_1_fu_999_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln499_fu_928_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln499_fu_1003_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln499_1_fu_1009_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln513_fu_1035_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln486_1_fu_977_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln490_1_fu_995_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln521_1_fu_1049_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln521_2_fu_1055_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln521_fu_938_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln498_2_fu_1073_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln486_2_fu_1015_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1083_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln513_fu_1031_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln503_1_fu_1095_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_1107_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln503_2_fu_1119_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln516_fu_1185_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln516_fu_1189_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln516_1_fu_1200_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln519_fu_1227_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln524_fu_1236_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln524_fu_1240_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln524_1_fu_1251_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_10_fu_1278_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln538_fu_1302_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln538_1_fu_1314_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln538_1_fu_1325_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln538_fu_1328_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln155_fu_1339_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln155_fu_1343_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln545_1_fu_1372_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln545_fu_1376_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_597_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp2_stage4_00001 : BOOLEAN;
    signal ap_block_pp2_stage6_00001 : BOOLEAN;
    signal ap_block_pp2_stage0_00001 : BOOLEAN;
    signal ap_block_pp2_stage1_00001 : BOOLEAN;
    signal ap_block_pp2_stage2_00001 : BOOLEAN;
    signal ap_block_pp3_stage4_00001 : BOOLEAN;
    signal ap_block_pp3_stage6_00001 : BOOLEAN;
    signal ap_block_pp3_stage0_00001 : BOOLEAN;
    signal ap_block_pp3_stage1_00001 : BOOLEAN;
    signal ap_block_pp3_stage2_00001 : BOOLEAN;
    signal ap_block_pp2_stage3_00001 : BOOLEAN;
    signal ap_block_pp2_stage5_00001 : BOOLEAN;
    signal ap_block_pp2_stage7_00001 : BOOLEAN;
    signal ap_block_pp3_stage3_00001 : BOOLEAN;
    signal ap_block_pp3_stage5_00001 : BOOLEAN;
    signal ap_block_pp3_stage7_00001 : BOOLEAN;
    signal grp_fu_602_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_block_pp2_stage2_subdone : BOOLEAN;
    signal ap_block_pp2_stage3_subdone : BOOLEAN;
    signal ap_block_pp2_stage4_subdone : BOOLEAN;
    signal ap_block_pp2_stage5_subdone : BOOLEAN;
    signal ap_block_pp2_stage6_subdone : BOOLEAN;
    signal ap_block_pp3_stage2_subdone : BOOLEAN;
    signal ap_block_pp3_stage3_subdone : BOOLEAN;
    signal ap_block_pp3_stage4_subdone : BOOLEAN;
    signal ap_block_pp3_stage5_subdone : BOOLEAN;
    signal ap_block_pp3_stage6_subdone : BOOLEAN;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_idle_pp5 : STD_LOGIC;
    signal ap_enable_pp5 : STD_LOGIC;

    component qrf_givens_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        extra_pass : IN STD_LOGIC_VECTOR (0 downto 0);
        a_M_real : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component music_faddfsub_32ncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component music_fmul_32ns_3ibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qrf_basic_Qi_M_real IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    Qi_M_real_U : component qrf_basic_Qi_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Qi_M_real_address0,
        ce0 => Qi_M_real_ce0,
        we0 => Qi_M_real_we0,
        d0 => Qi_M_real_d0,
        q0 => Qi_M_real_q0,
        address1 => Qi_M_real_address1,
        ce1 => Qi_M_real_ce1,
        we1 => Qi_M_real_we1,
        d1 => Qi_M_real_d1,
        q1 => Qi_M_real_q1);

    Qi_M_imag_U : component qrf_basic_Qi_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Qi_M_imag_address0,
        ce0 => Qi_M_imag_ce0,
        we0 => Qi_M_imag_we0,
        d0 => ap_const_lv32_0,
        q0 => Qi_M_imag_q0,
        address1 => Qi_M_imag_address1,
        ce1 => Qi_M_imag_ce1,
        we1 => Qi_M_imag_we1,
        d1 => Qi_M_imag_d1,
        q1 => Qi_M_imag_q1);

    Ri_M_real_U : component qrf_basic_Qi_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Ri_M_real_address0,
        ce0 => Ri_M_real_ce0,
        we0 => Ri_M_real_we0,
        d0 => Ri_M_real_d0,
        q0 => Ri_M_real_q0,
        address1 => Ri_M_real_address1,
        ce1 => Ri_M_real_ce1,
        we1 => Ri_M_real_we1,
        d1 => Ri_M_real_d1,
        q1 => Ri_M_real_q1);

    Ri_M_imag_U : component qrf_basic_Qi_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Ri_M_imag_address0,
        ce0 => Ri_M_imag_ce0,
        we0 => Ri_M_imag_we0,
        d0 => Ri_M_imag_d0,
        q0 => Ri_M_imag_q0,
        address1 => Ri_M_imag_address1,
        ce1 => Ri_M_imag_ce1,
        we1 => Ri_M_imag_we1,
        d1 => Ri_M_imag_d1,
        q1 => Ri_M_imag_q1);

    grp_qrf_givens_float_s_fu_584 : component qrf_givens_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_qrf_givens_float_s_fu_584_ap_start,
        ap_done => grp_qrf_givens_float_s_fu_584_ap_done,
        ap_idle => grp_qrf_givens_float_s_fu_584_ap_idle,
        ap_ready => grp_qrf_givens_float_s_fu_584_ap_ready,
        extra_pass => select_ln486_1_reg_1493,
        a_M_real => reg_628,
        a_M_imag => reg_634,
        b_M_real => reg_640,
        b_M_imag => reg_646,
        ap_return_0 => grp_qrf_givens_float_s_fu_584_ap_return_0,
        ap_return_1 => grp_qrf_givens_float_s_fu_584_ap_return_1,
        ap_return_2 => grp_qrf_givens_float_s_fu_584_ap_return_2,
        ap_return_3 => grp_qrf_givens_float_s_fu_584_ap_return_3,
        ap_return_4 => grp_qrf_givens_float_s_fu_584_ap_return_4,
        ap_return_5 => grp_qrf_givens_float_s_fu_584_ap_return_5,
        ap_return_6 => grp_qrf_givens_float_s_fu_584_ap_return_6,
        ap_return_7 => grp_qrf_givens_float_s_fu_584_ap_return_7,
        ap_return_8 => grp_qrf_givens_float_s_fu_584_ap_return_8);

    music_faddfsub_32ncg_U71 : component music_faddfsub_32ncg
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_597_p0,
        din1 => grp_fu_597_p1,
        opcode => grp_fu_597_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_597_p2);

    music_faddfsub_32ncg_U72 : component music_faddfsub_32ncg
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_602_p0,
        din1 => grp_fu_602_p1,
        opcode => grp_fu_602_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_602_p2);

    music_fmul_32ns_3ibs_U73 : component music_fmul_32ns_3ibs
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_611_p0,
        din1 => grp_fu_611_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_611_p2);

    music_fmul_32ns_3ibs_U74 : component music_fmul_32ns_3ibs
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_616_p0,
        din1 => grp_fu_616_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_616_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state9) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state9))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state9);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state15) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7))) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp2_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif (((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state34) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp3_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7)))) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state54) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state53) and (icmp_ln532_fu_1262_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state54))) then 
                    ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state54);
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state53) and (icmp_ln532_fu_1262_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp5_exit_iter0_state57) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp5_exit_iter0_state57))) then 
                    ap_enable_reg_pp5_iter1 <= (ap_const_logic_1 xor ap_condition_pp5_exit_iter0_state57);
                elsif ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                    ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qrf_givens_float_s_fu_584_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_qrf_givens_float_s_fu_584_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_qrf_givens_float_s_fu_584_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qrf_givens_float_s_fu_584_ap_ready = ap_const_logic_1)) then 
                    grp_qrf_givens_float_s_fu_584_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c12_0_reg_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                c12_0_reg_484 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln480_fu_887_p2 = ap_const_lv1_0))) then 
                c12_0_reg_484 <= c_fu_893_p2;
            end if; 
        end if;
    end process;

    c15_0_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln533_fu_1290_p2 = ap_const_lv1_0))) then 
                c15_0_reg_562 <= c_2_fu_1296_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state53) and (icmp_ln532_fu_1262_p2 = ap_const_lv1_0))) then 
                c15_0_reg_562 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    c16_0_reg_573_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                c16_0_reg_573 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (icmp_ln541_fu_1354_p2 = ap_const_lv1_0))) then 
                c16_0_reg_573 <= c_3_fu_1360_p2;
            end if; 
        end if;
    end process;

    c_0_reg_473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0))) then 
                c_0_reg_473 <= c_1_fu_860_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln471_fu_814_p2 = ap_const_lv1_0))) then 
                c_0_reg_473 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_0_reg_517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln471_fu_814_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_0_reg_517 <= ap_const_lv2_3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
                i_0_reg_517 <= grp_fu_623_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln471_fu_814_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                indvar_flatten_reg_495 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
                indvar_flatten_reg_495 <= add_ln486_reg_1483;
            end if; 
        end if;
    end process;

    j_0_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln471_fu_814_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                j_0_reg_506 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
                j_0_reg_506 <= select_ln486_3_reg_1498;
            end if; 
        end if;
    end process;

    k13_0_reg_539_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                k13_0_reg_539 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln519_reg_1646 = ap_const_lv1_0))) then 
                k13_0_reg_539 <= k_1_reg_1650;
            end if; 
        end if;
    end process;

    k_0_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln511_reg_1604 = ap_const_lv1_0))) then 
                k_0_reg_528 <= k_reg_1608;
            elsif (((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                k_0_reg_528 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    phi_ln459_1_reg_427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln459_fu_764_p2 = ap_const_lv1_0))) then 
                phi_ln459_1_reg_427 <= add_ln459_1_fu_744_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                phi_ln459_1_reg_427 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_ln459_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln459_fu_764_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln459_1_fu_770_p2 = ap_const_lv1_0))) then 
                phi_ln459_reg_415 <= add_ln459_reg_1387;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln459_reg_415 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_ln460_1_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln460_fu_802_p2 = ap_const_lv1_0))) then 
                phi_ln460_1_reg_450 <= add_ln460_1_fu_782_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                phi_ln460_1_reg_450 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_ln460_reg_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln459_1_fu_770_p2 = ap_const_lv1_1) and (icmp_ln459_fu_764_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_ln460_reg_438 <= ap_const_lv2_0;
            elsif (((icmp_ln460_fu_802_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln460_1_fu_808_p2 = ap_const_lv1_0))) then 
                phi_ln460_reg_438 <= add_ln460_reg_1403;
            end if; 
        end if;
    end process;

    r14_0_reg_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln486_fu_944_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                r14_0_reg_550 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                r14_0_reg_550 <= r_1_reg_1710;
            end if; 
        end if;
    end process;

    r_0_reg_461_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln460_1_fu_808_p2 = ap_const_lv1_1) and (icmp_ln460_fu_802_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                r_0_reg_461 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                r_0_reg_461 <= r_reg_1423;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln471_fu_814_p2 = ap_const_lv1_0))) then
                Qi_M_imag_addr_1_reg_1439 <= zext_ln1067_1_fu_848_p1(4 - 1 downto 0);
                Qi_M_real_addr_1_reg_1434 <= zext_ln1067_1_fu_848_p1(4 - 1 downto 0);
                    zext_ln1067_reg_1428(4 downto 2) <= zext_ln1067_fu_838_p1(4 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln521_fu_1231_p2 = ap_const_lv1_0) and (icmp_ln519_fu_1215_p2 = ap_const_lv1_0))) then
                Qi_M_imag_addr_4_reg_1670 <= zext_ln524_1_fu_1245_p1(4 - 1 downto 0);
                Qi_M_imag_addr_5_reg_1676 <= zext_ln524_2_fu_1256_p1(4 - 1 downto 0);
                Qi_M_real_addr_4_reg_1659 <= zext_ln524_1_fu_1245_p1(4 - 1 downto 0);
                Qi_M_real_addr_5_reg_1665 <= zext_ln524_2_fu_1256_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                Qi_M_imag_addr_4_reg_1670_pp3_iter1_reg <= Qi_M_imag_addr_4_reg_1670;
                Qi_M_imag_addr_5_reg_1676_pp3_iter1_reg <= Qi_M_imag_addr_5_reg_1676;
                Qi_M_imag_addr_5_reg_1676_pp3_iter2_reg <= Qi_M_imag_addr_5_reg_1676_pp3_iter1_reg;
                Qi_M_real_addr_4_reg_1659_pp3_iter1_reg <= Qi_M_real_addr_4_reg_1659;
                Qi_M_real_addr_5_reg_1665_pp3_iter1_reg <= Qi_M_real_addr_5_reg_1665;
                Qi_M_real_addr_5_reg_1665_pp3_iter2_reg <= Qi_M_real_addr_5_reg_1665_pp3_iter1_reg;
                icmp_ln519_reg_1646 <= icmp_ln519_fu_1215_p2;
                icmp_ln521_reg_1655_pp3_iter1_reg <= icmp_ln521_reg_1655;
                icmp_ln521_reg_1655_pp3_iter2_reg <= icmp_ln521_reg_1655_pp3_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln499_fu_1077_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln486_fu_944_p2 = ap_const_lv1_0))) then
                Ri_M_imag_addr_2_reg_1534 <= zext_ln503_1_fu_1101_p1(4 - 1 downto 0);
                Ri_M_imag_addr_3_reg_1551 <= zext_ln503_3_fu_1125_p1(4 - 1 downto 0);
                Ri_M_real_addr_2_reg_1528 <= zext_ln503_1_fu_1101_p1(4 - 1 downto 0);
                Ri_M_real_addr_3_reg_1546 <= zext_ln503_3_fu_1125_p1(4 - 1 downto 0);
                    zext_ln503_2_reg_1540(3 downto 2) <= zext_ln503_2_fu_1115_p1(3 downto 2);
                    zext_ln503_reg_1522(3 downto 2) <= zext_ln503_fu_1091_p1(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln513_fu_1180_p2 = ap_const_lv1_0) and (icmp_ln511_fu_1168_p2 = ap_const_lv1_0))) then
                Ri_M_imag_addr_5_reg_1629 <= zext_ln516_1_fu_1194_p1(4 - 1 downto 0);
                Ri_M_imag_addr_6_reg_1635 <= zext_ln516_2_fu_1205_p1(4 - 1 downto 0);
                Ri_M_real_addr_5_reg_1617 <= zext_ln516_1_fu_1194_p1(4 - 1 downto 0);
                Ri_M_real_addr_6_reg_1623 <= zext_ln516_2_fu_1205_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                Ri_M_imag_addr_5_reg_1629_pp2_iter1_reg <= Ri_M_imag_addr_5_reg_1629;
                Ri_M_imag_addr_6_reg_1635_pp2_iter1_reg <= Ri_M_imag_addr_6_reg_1635;
                Ri_M_imag_addr_6_reg_1635_pp2_iter2_reg <= Ri_M_imag_addr_6_reg_1635_pp2_iter1_reg;
                Ri_M_real_addr_5_reg_1617_pp2_iter1_reg <= Ri_M_real_addr_5_reg_1617;
                Ri_M_real_addr_6_reg_1623_pp2_iter1_reg <= Ri_M_real_addr_6_reg_1623;
                Ri_M_real_addr_6_reg_1623_pp2_iter2_reg <= Ri_M_real_addr_6_reg_1623_pp2_iter1_reg;
                icmp_ln511_reg_1604 <= icmp_ln511_fu_1168_p2;
                icmp_ln513_reg_1613_pp2_iter1_reg <= icmp_ln513_reg_1613;
                icmp_ln513_reg_1613_pp2_iter2_reg <= icmp_ln513_reg_1613_pp2_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln459_reg_1387 <= add_ln459_fu_738_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln460_reg_1403 <= add_ln460_fu_776_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                add_ln486_reg_1483 <= add_ln486_fu_950_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                add_ln521_1_reg_1641 <= add_ln521_1_fu_1211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln480_reg_1455 <= icmp_ln480_fu_887_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln511_fu_1168_p2 = ap_const_lv1_0))) then
                icmp_ln513_reg_1613 <= icmp_ln513_fu_1180_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln519_fu_1215_p2 = ap_const_lv1_0))) then
                icmp_ln521_reg_1655 <= icmp_ln521_fu_1231_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln533_reg_1726 <= icmp_ln533_fu_1290_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (icmp_ln541_fu_1354_p2 = ap_const_lv1_0))) then
                icmp_ln543_reg_1759 <= icmp_ln543_fu_1366_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                k_1_reg_1650 <= k_1_fu_1221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                k_reg_1608 <= k_fu_1174_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                p_r_M_imag_1_reg_1580 <= grp_qrf_givens_float_s_fu_584_ap_return_3;
                p_r_M_imag_3_reg_1568 <= grp_qrf_givens_float_s_fu_584_ap_return_5;
                p_r_M_imag_4_reg_1556 <= grp_qrf_givens_float_s_fu_584_ap_return_7;
                p_r_M_imag_reg_1592 <= grp_qrf_givens_float_s_fu_584_ap_return_1;
                p_r_M_real_1_reg_1586 <= grp_qrf_givens_float_s_fu_584_ap_return_2;
                p_r_M_real_3_reg_1574 <= grp_qrf_givens_float_s_fu_584_ap_return_4;
                p_r_M_real_4_reg_1562 <= grp_qrf_givens_float_s_fu_584_ap_return_6;
                p_r_M_real_reg_1598 <= grp_qrf_givens_float_s_fu_584_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0))) then
                p_t_imag_2_reg_1686 <= Qi_M_imag_q0;
                p_t_imag_3_reg_1696 <= Qi_M_imag_q1;
                p_t_real_2_reg_1681 <= Qi_M_real_q0;
                p_t_real_3_reg_1691 <= Qi_M_real_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                r_1_reg_1710 <= r_1_fu_1268_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                r_reg_1423 <= r_fu_820_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001)))) then
                reg_628 <= Ri_M_real_q0;
                reg_634 <= Ri_M_imag_q0;
                reg_640 <= Ri_M_real_q1;
                reg_646 <= Ri_M_imag_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)))) then
                reg_652 <= grp_fu_611_p2;
                reg_657 <= grp_fu_616_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)))) then
                reg_662 <= grp_fu_611_p2;
                reg_667 <= grp_fu_616_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln521_reg_1655 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln513_reg_1613 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)))) then
                reg_672 <= grp_fu_611_p2;
                reg_678 <= grp_fu_616_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001)))) then
                reg_684 <= grp_fu_611_p2;
                reg_690 <= grp_fu_616_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)))) then
                reg_696 <= grp_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)))) then
                reg_701 <= grp_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln521_reg_1655 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln513_reg_1613 = ap_const_lv1_0)))) then
                reg_706 <= grp_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001)))) then
                reg_711 <= grp_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)))) then
                reg_716 <= grp_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)))) then
                reg_721 <= grp_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)))) then
                reg_726 <= grp_fu_602_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)))) then
                reg_733 <= grp_fu_602_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln486_fu_944_p2 = ap_const_lv1_0))) then
                select_ln486_1_reg_1493 <= select_ln486_1_fu_987_p3;
                select_ln486_3_reg_1498 <= select_ln486_3_fu_1023_p3;
                select_ln486_4_reg_1503 <= select_ln486_4_fu_1041_p3;
                select_ln486_5_reg_1508 <= select_ln486_5_fu_1061_p3;
                select_ln486_reg_1488 <= select_ln486_fu_962_p3;
                    zext_ln498_reg_1513(1 downto 0) <= zext_ln498_fu_1069_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln533_fu_1290_p2 = ap_const_lv1_0))) then
                    tmp_11_reg_1735(4 downto 2) <= tmp_11_fu_1306_p3(4 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln480_fu_887_p2 = ap_const_lv1_0))) then
                    zext_ln482_2_reg_1464(5 downto 0) <= zext_ln482_2_fu_908_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state53) and (icmp_ln532_fu_1262_p2 = ap_const_lv1_0))) then
                    zext_ln533_reg_1720(4 downto 2) <= zext_ln533_fu_1286_p1(4 downto 2);
                    zext_ln545_reg_1715(2 downto 0) <= zext_ln545_fu_1274_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (icmp_ln543_fu_1366_p2 = ap_const_lv1_0) and (icmp_ln541_fu_1354_p2 = ap_const_lv1_0))) then
                    zext_ln545_2_reg_1763(5 downto 0) <= zext_ln545_2_fu_1381_p1(5 downto 0);
            end if;
        end if;
    end process;
    zext_ln1067_reg_1428(1 downto 0) <= "00";
    zext_ln1067_reg_1428(5) <= '0';
    zext_ln482_2_reg_1464(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln498_reg_1513(31 downto 2) <= "000000000000000000000000000000";
    zext_ln503_reg_1522(1 downto 0) <= "00";
    zext_ln503_reg_1522(4) <= '0';
    zext_ln503_2_reg_1540(1 downto 0) <= "00";
    zext_ln503_2_reg_1540(4) <= '0';
    zext_ln545_reg_1715(5 downto 3) <= "000";
    zext_ln533_reg_1720(1 downto 0) <= "00";
    zext_ln533_reg_1720(5) <= '0';
    tmp_11_reg_1735(1 downto 0) <= "00";
    zext_ln545_2_reg_1763(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp2_iter2, ap_enable_reg_pp3_iter2, ap_CS_fsm_state3, ap_CS_fsm_state5, icmp_ln471_fu_814_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, icmp_ln480_fu_887_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_state12, icmp_ln486_fu_944_p2, icmp_ln499_fu_1077_p2, ap_CS_fsm_state14, grp_qrf_givens_float_s_fu_584_ap_done, icmp_ln511_fu_1168_p2, icmp_ln519_fu_1215_p2, icmp_ln532_fu_1262_p2, ap_CS_fsm_state53, icmp_ln533_fu_1290_p2, ap_enable_reg_pp4_iter0, icmp_ln541_fu_1354_p2, ap_enable_reg_pp5_iter0, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp2_stage7_subdone, ap_block_pp2_stage1_subdone, ap_block_pp3_stage0_subdone, ap_block_pp3_stage7_subdone, ap_block_pp3_stage1_subdone, ap_block_pp4_stage0_subdone, ap_block_pp5_stage0_subdone, icmp_ln459_fu_764_p2, icmp_ln459_1_fu_770_p2, icmp_ln460_fu_802_p2, icmp_ln460_1_fu_808_p2, icmp_ln472_fu_854_p2, ap_block_pp2_stage2_subdone, ap_block_pp2_stage3_subdone, ap_block_pp2_stage4_subdone, ap_block_pp2_stage5_subdone, ap_block_pp2_stage6_subdone, ap_block_pp3_stage2_subdone, ap_block_pp3_stage3_subdone, ap_block_pp3_stage4_subdone, ap_block_pp3_stage5_subdone, ap_block_pp3_stage6_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln459_1_fu_770_p2 = ap_const_lv1_1) and (icmp_ln459_fu_764_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln459_fu_764_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln459_1_fu_770_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln460_1_fu_808_p2 = ap_const_lv1_1) and (icmp_ln460_fu_802_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((icmp_ln460_fu_802_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln460_1_fu_808_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln471_fu_814_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln480_fu_887_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln480_fu_887_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state12 => 
                if (((icmp_ln486_fu_944_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln499_fu_1077_p2 = ap_const_lv1_0) and (icmp_ln486_fu_944_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln511_fu_1168_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln511_fu_1168_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_pp2_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                end if;
            when ap_ST_fsm_pp2_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                end if;
            when ap_ST_fsm_pp2_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                end if;
            when ap_ST_fsm_pp2_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage4;
                end if;
            when ap_ST_fsm_pp2_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage5;
                end if;
            when ap_ST_fsm_pp2_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage6;
                end if;
            when ap_ST_fsm_pp2_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage7;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln519_fu_1215_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln519_fu_1215_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_pp3_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp3_stage1_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) and (ap_const_boolean_0 = ap_block_pp3_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp3_stage1_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                end if;
            when ap_ST_fsm_pp3_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage2;
                end if;
            when ap_ST_fsm_pp3_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage3;
                end if;
            when ap_ST_fsm_pp3_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage4;
                end if;
            when ap_ST_fsm_pp3_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage5;
                end if;
            when ap_ST_fsm_pp3_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage6;
                end if;
            when ap_ST_fsm_pp3_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage7;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state53 => 
                if (((icmp_ln532_fu_1262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state53))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln533_fu_1290_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln533_fu_1290_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
            when ap_ST_fsm_pp5_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (icmp_ln541_fu_1354_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (icmp_ln541_fu_1354_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                end if;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_M_imag_address0 <= zext_ln482_2_fu_908_p1(4 - 1 downto 0);

    A_M_imag_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            A_M_imag_ce0 <= ap_const_logic_1;
        else 
            A_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_M_real_address0 <= zext_ln482_2_fu_908_p1(4 - 1 downto 0);

    A_M_real_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            A_M_real_ce0 <= ap_const_logic_1;
        else 
            A_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Q_M_imag_address0 <= zext_ln538_2_fu_1333_p1(4 - 1 downto 0);

    Q_M_imag_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            Q_M_imag_ce0 <= ap_const_logic_1;
        else 
            Q_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Q_M_imag_d0 <= xor_ln155_fu_1343_p2;

    Q_M_imag_we0_assign_proc : process(icmp_ln533_reg_1726, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln533_reg_1726 = ap_const_lv1_0))) then 
            Q_M_imag_we0 <= ap_const_logic_1;
        else 
            Q_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Q_M_real_address0 <= zext_ln538_2_fu_1333_p1(4 - 1 downto 0);

    Q_M_real_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            Q_M_real_ce0 <= ap_const_logic_1;
        else 
            Q_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Q_M_real_d0 <= Qi_M_real_q1;

    Q_M_real_we0_assign_proc : process(icmp_ln533_reg_1726, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln533_reg_1726 = ap_const_lv1_0))) then 
            Q_M_real_we0 <= ap_const_logic_1;
        else 
            Q_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Qi_M_imag_address0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage0, ap_CS_fsm_state3, Qi_M_imag_addr_1_reg_1439, ap_CS_fsm_state7, icmp_ln472_fu_854_p2, ap_block_pp3_stage0, zext_ln1027_fu_758_p1, zext_ln1067_3_fu_881_p1, icmp_ln474_fu_866_p2, zext_ln524_1_fu_1245_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            Qi_M_imag_address0 <= zext_ln524_1_fu_1245_p1(4 - 1 downto 0);
        elsif (((icmp_ln474_fu_866_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0))) then 
            Qi_M_imag_address0 <= Qi_M_imag_addr_1_reg_1439;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln474_fu_866_p2 = ap_const_lv1_0) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0))) then 
            Qi_M_imag_address0 <= zext_ln1067_3_fu_881_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Qi_M_imag_address0 <= zext_ln1027_fu_758_p1(4 - 1 downto 0);
        else 
            Qi_M_imag_address0 <= "XXXX";
        end if; 
    end process;


    Qi_M_imag_address1_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter2, Qi_M_imag_addr_4_reg_1670_pp3_iter1_reg, Qi_M_imag_addr_5_reg_1676_pp3_iter2_reg, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp3_stage0, zext_ln524_2_fu_1256_p1, zext_ln538_3_fu_1319_p1, ap_block_pp4_stage0, ap_block_pp3_stage1, ap_block_pp3_stage5)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            Qi_M_imag_address1 <= zext_ln538_3_fu_1319_p1(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            Qi_M_imag_address1 <= Qi_M_imag_addr_5_reg_1676_pp3_iter2_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5))) then 
            Qi_M_imag_address1 <= Qi_M_imag_addr_4_reg_1670_pp3_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            Qi_M_imag_address1 <= zext_ln524_2_fu_1256_p1(4 - 1 downto 0);
        else 
            Qi_M_imag_address1 <= "XXXX";
        end if; 
    end process;


    Qi_M_imag_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_CS_fsm_state3, ap_CS_fsm_state7, icmp_ln472_fu_854_p2, icmp_ln474_fu_866_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln474_fu_866_p2 = ap_const_lv1_0) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0)) or ((icmp_ln474_fu_866_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            Qi_M_imag_ce0 <= ap_const_logic_1;
        else 
            Qi_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Qi_M_imag_ce1_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp3_iter2, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            Qi_M_imag_ce1 <= ap_const_logic_1;
        else 
            Qi_M_imag_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Qi_M_imag_d1_assign_proc : process(ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, grp_fu_597_p2, grp_fu_602_p2, ap_enable_reg_pp3_iter2, ap_block_pp3_stage1, ap_block_pp3_stage5)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            Qi_M_imag_d1 <= grp_fu_602_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5))) then 
            Qi_M_imag_d1 <= grp_fu_597_p2;
        else 
            Qi_M_imag_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Qi_M_imag_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state7, icmp_ln472_fu_854_p2, icmp_ln474_fu_866_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln474_fu_866_p2 = ap_const_lv1_0) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0)) or ((icmp_ln474_fu_866_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0)))) then 
            Qi_M_imag_we0 <= ap_const_logic_1;
        else 
            Qi_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Qi_M_imag_we1_assign_proc : process(ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, icmp_ln521_reg_1655_pp3_iter1_reg, ap_enable_reg_pp3_iter2, icmp_ln521_reg_1655_pp3_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (icmp_ln521_reg_1655_pp3_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)))) then 
            Qi_M_imag_we1 <= ap_const_logic_1;
        else 
            Qi_M_imag_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Qi_M_real_address0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage0, ap_CS_fsm_state3, Qi_M_real_addr_1_reg_1434, ap_CS_fsm_state7, icmp_ln472_fu_854_p2, ap_block_pp3_stage0, zext_ln1027_fu_758_p1, zext_ln1067_3_fu_881_p1, icmp_ln474_fu_866_p2, zext_ln524_1_fu_1245_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            Qi_M_real_address0 <= zext_ln524_1_fu_1245_p1(4 - 1 downto 0);
        elsif (((icmp_ln474_fu_866_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0))) then 
            Qi_M_real_address0 <= Qi_M_real_addr_1_reg_1434;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln474_fu_866_p2 = ap_const_lv1_0) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0))) then 
            Qi_M_real_address0 <= zext_ln1067_3_fu_881_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Qi_M_real_address0 <= zext_ln1027_fu_758_p1(4 - 1 downto 0);
        else 
            Qi_M_real_address0 <= "XXXX";
        end if; 
    end process;


    Qi_M_real_address1_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter2, Qi_M_real_addr_4_reg_1659_pp3_iter1_reg, Qi_M_real_addr_5_reg_1665_pp3_iter2_reg, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp3_stage0, zext_ln524_2_fu_1256_p1, zext_ln538_3_fu_1319_p1, ap_block_pp4_stage0, ap_block_pp3_stage4, ap_block_pp3_stage1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            Qi_M_real_address1 <= zext_ln538_3_fu_1319_p1(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            Qi_M_real_address1 <= Qi_M_real_addr_5_reg_1665_pp3_iter2_reg;
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            Qi_M_real_address1 <= Qi_M_real_addr_4_reg_1659_pp3_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            Qi_M_real_address1 <= zext_ln524_2_fu_1256_p1(4 - 1 downto 0);
        else 
            Qi_M_real_address1 <= "XXXX";
        end if; 
    end process;


    Qi_M_real_ce0_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_CS_fsm_state3, ap_CS_fsm_state7, icmp_ln472_fu_854_p2, icmp_ln474_fu_866_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln474_fu_866_p2 = ap_const_lv1_0) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0)) or ((icmp_ln474_fu_866_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            Qi_M_real_ce0 <= ap_const_logic_1;
        else 
            Qi_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Qi_M_real_ce1_assign_proc : process(ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp3_iter2, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            Qi_M_real_ce1 <= ap_const_logic_1;
        else 
            Qi_M_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Qi_M_real_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state7, icmp_ln472_fu_854_p2, icmp_ln474_fu_866_p2)
    begin
        if (((icmp_ln474_fu_866_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0))) then 
            Qi_M_real_d0 <= ap_const_lv32_3F800000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln474_fu_866_p2 = ap_const_lv1_0) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0)))) then 
            Qi_M_real_d0 <= ap_const_lv32_0;
        else 
            Qi_M_real_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Qi_M_real_d1_assign_proc : process(ap_CS_fsm_pp3_stage4, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage1, grp_fu_597_p2, reg_726, ap_enable_reg_pp3_iter2, ap_block_pp3_stage4, ap_block_pp3_stage1)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            Qi_M_real_d1 <= reg_726;
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_const_boolean_0 = ap_block_pp3_stage4))) then 
            Qi_M_real_d1 <= grp_fu_597_p2;
        else 
            Qi_M_real_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Qi_M_real_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state7, icmp_ln472_fu_854_p2, icmp_ln474_fu_866_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln474_fu_866_p2 = ap_const_lv1_0) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0)) or ((icmp_ln474_fu_866_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln472_fu_854_p2 = ap_const_lv1_0)))) then 
            Qi_M_real_we0 <= ap_const_logic_1;
        else 
            Qi_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Qi_M_real_we1_assign_proc : process(ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, icmp_ln521_reg_1655_pp3_iter1_reg, ap_enable_reg_pp3_iter2, icmp_ln521_reg_1655_pp3_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (icmp_ln521_reg_1655_pp3_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)))) then 
            Qi_M_real_we1 <= ap_const_logic_1;
        else 
            Qi_M_real_we1 <= ap_const_logic_0;
        end if; 
    end process;

    R_M_imag_address0 <= zext_ln545_2_reg_1763(4 - 1 downto 0);

    R_M_imag_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            R_M_imag_ce0 <= ap_const_logic_1;
        else 
            R_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    R_M_imag_d0 <= Ri_M_imag_q0;

    R_M_imag_we0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, icmp_ln543_reg_1759, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (icmp_ln543_reg_1759 = ap_const_lv1_0))) then 
            R_M_imag_we0 <= ap_const_logic_1;
        else 
            R_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;

    R_M_real_address0 <= zext_ln545_2_reg_1763(4 - 1 downto 0);

    R_M_real_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            R_M_real_ce0 <= ap_const_logic_1;
        else 
            R_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    R_M_real_d0 <= Ri_M_real_q0;

    R_M_real_we0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, icmp_ln543_reg_1759, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (icmp_ln543_reg_1759 = ap_const_lv1_0))) then 
            R_M_real_we0 <= ap_const_logic_1;
        else 
            R_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Ri_M_imag_address0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter2, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, zext_ln482_2_reg_1464, ap_CS_fsm_state12, Ri_M_imag_addr_6_reg_1635_pp2_iter2_reg, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, zext_ln545_2_fu_1381_p1, ap_enable_reg_pp1_iter1, ap_block_pp2_stage0, zext_ln1027_1_fu_796_p1, ap_block_pp1_stage0, zext_ln503_1_fu_1101_p1, zext_ln516_1_fu_1194_p1, ap_block_pp5_stage0, ap_block_pp2_stage1)
    begin
        if (((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            Ri_M_imag_address0 <= zext_ln545_2_fu_1381_p1(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1))) then 
            Ri_M_imag_address0 <= Ri_M_imag_addr_6_reg_1635_pp2_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            Ri_M_imag_address0 <= zext_ln516_1_fu_1194_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Ri_M_imag_address0 <= zext_ln503_1_fu_1101_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Ri_M_imag_address0 <= zext_ln482_2_reg_1464(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Ri_M_imag_address0 <= zext_ln1027_1_fu_796_p1(4 - 1 downto 0);
        else 
            Ri_M_imag_address0 <= "XXXX";
        end if; 
    end process;


    Ri_M_imag_address1_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage5, ap_CS_fsm_state12, select_ln486_1_reg_1493, Ri_M_imag_addr_2_reg_1534, Ri_M_imag_addr_3_reg_1551, ap_CS_fsm_state14, Ri_M_imag_addr_5_reg_1629_pp2_iter1_reg, ap_block_pp2_stage0, zext_ln503_3_fu_1125_p1, zext_ln516_2_fu_1205_p1, ap_block_pp2_stage5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5))) then 
            Ri_M_imag_address1 <= Ri_M_imag_addr_5_reg_1629_pp2_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            Ri_M_imag_address1 <= zext_ln516_2_fu_1205_p1(4 - 1 downto 0);
        elsif (((select_ln486_1_reg_1493 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            Ri_M_imag_address1 <= Ri_M_imag_addr_3_reg_1551;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (select_ln486_1_reg_1493 = ap_const_lv1_0))) then 
            Ri_M_imag_address1 <= Ri_M_imag_addr_2_reg_1534;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Ri_M_imag_address1 <= zext_ln503_3_fu_1125_p1(4 - 1 downto 0);
        else 
            Ri_M_imag_address1 <= "XXXX";
        end if; 
    end process;


    Ri_M_imag_ce0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_state12, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001)))) then 
            Ri_M_imag_ce0 <= ap_const_logic_1;
        else 
            Ri_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Ri_M_imag_ce1_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_state12, select_ln486_1_reg_1493, ap_CS_fsm_state14, grp_qrf_givens_float_s_fu_584_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (select_ln486_1_reg_1493 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (select_ln486_1_reg_1493 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            Ri_M_imag_ce1 <= ap_const_logic_1;
        else 
            Ri_M_imag_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Ri_M_imag_d0_assign_proc : process(A_M_imag_q0, ap_CS_fsm_pp2_stage1, grp_fu_602_p2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp2_stage1)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1))) then 
            Ri_M_imag_d0 <= grp_fu_602_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Ri_M_imag_d0 <= A_M_imag_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Ri_M_imag_d0 <= ap_const_lv32_0;
        else 
            Ri_M_imag_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Ri_M_imag_d1_assign_proc : process(ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage5, grp_fu_597_p2, select_ln486_1_reg_1493, ap_CS_fsm_state14, ap_block_pp2_stage5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5))) then 
            Ri_M_imag_d1 <= grp_fu_597_p2;
        elsif ((((select_ln486_1_reg_1493 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (select_ln486_1_reg_1493 = ap_const_lv1_0)))) then 
            Ri_M_imag_d1 <= ap_const_lv32_0;
        else 
            Ri_M_imag_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Ri_M_imag_we0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state5, icmp_ln480_reg_1455, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, icmp_ln513_reg_1613_pp2_iter2_reg, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln480_reg_1455 = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (icmp_ln513_reg_1613_pp2_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001)))) then 
            Ri_M_imag_we0 <= ap_const_logic_1;
        else 
            Ri_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Ri_M_imag_we1_assign_proc : process(ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, icmp_ln513_reg_1613_pp2_iter1_reg, select_ln486_1_reg_1493, ap_CS_fsm_state14, grp_qrf_givens_float_s_fu_584_ap_done)
    begin
        if ((((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (select_ln486_1_reg_1493 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (select_ln486_1_reg_1493 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)))) then 
            Ri_M_imag_we1 <= ap_const_logic_1;
        else 
            Ri_M_imag_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Ri_M_real_address0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter2, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, zext_ln482_2_reg_1464, ap_CS_fsm_state12, Ri_M_real_addr_6_reg_1623_pp2_iter2_reg, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, zext_ln545_2_fu_1381_p1, ap_enable_reg_pp1_iter1, ap_block_pp2_stage0, zext_ln1027_1_fu_796_p1, ap_block_pp1_stage0, zext_ln503_1_fu_1101_p1, zext_ln516_1_fu_1194_p1, ap_block_pp5_stage0, ap_block_pp2_stage1)
    begin
        if (((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            Ri_M_real_address0 <= zext_ln545_2_fu_1381_p1(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1))) then 
            Ri_M_real_address0 <= Ri_M_real_addr_6_reg_1623_pp2_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            Ri_M_real_address0 <= zext_ln516_1_fu_1194_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Ri_M_real_address0 <= zext_ln503_1_fu_1101_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Ri_M_real_address0 <= zext_ln482_2_reg_1464(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Ri_M_real_address0 <= zext_ln1027_1_fu_796_p1(4 - 1 downto 0);
        else 
            Ri_M_real_address0 <= "XXXX";
        end if; 
    end process;


    Ri_M_real_address1_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_state12, select_ln486_1_reg_1493, Ri_M_real_addr_2_reg_1528, Ri_M_real_addr_3_reg_1546, ap_CS_fsm_state14, Ri_M_real_addr_5_reg_1617_pp2_iter1_reg, ap_block_pp2_stage0, zext_ln503_3_fu_1125_p1, zext_ln516_2_fu_1205_p1, ap_block_pp2_stage4)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_const_boolean_0 = ap_block_pp2_stage4))) then 
            Ri_M_real_address1 <= Ri_M_real_addr_5_reg_1617_pp2_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            Ri_M_real_address1 <= zext_ln516_2_fu_1205_p1(4 - 1 downto 0);
        elsif (((select_ln486_1_reg_1493 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            Ri_M_real_address1 <= Ri_M_real_addr_3_reg_1546;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (select_ln486_1_reg_1493 = ap_const_lv1_0))) then 
            Ri_M_real_address1 <= Ri_M_real_addr_2_reg_1528;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Ri_M_real_address1 <= zext_ln503_3_fu_1125_p1(4 - 1 downto 0);
        else 
            Ri_M_real_address1 <= "XXXX";
        end if; 
    end process;


    Ri_M_real_ce0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_state12, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001)))) then 
            Ri_M_real_ce0 <= ap_const_logic_1;
        else 
            Ri_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Ri_M_real_ce1_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0_11001, ap_CS_fsm_state12, select_ln486_1_reg_1493, ap_CS_fsm_state14, grp_qrf_givens_float_s_fu_584_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (select_ln486_1_reg_1493 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (select_ln486_1_reg_1493 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            Ri_M_real_ce1 <= ap_const_logic_1;
        else 
            Ri_M_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Ri_M_real_d0_assign_proc : process(A_M_real_q0, ap_CS_fsm_pp2_stage1, reg_726, ap_enable_reg_pp2_iter2, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp2_stage1)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1))) then 
            Ri_M_real_d0 <= reg_726;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Ri_M_real_d0 <= A_M_real_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Ri_M_real_d0 <= ap_const_lv32_0;
        else 
            Ri_M_real_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Ri_M_real_d1_assign_proc : process(ap_CS_fsm_pp2_stage4, ap_enable_reg_pp2_iter1, grp_fu_597_p2, select_ln486_1_reg_1493, ap_CS_fsm_state14, grp_qrf_givens_float_s_fu_584_ap_return_8, ap_block_pp2_stage4)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_const_boolean_0 = ap_block_pp2_stage4))) then 
            Ri_M_real_d1 <= grp_fu_597_p2;
        elsif ((((select_ln486_1_reg_1493 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (select_ln486_1_reg_1493 = ap_const_lv1_0)))) then 
            Ri_M_real_d1 <= grp_qrf_givens_float_s_fu_584_ap_return_8;
        else 
            Ri_M_real_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Ri_M_real_we0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state5, icmp_ln480_reg_1455, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, icmp_ln513_reg_1613_pp2_iter2_reg, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln480_reg_1455 = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (icmp_ln513_reg_1613_pp2_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001)))) then 
            Ri_M_real_we0 <= ap_const_logic_1;
        else 
            Ri_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Ri_M_real_we1_assign_proc : process(ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001, ap_enable_reg_pp2_iter1, icmp_ln513_reg_1613_pp2_iter1_reg, select_ln486_1_reg_1493, ap_CS_fsm_state14, grp_qrf_givens_float_s_fu_584_ap_done)
    begin
        if ((((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (select_ln486_1_reg_1493 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_qrf_givens_float_s_fu_584_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (select_ln486_1_reg_1493 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)))) then 
            Ri_M_real_we1 <= ap_const_logic_1;
        else 
            Ri_M_real_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1067_1_fu_876_p2 <= std_logic_vector(unsigned(zext_ln1067_reg_1428) + unsigned(zext_ln1067_2_fu_872_p1));
    add_ln1067_fu_842_p2 <= std_logic_vector(unsigned(zext_ln482_fu_826_p1) + unsigned(zext_ln1067_fu_838_p1));
    add_ln459_1_fu_744_p2 <= std_logic_vector(unsigned(phi_ln459_1_reg_427) + unsigned(ap_const_lv2_1));
    add_ln459_fu_738_p2 <= std_logic_vector(unsigned(phi_ln459_reg_415) + unsigned(ap_const_lv2_1));
    add_ln460_1_fu_782_p2 <= std_logic_vector(unsigned(phi_ln460_1_reg_450) + unsigned(ap_const_lv2_1));
    add_ln460_fu_776_p2 <= std_logic_vector(unsigned(phi_ln460_reg_438) + unsigned(ap_const_lv2_1));
    add_ln482_fu_903_p2 <= std_logic_vector(unsigned(zext_ln1067_reg_1428) + unsigned(zext_ln482_1_fu_899_p1));
    add_ln486_fu_950_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_495) + unsigned(ap_const_lv4_1));
    add_ln503_1_fu_1095_p2 <= std_logic_vector(unsigned(zext_ln513_fu_1031_p1) + unsigned(zext_ln503_fu_1091_p1));
    add_ln503_2_fu_1119_p2 <= std_logic_vector(unsigned(zext_ln513_fu_1031_p1) + unsigned(zext_ln503_2_fu_1115_p1));
    add_ln513_1_fu_971_p2 <= std_logic_vector(unsigned(j_0_reg_506) + unsigned(ap_const_lv3_1));
    add_ln513_fu_1035_p2 <= std_logic_vector(unsigned(j_0_reg_506) + unsigned(ap_const_lv3_2));
    add_ln516_1_fu_1200_p2 <= std_logic_vector(unsigned(zext_ln503_2_reg_1540) + unsigned(zext_ln516_fu_1185_p1));
    add_ln516_fu_1189_p2 <= std_logic_vector(unsigned(zext_ln503_reg_1522) + unsigned(zext_ln516_fu_1185_p1));
    add_ln521_1_fu_1211_p2 <= std_logic_vector(unsigned(select_ln486_5_reg_1508) + unsigned(zext_ln498_reg_1513));
    add_ln521_2_fu_1055_p2 <= std_logic_vector(unsigned(zext_ln490_1_fu_995_p1) + unsigned(xor_ln521_1_fu_1049_p2));
    add_ln521_fu_938_p2 <= std_logic_vector(unsigned(zext_ln490_fu_924_p1) + unsigned(xor_ln521_fu_932_p2));
    add_ln524_1_fu_1251_p2 <= std_logic_vector(unsigned(zext_ln503_2_reg_1540) + unsigned(zext_ln524_fu_1236_p1));
    add_ln524_fu_1240_p2 <= std_logic_vector(unsigned(zext_ln503_reg_1522) + unsigned(zext_ln524_fu_1236_p1));
    add_ln538_1_fu_1314_p2 <= std_logic_vector(unsigned(zext_ln538_fu_1302_p1) + unsigned(zext_ln533_reg_1720));
    add_ln538_fu_1328_p2 <= std_logic_vector(unsigned(zext_ln545_reg_1715) + unsigned(zext_ln538_1_fu_1325_p1));
    add_ln545_fu_1376_p2 <= std_logic_vector(unsigned(zext_ln533_reg_1720) + unsigned(zext_ln545_1_fu_1372_p1));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(13);
    ap_CS_fsm_pp2_stage1 <= ap_CS_fsm(14);
    ap_CS_fsm_pp2_stage2 <= ap_CS_fsm(15);
    ap_CS_fsm_pp2_stage3 <= ap_CS_fsm(16);
    ap_CS_fsm_pp2_stage4 <= ap_CS_fsm(17);
    ap_CS_fsm_pp2_stage5 <= ap_CS_fsm(18);
    ap_CS_fsm_pp2_stage6 <= ap_CS_fsm(19);
    ap_CS_fsm_pp2_stage7 <= ap_CS_fsm(20);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(22);
    ap_CS_fsm_pp3_stage1 <= ap_CS_fsm(23);
    ap_CS_fsm_pp3_stage2 <= ap_CS_fsm(24);
    ap_CS_fsm_pp3_stage3 <= ap_CS_fsm(25);
    ap_CS_fsm_pp3_stage4 <= ap_CS_fsm(26);
    ap_CS_fsm_pp3_stage5 <= ap_CS_fsm(27);
    ap_CS_fsm_pp3_stage6 <= ap_CS_fsm(28);
    ap_CS_fsm_pp3_stage7 <= ap_CS_fsm(29);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(32);
    ap_CS_fsm_pp5_stage0 <= ap_CS_fsm(34);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(9);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state33 <= ap_CS_fsm(21);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state52 <= ap_CS_fsm(30);
    ap_CS_fsm_state53 <= ap_CS_fsm(31);
    ap_CS_fsm_state56 <= ap_CS_fsm(33);
    ap_CS_fsm_state59 <= ap_CS_fsm(35);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp2_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp2_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp2_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp2_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp2_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp2_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp2_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp2_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp2_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp2_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp2_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp2_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp2_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp3_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp3_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp3_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp3_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp3_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp3_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp3_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp3_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp3_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp3_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp3_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp3_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp3_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp3_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp3_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp3_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp5_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp5_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp1_exit_iter0_state9_assign_proc : process(icmp_ln480_fu_887_p2)
    begin
        if ((icmp_ln480_fu_887_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state15_assign_proc : process(icmp_ln511_fu_1168_p2)
    begin
        if ((icmp_ln511_fu_1168_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state34_assign_proc : process(icmp_ln519_fu_1215_p2)
    begin
        if ((icmp_ln519_fu_1215_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state34 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state34 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state54_assign_proc : process(icmp_ln533_fu_1290_p2)
    begin
        if ((icmp_ln533_fu_1290_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state54 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state54 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp5_exit_iter0_state57_assign_proc : process(icmp_ln541_fu_1354_p2)
    begin
        if ((icmp_ln541_fu_1354_p2 = ap_const_lv1_1)) then 
            ap_condition_pp5_exit_iter0_state57 <= ap_const_logic_1;
        else 
            ap_condition_pp5_exit_iter0_state57 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln532_fu_1262_p2, ap_CS_fsm_state53)
    begin
        if ((((icmp_ln532_fu_1262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state53)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);
    ap_enable_pp5 <= (ap_idle_pp5 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp5_assign_proc : process(ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_0))) then 
            ap_idle_pp5 <= ap_const_logic_1;
        else 
            ap_idle_pp5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_k13_0_phi_fu_543_p4_assign_proc : process(k13_0_reg_539, icmp_ln519_reg_1646, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, k_1_reg_1650, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln519_reg_1646 = ap_const_lv1_0))) then 
            ap_phi_mux_k13_0_phi_fu_543_p4 <= k_1_reg_1650;
        else 
            ap_phi_mux_k13_0_phi_fu_543_p4 <= k13_0_reg_539;
        end if; 
    end process;


    ap_phi_mux_k_0_phi_fu_532_p4_assign_proc : process(k_0_reg_528, icmp_ln511_reg_1604, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, k_reg_1608, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln511_reg_1604 = ap_const_lv1_0))) then 
            ap_phi_mux_k_0_phi_fu_532_p4 <= k_reg_1608;
        else 
            ap_phi_mux_k_0_phi_fu_532_p4 <= k_0_reg_528;
        end if; 
    end process;


    ap_ready_assign_proc : process(icmp_ln532_fu_1262_p2, ap_CS_fsm_state53)
    begin
        if (((icmp_ln532_fu_1262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln155_fu_1339_p1 <= Qi_M_imag_q1;
    c_1_fu_860_p2 <= std_logic_vector(unsigned(c_0_reg_473) + unsigned(ap_const_lv3_1));
    c_2_fu_1296_p2 <= std_logic_vector(unsigned(c15_0_reg_562) + unsigned(ap_const_lv3_1));
    c_3_fu_1360_p2 <= std_logic_vector(unsigned(c16_0_reg_573) + unsigned(ap_const_lv3_1));
    c_fu_893_p2 <= std_logic_vector(unsigned(c12_0_reg_484) + unsigned(ap_const_lv3_1));

    grp_fu_597_opcode_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, icmp_ln511_reg_1604, icmp_ln513_reg_1613, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp3_stage2, ap_enable_reg_pp3_iter0, icmp_ln519_reg_1646, icmp_ln521_reg_1655, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage7, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp2_stage5, icmp_ln513_reg_1613_pp2_iter1_reg, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, icmp_ln521_reg_1655_pp3_iter1_reg, ap_block_pp2_stage4_00001, ap_block_pp2_stage6_00001, ap_block_pp2_stage0_00001, ap_block_pp2_stage1_00001, ap_block_pp2_stage2_00001, ap_block_pp3_stage4_00001, ap_block_pp3_stage6_00001, ap_block_pp3_stage0_00001, ap_block_pp3_stage1_00001, ap_block_pp3_stage2_00001, ap_block_pp2_stage3_00001, ap_block_pp2_stage5_00001, ap_block_pp2_stage7_00001, ap_block_pp3_stage3_00001, ap_block_pp3_stage5_00001, ap_block_pp3_stage7_00001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5_00001) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage7_00001) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage3_00001) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_00001) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_00001) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_00001) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)))) then 
            grp_fu_597_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1_00001) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_00001) and (icmp_ln521_reg_1655 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage4_00001) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage6_00001) and (icmp_ln521_reg_1655 = ap_const_lv1_0) and (icmp_ln519_reg_1646 = ap_const_lv1_0)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2_00001) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_00001) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_00001) and (icmp_ln513_reg_1613 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4_00001) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_00001) and (icmp_ln513_reg_1613 = ap_const_lv1_0) and (icmp_ln511_reg_1604 = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_00001) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)))) then 
            grp_fu_597_opcode <= ap_const_lv2_0;
        else 
            grp_fu_597_opcode <= "XX";
        end if; 
    end process;


    grp_fu_597_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, reg_652, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp3_stage2, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage6, reg_662, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage7, reg_672, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, reg_684, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, reg_696, reg_701, ap_block_pp2_stage0, ap_block_pp3_stage0, ap_block_pp3_stage4, ap_block_pp3_stage1, ap_block_pp3_stage5, ap_block_pp2_stage4, ap_block_pp2_stage1, ap_block_pp2_stage5, ap_block_pp2_stage3, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage2, ap_block_pp3_stage3, ap_block_pp3_stage6, ap_block_pp3_stage7, ap_block_pp3_stage2)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2)))) then 
            grp_fu_597_p0 <= reg_701;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1)))) then 
            grp_fu_597_p0 <= reg_696;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage6)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6)))) then 
            grp_fu_597_p0 <= reg_684;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5)))) then 
            grp_fu_597_p0 <= reg_672;
        elsif ((((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4)))) then 
            grp_fu_597_p0 <= reg_662;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3)))) then 
            grp_fu_597_p0 <= reg_652;
        else 
            grp_fu_597_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_597_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp3_stage2, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage6, reg_657, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage7, reg_667, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, reg_678, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, reg_690, reg_706, reg_711, ap_block_pp2_stage0, ap_block_pp3_stage0, ap_block_pp3_stage4, ap_block_pp3_stage1, ap_block_pp3_stage5, ap_block_pp2_stage4, ap_block_pp2_stage1, ap_block_pp2_stage5, ap_block_pp2_stage3, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage2, ap_block_pp3_stage3, ap_block_pp3_stage6, ap_block_pp3_stage7, ap_block_pp3_stage2)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2)))) then 
            grp_fu_597_p1 <= reg_711;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1)))) then 
            grp_fu_597_p1 <= reg_706;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage6)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6)))) then 
            grp_fu_597_p1 <= reg_690;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5)))) then 
            grp_fu_597_p1 <= reg_678;
        elsif ((((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4)))) then 
            grp_fu_597_p1 <= reg_667;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3)))) then 
            grp_fu_597_p1 <= reg_657;
        else 
            grp_fu_597_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_602_opcode_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage6, ap_enable_reg_pp2_iter1, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp2_stage5, icmp_ln513_reg_1613_pp2_iter1_reg, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, icmp_ln521_reg_1655_pp3_iter1_reg, ap_block_pp2_stage6_00001, ap_block_pp2_stage1_00001, ap_block_pp2_stage2_00001, ap_block_pp3_stage6_00001, ap_block_pp3_stage1_00001, ap_block_pp3_stage2_00001, ap_block_pp2_stage5_00001, ap_block_pp3_stage5_00001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1_00001) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_00001) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)))) then 
            grp_fu_602_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5_00001) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_00001) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_const_boolean_0 = ap_block_pp3_stage6_00001) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2_00001) and (icmp_ln521_reg_1655_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_const_boolean_0 = ap_block_pp2_stage6_00001) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_00001) and (icmp_ln513_reg_1613_pp2_iter1_reg = ap_const_lv1_0)))) then 
            grp_fu_602_opcode <= ap_const_lv2_0;
        else 
            grp_fu_602_opcode <= "XX";
        end if; 
    end process;


    grp_fu_602_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage6, reg_672, ap_enable_reg_pp2_iter1, ap_enable_reg_pp3_iter1, reg_684, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, reg_716, reg_721, ap_block_pp3_stage1, ap_block_pp3_stage5, ap_block_pp2_stage1, ap_block_pp2_stage5, ap_block_pp2_stage6, ap_block_pp2_stage2, ap_block_pp3_stage6, ap_block_pp3_stage2)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_const_boolean_0 = ap_block_pp3_stage6)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_const_boolean_0 = ap_block_pp2_stage6)))) then 
            grp_fu_602_p0 <= reg_721;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5)))) then 
            grp_fu_602_p0 <= reg_716;
        elsif ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2)))) then 
            grp_fu_602_p0 <= reg_684;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1)))) then 
            grp_fu_602_p0 <= reg_672;
        else 
            grp_fu_602_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_602_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage6, ap_enable_reg_pp2_iter1, ap_enable_reg_pp3_iter1, reg_678, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, reg_690, reg_726, reg_733, ap_block_pp3_stage1, ap_block_pp3_stage5, ap_block_pp2_stage1, ap_block_pp2_stage5, ap_block_pp2_stage6, ap_block_pp2_stage2, ap_block_pp3_stage6, ap_block_pp3_stage2)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_const_boolean_0 = ap_block_pp3_stage6)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_const_boolean_0 = ap_block_pp2_stage6)))) then 
            grp_fu_602_p1 <= reg_733;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5)))) then 
            grp_fu_602_p1 <= reg_726;
        elsif ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2)))) then 
            grp_fu_602_p1 <= reg_690;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1)))) then 
            grp_fu_602_p1 <= reg_678;
        else 
            grp_fu_602_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_611_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp3_stage2, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage7, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, p_r_M_imag_4_reg_1556, p_r_M_real_4_reg_1562, p_r_M_imag_3_reg_1568, p_r_M_real_3_reg_1574, p_r_M_imag_1_reg_1580, p_r_M_real_1_reg_1586, p_r_M_imag_reg_1592, p_r_M_real_reg_1598, ap_block_pp2_stage0, ap_block_pp3_stage0, ap_block_pp3_stage4, ap_block_pp3_stage1, ap_block_pp3_stage5, ap_block_pp2_stage4, ap_block_pp2_stage1, ap_block_pp2_stage5, ap_block_pp2_stage3, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage2, ap_block_pp3_stage3, ap_block_pp3_stage6, ap_block_pp3_stage7, ap_block_pp3_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_611_p0 <= p_r_M_imag_4_reg_1556;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7)))) then 
            grp_fu_611_p0 <= p_r_M_real_4_reg_1562;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage6)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6)))) then 
            grp_fu_611_p0 <= p_r_M_imag_3_reg_1568;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5)))) then 
            grp_fu_611_p0 <= p_r_M_real_3_reg_1574;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4)))) then 
            grp_fu_611_p0 <= p_r_M_imag_1_reg_1580;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3)))) then 
            grp_fu_611_p0 <= p_r_M_real_1_reg_1586;
        elsif ((((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2)))) then 
            grp_fu_611_p0 <= p_r_M_imag_reg_1592;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1)))) then 
            grp_fu_611_p0 <= p_r_M_real_reg_1598;
        else 
            grp_fu_611_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_611_p1_assign_proc : process(Ri_M_real_q0, reg_628, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, reg_640, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp3_stage2, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage7, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, Qi_M_real_q0, p_t_real_2_reg_1681, p_t_real_3_reg_1691, ap_block_pp2_stage0, ap_block_pp3_stage0, ap_block_pp3_stage4, ap_block_pp3_stage1, ap_block_pp3_stage5, ap_block_pp2_stage4, ap_block_pp2_stage1, ap_block_pp2_stage5, ap_block_pp2_stage3, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage2, ap_block_pp3_stage3, ap_block_pp3_stage6, ap_block_pp3_stage7, ap_block_pp3_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage3)))) then 
            grp_fu_611_p1 <= p_t_real_3_reg_1691;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage6)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2)))) then 
            grp_fu_611_p1 <= p_t_real_2_reg_1681;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            grp_fu_611_p1 <= Qi_M_real_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3)))) then 
            grp_fu_611_p1 <= reg_640;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2)))) then 
            grp_fu_611_p1 <= reg_628;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1))) then 
            grp_fu_611_p1 <= Ri_M_real_q0;
        else 
            grp_fu_611_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_616_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp3_stage2, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage7, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, p_r_M_imag_4_reg_1556, p_r_M_real_4_reg_1562, p_r_M_imag_3_reg_1568, p_r_M_real_3_reg_1574, p_r_M_imag_1_reg_1580, p_r_M_real_1_reg_1586, p_r_M_imag_reg_1592, p_r_M_real_reg_1598, ap_block_pp2_stage0, ap_block_pp3_stage0, ap_block_pp3_stage4, ap_block_pp3_stage1, ap_block_pp3_stage5, ap_block_pp2_stage4, ap_block_pp2_stage1, ap_block_pp2_stage5, ap_block_pp2_stage3, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage2, ap_block_pp3_stage3, ap_block_pp3_stage6, ap_block_pp3_stage7, ap_block_pp3_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_616_p0 <= p_r_M_real_4_reg_1562;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7)))) then 
            grp_fu_616_p0 <= p_r_M_imag_4_reg_1556;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage6)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6)))) then 
            grp_fu_616_p0 <= p_r_M_real_3_reg_1574;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5)))) then 
            grp_fu_616_p0 <= p_r_M_imag_3_reg_1568;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4)))) then 
            grp_fu_616_p0 <= p_r_M_real_1_reg_1586;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3)))) then 
            grp_fu_616_p0 <= p_r_M_imag_1_reg_1580;
        elsif ((((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2)))) then 
            grp_fu_616_p0 <= p_r_M_real_reg_1598;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1)))) then 
            grp_fu_616_p0 <= p_r_M_imag_reg_1592;
        else 
            grp_fu_616_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_616_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, Ri_M_imag_q0, reg_634, reg_646, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp3_stage2, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage7, ap_CS_fsm_pp2_stage4, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage1, Qi_M_imag_q0, p_t_imag_2_reg_1686, p_t_imag_3_reg_1696, ap_block_pp2_stage0, ap_block_pp3_stage0, ap_block_pp3_stage4, ap_block_pp3_stage1, ap_block_pp3_stage5, ap_block_pp2_stage4, ap_block_pp2_stage1, ap_block_pp2_stage5, ap_block_pp2_stage3, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage2, ap_block_pp3_stage3, ap_block_pp3_stage6, ap_block_pp3_stage7, ap_block_pp3_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage3)))) then 
            grp_fu_616_p1 <= p_t_imag_3_reg_1696;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage6)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_const_boolean_0 = ap_block_pp3_stage2)))) then 
            grp_fu_616_p1 <= p_t_imag_2_reg_1686;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1))) then 
            grp_fu_616_p1 <= Qi_M_imag_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3)))) then 
            grp_fu_616_p1 <= reg_646;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage6)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2)))) then 
            grp_fu_616_p1 <= reg_634;
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1))) then 
            grp_fu_616_p1 <= Ri_M_imag_q0;
        else 
            grp_fu_616_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_623_p0_assign_proc : process(ap_CS_fsm_state12, select_ln486_fu_962_p3, select_ln486_reg_1488, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_623_p0 <= select_ln486_reg_1488;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_623_p0 <= select_ln486_fu_962_p3;
        else 
            grp_fu_623_p0 <= "XX";
        end if; 
    end process;

    grp_fu_623_p2 <= std_logic_vector(unsigned(grp_fu_623_p0) + unsigned(ap_const_lv2_3));
    grp_qrf_givens_float_s_fu_584_ap_start <= grp_qrf_givens_float_s_fu_584_ap_start_reg;
    icmp_ln459_1_fu_770_p2 <= "1" when (phi_ln459_reg_415 = ap_const_lv2_3) else "0";
    icmp_ln459_fu_764_p2 <= "1" when (phi_ln459_1_reg_427 = ap_const_lv2_3) else "0";
    icmp_ln460_1_fu_808_p2 <= "1" when (phi_ln460_reg_438 = ap_const_lv2_3) else "0";
    icmp_ln460_fu_802_p2 <= "1" when (phi_ln460_1_reg_450 = ap_const_lv2_3) else "0";
    icmp_ln471_fu_814_p2 <= "1" when (r_0_reg_461 = ap_const_lv3_4) else "0";
    icmp_ln472_fu_854_p2 <= "1" when (c_0_reg_473 = ap_const_lv3_4) else "0";
    icmp_ln474_fu_866_p2 <= "1" when (r_0_reg_461 = c_0_reg_473) else "0";
    icmp_ln480_fu_887_p2 <= "1" when (c12_0_reg_484 = ap_const_lv3_4) else "0";
    icmp_ln486_fu_944_p2 <= "1" when (indvar_flatten_reg_495 = ap_const_lv4_C) else "0";
    icmp_ln490_1_fu_981_p2 <= "1" when (add_ln513_1_fu_971_p2 = ap_const_lv3_3) else "0";
    icmp_ln490_fu_918_p2 <= "1" when (j_0_reg_506 = ap_const_lv3_3) else "0";
    icmp_ln498_fu_956_p2 <= "1" when (i_0_reg_517 = ap_const_lv2_0) else "0";
    icmp_ln499_fu_1077_p2 <= "1" when (signed(zext_ln498_2_fu_1073_p1) > signed(select_ln486_2_fu_1015_p3)) else "0";
    icmp_ln511_fu_1168_p2 <= "1" when (ap_phi_mux_k_0_phi_fu_532_p4 = ap_const_lv3_4) else "0";
    icmp_ln513_fu_1180_p2 <= "1" when (unsigned(ap_phi_mux_k_0_phi_fu_532_p4) < unsigned(select_ln486_4_reg_1503)) else "0";
    icmp_ln519_fu_1215_p2 <= "1" when (ap_phi_mux_k13_0_phi_fu_543_p4 = ap_const_lv3_4) else "0";
    icmp_ln521_fu_1231_p2 <= "1" when (signed(zext_ln519_fu_1227_p1) < signed(add_ln521_1_reg_1641)) else "0";
    icmp_ln532_fu_1262_p2 <= "1" when (r14_0_reg_550 = ap_const_lv3_4) else "0";
    icmp_ln533_fu_1290_p2 <= "1" when (c15_0_reg_562 = ap_const_lv3_4) else "0";
    icmp_ln541_fu_1354_p2 <= "1" when (c16_0_reg_573 = ap_const_lv3_4) else "0";
    icmp_ln543_fu_1366_p2 <= "1" when (unsigned(r14_0_reg_550) > unsigned(c16_0_reg_573)) else "0";
    k_1_fu_1221_p2 <= std_logic_vector(unsigned(ap_phi_mux_k13_0_phi_fu_543_p4) + unsigned(ap_const_lv3_1));
    k_fu_1174_p2 <= std_logic_vector(unsigned(ap_phi_mux_k_0_phi_fu_532_p4) + unsigned(ap_const_lv3_1));
    r_1_fu_1268_p2 <= std_logic_vector(unsigned(r14_0_reg_550) + unsigned(ap_const_lv3_1));
    r_fu_820_p2 <= std_logic_vector(unsigned(r_0_reg_461) + unsigned(ap_const_lv3_1));
    select_ln486_1_fu_987_p3 <= 
        icmp_ln490_1_fu_981_p2 when (icmp_ln498_fu_956_p2(0) = '1') else 
        icmp_ln490_fu_918_p2;
    select_ln486_2_fu_1015_p3 <= 
        sub_ln499_fu_1003_p2 when (icmp_ln498_fu_956_p2(0) = '1') else 
        sub_ln499_1_fu_1009_p2;
    select_ln486_3_fu_1023_p3 <= 
        add_ln513_1_fu_971_p2 when (icmp_ln498_fu_956_p2(0) = '1') else 
        j_0_reg_506;
    select_ln486_4_fu_1041_p3 <= 
        add_ln513_fu_1035_p2 when (icmp_ln498_fu_956_p2(0) = '1') else 
        add_ln513_1_fu_971_p2;
    select_ln486_5_fu_1061_p3 <= 
        add_ln521_2_fu_1055_p2 when (icmp_ln498_fu_956_p2(0) = '1') else 
        add_ln521_fu_938_p2;
    select_ln486_fu_962_p3 <= 
        ap_const_lv2_3 when (icmp_ln498_fu_956_p2(0) = '1') else 
        i_0_reg_517;
    sub_ln499_1_fu_1009_p2 <= std_logic_vector(unsigned(j_0_reg_506) - unsigned(zext_ln499_fu_928_p1));
    sub_ln499_fu_1003_p2 <= std_logic_vector(unsigned(add_ln513_1_fu_971_p2) - unsigned(zext_ln499_1_fu_999_p1));
    tmp_10_fu_1278_p3 <= (r14_0_reg_550 & ap_const_lv2_0);
    tmp_11_fu_1306_p3 <= (c15_0_reg_562 & ap_const_lv2_0);
    tmp_12_fu_788_p3 <= (phi_ln460_reg_438 & phi_ln460_1_reg_450);
    tmp_5_fu_750_p3 <= (phi_ln459_reg_415 & phi_ln459_1_reg_427);
    tmp_7_fu_830_p3 <= (r_0_reg_461 & ap_const_lv2_0);
    tmp_8_fu_1083_p3 <= (grp_fu_623_p2 & ap_const_lv2_0);
    tmp_9_fu_1107_p3 <= (select_ln486_fu_962_p3 & ap_const_lv2_0);
    xor_ln155_fu_1343_p2 <= (bitcast_ln155_fu_1339_p1 xor ap_const_lv32_80000000);
    xor_ln521_1_fu_1049_p2 <= (zext_ln486_1_fu_977_p1 xor ap_const_lv32_FFFFFFFF);
    xor_ln521_fu_932_p2 <= (zext_ln486_fu_914_p1 xor ap_const_lv32_FFFFFFFF);
    zext_ln1027_1_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_788_p3),64));
    zext_ln1027_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_750_p3),64));
    zext_ln1067_1_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1067_fu_842_p2),64));
    zext_ln1067_2_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_0_reg_473),6));
    zext_ln1067_3_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1067_1_fu_876_p2),64));
    zext_ln1067_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_830_p3),6));
    zext_ln482_1_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c12_0_reg_484),6));
    zext_ln482_2_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln482_fu_903_p2),64));
    zext_ln482_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_0_reg_461),6));
    zext_ln486_1_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln513_1_fu_971_p2),32));
    zext_ln486_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_506),32));
    zext_ln490_1_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln490_1_fu_981_p2),32));
    zext_ln490_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln490_fu_918_p2),32));
    zext_ln498_2_fu_1073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln486_fu_962_p3),3));
    zext_ln498_fu_1069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln486_fu_962_p3),32));
    zext_ln499_1_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln490_1_fu_981_p2),3));
    zext_ln499_fu_928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln490_fu_918_p2),3));
    zext_ln503_1_fu_1101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln503_1_fu_1095_p2),64));
    zext_ln503_2_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_1107_p3),5));
    zext_ln503_3_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln503_2_fu_1119_p2),64));
    zext_ln503_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1083_p3),5));
    zext_ln513_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln486_3_fu_1023_p3),5));
    zext_ln516_1_fu_1194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln516_fu_1189_p2),64));
    zext_ln516_2_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln516_1_fu_1200_p2),64));
    zext_ln516_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_k_0_phi_fu_532_p4),5));
    zext_ln519_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_k13_0_phi_fu_543_p4),32));
    zext_ln524_1_fu_1245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln524_fu_1240_p2),64));
    zext_ln524_2_fu_1256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln524_1_fu_1251_p2),64));
    zext_ln524_fu_1236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_k13_0_phi_fu_543_p4),5));
    zext_ln533_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1278_p3),6));
    zext_ln538_1_fu_1325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_1735),6));
    zext_ln538_2_fu_1333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln538_fu_1328_p2),64));
    zext_ln538_3_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln538_1_fu_1314_p2),64));
    zext_ln538_fu_1302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c15_0_reg_562),6));
    zext_ln545_1_fu_1372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c16_0_reg_573),6));
    zext_ln545_2_fu_1381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln545_fu_1376_p2),64));
    zext_ln545_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r14_0_reg_550),6));
end behav;
