[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/StructUnsizedVal/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 231
LIB: work
FILE: ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv
n<> u<230> t<Top_level_rule> c<1> l<1:1> el<24:1>
  n<> u<1> t<Null_rule> p<230> s<229> l<1:1>
  n<> u<229> t<Source_text> p<230> c<75> l<1:1> el<23:10>
    n<> u<75> t<Description> p<229> c<74> s<108> l<1:1> el<8:11>
      n<> u<74> t<Package_declaration> p<75> c<2> l<1:1> el<8:11>
        n<> u<2> t<PACKAGE> p<74> s<3> l<1:1> el<1:8>
        n<pkg> u<3> t<STRING_CONST> p<74> s<18> l<1:9> el<1:12>
        n<> u<18> t<Package_item> p<74> c<17> s<41> l<2:3> el<2:33>
          n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:3> el<2:33>
            n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:3> el<2:32>
              n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:13> el<2:16>
                n<> u<5> t<Data_type> p<6> c<4> l<2:13> el<2:16>
                  n<> u<4> t<IntegerAtomType_Int> p<5> l<2:13> el<2:16>
              n<> u<15> t<Param_assignment_list> p<16> c<14> l<2:17> el<2:32>
                n<> u<14> t<Param_assignment> p<15> c<7> l<2:17> el<2:32>
                  n<Width> u<7> t<STRING_CONST> p<14> s<13> l<2:17> el<2:22>
                  n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:30> el<2:32>
                    n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:30> el<2:32>
                      n<> u<11> t<Constant_expression> p<12> c<10> l<2:30> el<2:32>
                        n<> u<10> t<Constant_primary> p<11> c<9> l<2:30> el<2:32>
                          n<> u<9> t<Primary_literal> p<10> c<8> l<2:30> el<2:32>
                            n<64> u<8> t<INT_CONST> p<9> l<2:30> el<2:32>
        n<> u<41> t<Package_item> p<74> c<40> s<57> l<3:3> el<3:35>
          n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<3:3> el<3:35>
            n<> u<39> t<Data_declaration> p<40> c<38> l<3:3> el<3:35>
              n<> u<38> t<Type_declaration> p<39> c<36> l<3:3> el<3:35>
                n<> u<36> t<Data_type> p<38> c<19> s<37> l<3:11> el<3:28>
                  n<> u<19> t<IntVec_TypeLogic> p<36> s<35> l<3:11> el<3:16>
                  n<> u<35> t<Packed_dimension> p<36> c<34> l<3:17> el<3:28>
                    n<> u<34> t<Constant_range> p<35> c<29> l<3:18> el<3:27>
                      n<> u<29> t<Constant_expression> p<34> c<23> s<33> l<3:18> el<3:25>
                        n<> u<23> t<Constant_expression> p<29> c<22> s<28> l<3:18> el<3:23>
                          n<> u<22> t<Constant_primary> p<23> c<21> l<3:18> el<3:23>
                            n<> u<21> t<Primary_literal> p<22> c<20> l<3:18> el<3:23>
                              n<Width> u<20> t<STRING_CONST> p<21> l<3:18> el<3:23>
                        n<> u<28> t<BinOp_Minus> p<29> s<27> l<3:23> el<3:24>
                        n<> u<27> t<Constant_expression> p<29> c<26> l<3:24> el<3:25>
                          n<> u<26> t<Constant_primary> p<27> c<25> l<3:24> el<3:25>
                            n<> u<25> t<Primary_literal> p<26> c<24> l<3:24> el<3:25>
                              n<1> u<24> t<INT_CONST> p<25> l<3:24> el<3:25>
                      n<> u<33> t<Constant_expression> p<34> c<32> l<3:26> el<3:27>
                        n<> u<32> t<Constant_primary> p<33> c<31> l<3:26> el<3:27>
                          n<> u<31> t<Primary_literal> p<32> c<30> l<3:26> el<3:27>
                            n<0> u<30> t<INT_CONST> p<31> l<3:26> el<3:27>
                n<key> u<37> t<STRING_CONST> p<38> l<3:31> el<3:34>
        n<> u<57> t<Package_item> p<74> c<56> s<72> l<4:3> el<6:12>
          n<> u<56> t<Package_or_generate_item_declaration> p<57> c<55> l<4:3> el<6:12>
            n<> u<55> t<Data_declaration> p<56> c<54> l<4:3> el<6:12>
              n<> u<54> t<Type_declaration> p<55> c<52> l<4:3> el<6:12>
                n<> u<52> t<Data_type> p<54> c<43> s<53> l<4:11> el<6:4>
                  n<> u<43> t<Struct_union> p<52> c<42> s<44> l<4:11> el<4:17>
                    n<> u<42> t<Struct_keyword> p<43> l<4:11> el<4:17>
                  n<> u<44> t<Packed_keyword> p<52> s<51> l<4:18> el<4:24>
                  n<> u<51> t<Struct_union_member> p<52> c<47> l<5:5> el<5:15>
                    n<> u<47> t<Data_type_or_void> p<51> c<46> s<50> l<5:5> el<5:8>
                      n<key> u<46> t<Data_type> p<47> c<45> l<5:5> el<5:8>
                        n<key> u<45> t<STRING_CONST> p<46> l<5:5> el<5:8>
                    n<> u<50> t<Variable_decl_assignment_list> p<51> c<49> l<5:11> el<5:14>
                      n<> u<49> t<Variable_decl_assignment> p<50> c<48> l<5:11> el<5:14>
                        n<key> u<48> t<STRING_CONST> p<49> l<5:11> el<5:14>
                n<init_t> u<53> t<STRING_CONST> p<54> l<6:5> el<6:11>
        n<> u<72> t<Package_item> p<74> c<71> s<73> l<7:3> el<7:38>
          n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<7:3> el<7:38>
            n<> u<70> t<Local_parameter_declaration> p<71> c<60> l<7:3> el<7:37>
              n<> u<60> t<Data_type_or_implicit> p<70> c<59> s<69> l<7:14> el<7:20>
                n<init_t> u<59> t<Data_type> p<60> c<58> l<7:14> el<7:20>
                  n<init_t> u<58> t<STRING_CONST> p<59> l<7:14> el<7:20>
              n<> u<69> t<Param_assignment_list> p<70> c<68> l<7:21> el<7:37>
                n<> u<68> t<Param_assignment> p<69> c<61> l<7:21> el<7:37>
                  n<InitDefault> u<61> t<STRING_CONST> p<68> s<67> l<7:21> el<7:32>
                  n<> u<67> t<Constant_param_expression> p<68> c<66> l<7:35> el<7:37>
                    n<> u<66> t<Constant_mintypmax_expression> p<67> c<65> l<7:35> el<7:37>
                      n<> u<65> t<Constant_expression> p<66> c<64> l<7:35> el<7:37>
                        n<> u<64> t<Constant_primary> p<65> c<63> l<7:35> el<7:37>
                          n<> u<63> t<Primary_literal> p<64> c<62> l<7:35> el<7:37>
                            n<> u<62> t<Number_Tick1> p<63> l<7:35> el<7:37>
        n<> u<73> t<ENDPACKAGE> p<74> l<8:1> el<8:11>
    n<> u<108> t<Description> p<229> c<107> s<161> l<10:1> el<11:10>
      n<> u<107> t<Module_declaration> p<108> c<105> l<10:1> el<11:10>
        n<> u<105> t<Module_nonansi_header> p<107> c<76> s<106> l<10:1> el<10:57>
          n<module> u<76> t<Module_keyword> p<105> s<77> l<10:1> el<10:7>
          n<foo2> u<77> t<STRING_CONST> p<105> s<78> l<10:8> el<10:12>
          n<> u<78> t<Package_import_declaration_list> p<105> s<103> l<10:13> el<10:13>
          n<> u<103> t<Parameter_port_list> p<105> c<102> s<104> l<10:13> el<10:54>
            n<> u<102> t<Parameter_port_declaration> p<103> c<101> l<10:15> el<10:53>
              n<> u<101> t<Parameter_declaration> p<102> c<91> l<10:15> el<10:53>
                n<> u<91> t<Data_type_or_implicit> p<101> c<90> s<100> l<10:25> el<10:37>
                  n<> u<90> t<Data_type> p<91> c<79> l<10:25> el<10:37>
                    n<> u<79> t<IntVec_TypeLogic> p<90> s<89> l<10:25> el<10:30>
                    n<> u<89> t<Packed_dimension> p<90> c<88> l<10:31> el<10:37>
                      n<> u<88> t<Constant_range> p<89> c<83> l<10:32> el<10:36>
                        n<> u<83> t<Constant_expression> p<88> c<82> s<87> l<10:32> el<10:34>
                          n<> u<82> t<Constant_primary> p<83> c<81> l<10:32> el<10:34>
                            n<> u<81> t<Primary_literal> p<82> c<80> l<10:32> el<10:34>
                              n<63> u<80> t<INT_CONST> p<81> l<10:32> el<10:34>
                        n<> u<87> t<Constant_expression> p<88> c<86> l<10:35> el<10:36>
                          n<> u<86> t<Constant_primary> p<87> c<85> l<10:35> el<10:36>
                            n<> u<85> t<Primary_literal> p<86> c<84> l<10:35> el<10:36>
                              n<0> u<84> t<INT_CONST> p<85> l<10:35> el<10:36>
                n<> u<100> t<Param_assignment_list> p<101> c<99> l<10:38> el<10:53>
                  n<> u<99> t<Param_assignment> p<100> c<92> l<10:38> el<10:53>
                    n<ResetValue> u<92> t<STRING_CONST> p<99> s<98> l<10:38> el<10:48>
                    n<> u<98> t<Constant_param_expression> p<99> c<97> l<10:51> el<10:53>
                      n<> u<97> t<Constant_mintypmax_expression> p<98> c<96> l<10:51> el<10:53>
                        n<> u<96> t<Constant_expression> p<97> c<95> l<10:51> el<10:53>
                          n<> u<95> t<Constant_primary> p<96> c<94> l<10:51> el<10:53>
                            n<> u<94> t<Primary_literal> p<95> c<93> l<10:51> el<10:53>
                              n<> u<93> t<Number_Tick0> p<94> l<10:51> el<10:53>
          n<> u<104> t<Port_list> p<105> l<10:54> el<10:56>
        n<> u<106> t<ENDMODULE> p<107> l<11:1> el<11:10>
    n<> u<161> t<Description> p<229> c<160> s<210> l<13:1> el<15:10>
      n<> u<160> t<Module_declaration> p<161> c<138> l<13:1> el<15:10>
        n<> u<138> t<Module_nonansi_header> p<160> c<109> s<158> l<13:1> el<13:57>
          n<module> u<109> t<Module_keyword> p<138> s<110> l<13:1> el<13:7>
          n<foo> u<110> t<STRING_CONST> p<138> s<111> l<13:8> el<13:11>
          n<> u<111> t<Package_import_declaration_list> p<138> s<136> l<13:12> el<13:12>
          n<> u<136> t<Parameter_port_list> p<138> c<135> s<137> l<13:12> el<13:53>
            n<> u<135> t<Parameter_port_declaration> p<136> c<134> l<13:14> el<13:52>
              n<> u<134> t<Parameter_declaration> p<135> c<124> l<13:14> el<13:52>
                n<> u<124> t<Data_type_or_implicit> p<134> c<123> s<133> l<13:24> el<13:36>
                  n<> u<123> t<Data_type> p<124> c<112> l<13:24> el<13:36>
                    n<> u<112> t<IntVec_TypeLogic> p<123> s<122> l<13:24> el<13:29>
                    n<> u<122> t<Packed_dimension> p<123> c<121> l<13:30> el<13:36>
                      n<> u<121> t<Constant_range> p<122> c<116> l<13:31> el<13:35>
                        n<> u<116> t<Constant_expression> p<121> c<115> s<120> l<13:31> el<13:33>
                          n<> u<115> t<Constant_primary> p<116> c<114> l<13:31> el<13:33>
                            n<> u<114> t<Primary_literal> p<115> c<113> l<13:31> el<13:33>
                              n<63> u<113> t<INT_CONST> p<114> l<13:31> el<13:33>
                        n<> u<120> t<Constant_expression> p<121> c<119> l<13:34> el<13:35>
                          n<> u<119> t<Constant_primary> p<120> c<118> l<13:34> el<13:35>
                            n<> u<118> t<Primary_literal> p<119> c<117> l<13:34> el<13:35>
                              n<0> u<117> t<INT_CONST> p<118> l<13:34> el<13:35>
                n<> u<133> t<Param_assignment_list> p<134> c<132> l<13:37> el<13:52>
                  n<> u<132> t<Param_assignment> p<133> c<125> l<13:37> el<13:52>
                    n<ResetValue> u<125> t<STRING_CONST> p<132> s<131> l<13:37> el<13:47>
                    n<> u<131> t<Constant_param_expression> p<132> c<130> l<13:50> el<13:52>
                      n<> u<130> t<Constant_mintypmax_expression> p<131> c<129> l<13:50> el<13:52>
                        n<> u<129> t<Constant_expression> p<130> c<128> l<13:50> el<13:52>
                          n<> u<128> t<Constant_primary> p<129> c<127> l<13:50> el<13:52>
                            n<> u<127> t<Primary_literal> p<128> c<126> l<13:50> el<13:52>
                              n<> u<126> t<Number_Tick0> p<127> l<13:50> el<13:52>
          n<> u<137> t<Port_list> p<138> l<13:54> el<13:56>
        n<> u<158> t<Module_item> p<160> c<157> s<159> l<14:3> el<14:39>
          n<> u<157> t<Non_port_module_item> p<158> c<156> l<14:3> el<14:39>
            n<> u<156> t<Module_or_generate_item> p<157> c<155> l<14:3> el<14:39>
              n<> u<155> t<Module_instantiation> p<156> c<139> l<14:3> el<14:39>
                n<foo2> u<139> t<STRING_CONST> p<155> s<149> l<14:3> el<14:7>
                n<> u<149> t<Parameter_value_assignment> p<155> c<148> s<154> l<14:8> el<14:34>
                  n<> u<148> t<Parameter_assignment_list> p<149> c<147> l<14:10> el<14:33>
                    n<> u<147> t<Named_parameter_assignment> p<148> c<140> l<14:10> el<14:33>
                      n<ResetValue> u<140> t<STRING_CONST> p<147> s<146> l<14:11> el<14:21>
                      n<> u<146> t<Param_expression> p<147> c<145> l<14:22> el<14:32>
                        n<> u<145> t<Mintypmax_expression> p<146> c<144> l<14:22> el<14:32>
                          n<> u<144> t<Expression> p<145> c<143> l<14:22> el<14:32>
                            n<> u<143> t<Primary> p<144> c<142> l<14:22> el<14:32>
                              n<> u<142> t<Primary_literal> p<143> c<141> l<14:22> el<14:32>
                                n<ResetValue> u<141> t<STRING_CONST> p<142> l<14:22> el<14:32>
                n<> u<154> t<Hierarchical_instance> p<155> c<151> l<14:35> el<14:38>
                  n<> u<151> t<Name_of_instance> p<154> c<150> s<153> l<14:35> el<14:36>
                    n<f> u<150> t<STRING_CONST> p<151> l<14:35> el<14:36>
                  n<> u<153> t<Port_connection_list> p<154> c<152> l<14:37> el<14:37>
                    n<> u<152> t<Ordered_port_connection> p<153> l<14:37> el<14:37>
        n<> u<159> t<ENDMODULE> p<160> l<15:1> el<15:10>
    n<> u<210> t<Description> p<229> c<209> s<228> l<17:1> el<19:10>
      n<> u<209> t<Module_declaration> p<210> c<184> l<17:1> el<19:10>
        n<> u<184> t<Module_nonansi_header> p<209> c<162> s<207> l<17:1> el<17:69>
          n<module> u<162> t<Module_keyword> p<184> s<163> l<17:1> el<17:7>
          n<dut> u<163> t<STRING_CONST> p<184> s<167> l<17:8> el<17:11>
          n<> u<167> t<Package_import_declaration_list> p<184> c<166> s<182> l<17:12> el<17:26>
            n<> u<166> t<Package_import_declaration> p<167> c<165> l<17:12> el<17:26>
              n<> u<165> t<Package_import_item> p<166> c<164> l<17:19> el<17:25>
                n<pkg> u<164> t<STRING_CONST> p<165> l<17:19> el<17:22>
          n<> u<182> t<Parameter_port_list> p<184> c<181> s<183> l<17:27> el<17:65>
            n<> u<181> t<Parameter_port_declaration> p<182> c<180> l<17:29> el<17:64>
              n<> u<180> t<Parameter_declaration> p<181> c<170> l<17:29> el<17:64>
                n<> u<170> t<Data_type_or_implicit> p<180> c<169> s<179> l<17:39> el<17:45>
                  n<init_t> u<169> t<Data_type> p<170> c<168> l<17:39> el<17:45>
                    n<init_t> u<168> t<STRING_CONST> p<169> l<17:39> el<17:45>
                n<> u<179> t<Param_assignment_list> p<180> c<178> l<17:46> el<17:64>
                  n<> u<178> t<Param_assignment> p<179> c<171> l<17:46> el<17:64>
                    n<Init> u<171> t<STRING_CONST> p<178> s<177> l<17:46> el<17:50>
                    n<> u<177> t<Constant_param_expression> p<178> c<176> l<17:53> el<17:64>
                      n<> u<176> t<Constant_mintypmax_expression> p<177> c<175> l<17:53> el<17:64>
                        n<> u<175> t<Constant_expression> p<176> c<174> l<17:53> el<17:64>
                          n<> u<174> t<Constant_primary> p<175> c<173> l<17:53> el<17:64>
                            n<> u<173> t<Primary_literal> p<174> c<172> l<17:53> el<17:64>
                              n<InitDefault> u<172> t<STRING_CONST> p<173> l<17:53> el<17:64>
          n<> u<183> t<Port_list> p<184> l<17:66> el<17:68>
        n<> u<207> t<Module_item> p<209> c<206> s<208> l<18:3> el<18:37>
          n<> u<206> t<Non_port_module_item> p<207> c<205> l<18:3> el<18:37>
            n<> u<205> t<Module_or_generate_item> p<206> c<204> l<18:3> el<18:37>
              n<> u<204> t<Module_instantiation> p<205> c<185> l<18:3> el<18:37>
                n<foo> u<185> t<STRING_CONST> p<204> s<198> l<18:3> el<18:6>
                n<> u<198> t<Parameter_value_assignment> p<204> c<197> s<203> l<18:7> el<18:31>
                  n<> u<197> t<Parameter_assignment_list> p<198> c<196> l<18:9> el<18:30>
                    n<> u<196> t<Named_parameter_assignment> p<197> c<186> l<18:9> el<18:30>
                      n<ResetValue> u<186> t<STRING_CONST> p<196> s<195> l<18:10> el<18:20>
                      n<> u<195> t<Param_expression> p<196> c<194> l<18:21> el<18:29>
                        n<> u<194> t<Mintypmax_expression> p<195> c<193> l<18:21> el<18:29>
                          n<> u<193> t<Expression> p<194> c<192> l<18:21> el<18:29>
                            n<> u<192> t<Primary> p<193> c<191> l<18:21> el<18:29>
                              n<> u<191> t<Complex_func_call> p<192> c<187> l<18:21> el<18:29>
                                n<Init> u<187> t<STRING_CONST> p<191> s<188> l<18:21> el<18:25>
                                n<key> u<188> t<STRING_CONST> p<191> s<190> l<18:26> el<18:29>
                                n<> u<190> t<Select> p<191> c<189> l<18:29> el<18:29>
                                  n<> u<189> t<Bit_select> p<190> l<18:29> el<18:29>
                n<> u<203> t<Hierarchical_instance> p<204> c<200> l<18:32> el<18:36>
                  n<> u<200> t<Name_of_instance> p<203> c<199> s<202> l<18:32> el<18:33>
                    n<f> u<199> t<STRING_CONST> p<200> l<18:32> el<18:33>
                  n<> u<202> t<Port_connection_list> p<203> c<201> l<18:35> el<18:35>
                    n<> u<201> t<Ordered_port_connection> p<202> l<18:35> el<18:35>
        n<> u<208> t<ENDMODULE> p<209> l<19:1> el<19:10>
    n<> u<228> t<Description> p<229> c<227> l<21:1> el<23:10>
      n<> u<227> t<Module_declaration> p<228> c<215> l<21:1> el<23:10>
        n<> u<215> t<Module_nonansi_header> p<227> c<211> s<225> l<21:1> el<21:14>
          n<module> u<211> t<Module_keyword> p<215> s<212> l<21:1> el<21:7>
          n<top> u<212> t<STRING_CONST> p<215> s<213> l<21:8> el<21:11>
          n<> u<213> t<Package_import_declaration_list> p<215> s<214> l<21:11> el<21:11>
          n<> u<214> t<Port_list> p<215> l<21:11> el<21:13>
        n<> u<225> t<Module_item> p<227> c<224> s<226> l<22:3> el<22:11>
          n<> u<224> t<Non_port_module_item> p<225> c<223> l<22:3> el<22:11>
            n<> u<223> t<Module_or_generate_item> p<224> c<222> l<22:3> el<22:11>
              n<> u<222> t<Module_instantiation> p<223> c<216> l<22:3> el<22:11>
                n<dut> u<216> t<STRING_CONST> p<222> s<221> l<22:3> el<22:6>
                n<> u<221> t<Hierarchical_instance> p<222> c<218> l<22:7> el<22:10>
                  n<> u<218> t<Name_of_instance> p<221> c<217> s<220> l<22:7> el<22:8>
                    n<d> u<217> t<STRING_CONST> p<218> l<22:7> el<22:8>
                  n<> u<220> t<Port_connection_list> p<221> c<219> l<22:9> el<22:9>
                    n<> u<219> t<Ordered_port_connection> p<220> l<22:9> el<22:9>
        n<> u<226> t<ENDMODULE> p<227> l<23:1> el<23:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv:1:1: No timescale set for "pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv:10:1: No timescale set for "foo2".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv:13:1: No timescale set for "foo".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv:17:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv:21:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv:1:1: Compile package "pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv:17:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv:13:1: Compile module "work@foo".
[INF:CP0303] ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv:10:1: Compile module "work@foo2".
[INF:CP0303] ${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv:21:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            4
Constant                                              13
Design                                                 1
Identifier                                             8
ImportTypespec                                         1
IntTypespec                                            9
LogicTypespec                                          3
Module                                                 5
ModuleTypespec                                         4
Operation                                              1
Package                                                1
ParamAssign                                            5
Parameter                                              5
Range                                                  3
RefModule                                              3
RefObj                                                 2
RefTypespec                                           21
SourceFile                                             1
StringTypespec                                         1
StructTypespec                                         1
TypedefTypespec                                        2
TypespecMember                                         1
UnsupportedTypespec                                    3
------------------------------------------------------------
Total:                                                98
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StructUnsizedVal/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pkg), line:1:9, endln:1:12
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
    |vpiName:pkg
  |vpiParameter:
  \_Parameter: (pkg::Width), line:2:17, endln:2:32
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
    |vpiTypespec:
    \_RefTypespec: (pkg::Width), line:2:13, endln:2:16
      |vpiParent:
      \_Parameter: (pkg::Width), line:2:17, endln:2:32
      |vpiFullName:pkg::Width
      |vpiActual:
      \_IntTypespec: , line:2:13, endln:2:16
    |vpiName:Width
    |vpiFullName:pkg::Width
  |vpiParameter:
  \_Parameter: (pkg::InitDefault), line:7:21, endln:7:37
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
    |vpiTypespec:
    \_RefTypespec: (pkg::InitDefault::init_t), line:7:14, endln:7:20
      |vpiParent:
      \_Parameter: (pkg::InitDefault), line:7:21, endln:7:37
      |vpiName:init_t
      |vpiFullName:pkg::InitDefault::init_t
      |vpiActual:
      \_TypedefTypespec: (pkg::init_t), line:6:5, endln:6:11
    |vpiName:InitDefault
    |vpiFullName:pkg::InitDefault
    |vpiLocalParam:1
  |vpiParamAssign:
  \_ParamAssign: , line:2:17, endln:2:32
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
    |vpiLhs:
    \_Parameter: (pkg::Width), line:2:17, endln:2:32
    |vpiRhs:
    \_Constant: , line:2:30, endln:2:32
      |vpiParent:
      \_ParamAssign: , line:2:17, endln:2:32
      |vpiTypespec:
      \_RefTypespec: (pkg), line:2:30, endln:2:32
        |vpiParent:
        \_Constant: , line:2:30, endln:2:32
        |vpiFullName:pkg
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:64
      |vpiValue:64
  |vpiParamAssign:
  \_ParamAssign: , line:7:21, endln:7:37
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
    |vpiLhs:
    \_Parameter: (pkg::InitDefault), line:7:21, endln:7:37
    |vpiRhs:
    \_Constant: , line:7:35, endln:7:37
      |vpiParent:
      \_ParamAssign: , line:7:21, endln:7:37
      |vpiTypespec:
      \_RefTypespec: (pkg), line:7:35, endln:7:37
        |vpiParent:
        \_Constant: , line:7:35, endln:7:37
        |vpiFullName:pkg
        |vpiActual:
        \_BitTypespec: 
      |vpiConstType:3
      |vpiSize:-1
      |vpiDecompile:'1
      |vpiValue:1
  |vpiTypespec:
  \_IntTypespec: , line:2:13, endln:2:16
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
    |vpiSigned:1
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
  |vpiTypespec:
  \_LogicTypespec: , line:3:11, endln:3:16
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
    |vpiRange:
    \_Range: , line:3:17, endln:3:28
      |vpiParent:
      \_LogicTypespec: , line:3:11, endln:3:16
      |vpiLeftRange:
      \_Operation: , line:3:18, endln:3:25
        |vpiParent:
        \_Range: , line:3:17, endln:3:28
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (pkg::Width), line:3:18, endln:3:23
          |vpiParent:
          \_Operation: , line:3:18, endln:3:25
          |vpiName:Width
          |vpiFullName:pkg::Width
          |vpiActual:
          \_Parameter: (pkg::Width), line:2:17, endln:2:32
        |vpiOperand:
        \_Constant: , line:3:24, endln:3:25
          |vpiParent:
          \_Operation: , line:3:18, endln:3:25
          |vpiTypespec:
          \_RefTypespec: (pkg), line:3:24, endln:3:25
            |vpiParent:
            \_Constant: , line:3:24, endln:3:25
            |vpiFullName:pkg
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
      |vpiRightRange:
      \_Constant: , line:3:26, endln:3:27
        |vpiParent:
        \_Range: , line:3:17, endln:3:28
        |vpiTypespec:
        \_RefTypespec: (pkg), line:3:26, endln:3:27
          |vpiParent:
          \_Constant: , line:3:26, endln:3:27
          |vpiFullName:pkg
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_TypedefTypespec: (pkg::key), line:3:31, endln:3:34
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
    |vpiName:
    \_Identifier: (pkg::key), line:3:31, endln:3:34
      |vpiParent:
      \_TypedefTypespec: (pkg::key), line:3:31, endln:3:34
      |vpiName:pkg::key
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::key), line:3:11, endln:3:16
      |vpiParent:
      \_TypedefTypespec: (pkg::key), line:3:31, endln:3:34
      |vpiFullName:pkg::key
      |vpiActual:
      \_LogicTypespec: , line:3:11, endln:3:16
  |vpiTypespec:
  \_TypedefTypespec: (pkg::init_t), line:6:5, endln:6:11
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
    |vpiName:
    \_Identifier: (pkg::init_t), line:6:5, endln:6:11
      |vpiParent:
      \_TypedefTypespec: (pkg::init_t), line:6:5, endln:6:11
      |vpiName:pkg::init_t
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::init_t), line:4:11, endln:6:4
      |vpiParent:
      \_TypedefTypespec: (pkg::init_t), line:6:5, endln:6:11
      |vpiFullName:pkg::init_t
      |vpiActual:
      \_StructTypespec: , line:4:11, endln:6:4
  |vpiTypespec:
  \_StructTypespec: , line:4:11, endln:6:4
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (key), line:5:11, endln:5:14
      |vpiParent:
      \_StructTypespec: , line:4:11, endln:6:4
      |vpiName:key
      |vpiTypespec:
      \_RefTypespec: (pkg::key::key), line:5:5, endln:5:8
        |vpiParent:
        \_TypespecMember: (key), line:5:11, endln:5:14
        |vpiName:key
        |vpiFullName:pkg::key::key
        |vpiActual:
        \_TypedefTypespec: (pkg::key), line:3:31, endln:3:34
  |vpiTypespec:
  \_BitTypespec: 
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:1:1, endln:8:11
  |vpiImportTypespec:
  \_IntTypespec: , line:2:13, endln:2:16
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:11, endln:3:16
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::key), line:3:31, endln:3:34
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::init_t), line:6:5, endln:6:11
  |vpiImportTypespec:
  \_StructTypespec: , line:4:11, endln:6:4
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiDefName:pkg
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:17:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut), line:17:8, endln:17:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:17:1, endln:19:10
    |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.Init), line:17:46, endln:17:64
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:17:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.Init.init_t), line:17:39, endln:17:45
      |vpiParent:
      \_Parameter: (work@dut.Init), line:17:46, endln:17:64
      |vpiName:init_t
      |vpiFullName:work@dut.Init.init_t
      |vpiActual:
      \_TypedefTypespec: (pkg::init_t), line:6:5, endln:6:11
    |vpiName:Init
    |vpiFullName:work@dut.Init
  |vpiParamAssign:
  \_ParamAssign: , line:17:46, endln:17:64
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:17:1, endln:19:10
    |vpiLhs:
    \_Parameter: (work@dut.Init), line:17:46, endln:17:64
    |vpiRhs:
    \_RefObj: (work@dut.InitDefault), line:17:53, endln:17:64
      |vpiParent:
      \_ParamAssign: , line:17:46, endln:17:64
      |vpiName:InitDefault
      |vpiFullName:work@dut.InitDefault
      |vpiActual:
      \_Parameter: (pkg::InitDefault), line:7:21, endln:7:37
  |vpiTypespec:
  \_ImportTypespec: (pkg), line:17:19, endln:17:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:17:1, endln:19:10
    |vpiName:
    \_Identifier: (pkg), line:17:19, endln:17:22
      |vpiParent:
      \_ImportTypespec: (pkg), line:17:19, endln:17:25
      |vpiName:pkg
    |vpiImportTypespecItem:
    \_Constant: , line:17:19, endln:17:25
      |vpiParent:
      \_ImportTypespec: (pkg), line:17:19, endln:17:25
      |vpiTypespec:
      \_RefTypespec: (work@dut.pkg), line:17:19, endln:17:25
        |vpiParent:
        \_Constant: , line:17:19, endln:17:25
        |vpiFullName:work@dut.pkg
        |vpiActual:
        \_StringTypespec: 
      |vpiConstType:6
      |vpiSize:8
      |vpiDecompile:*
      |vpiValue:*
  |vpiTypespec:
  \_StringTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:17:1, endln:19:10
  |vpiTypespec:
  \_ModuleTypespec: (work@foo)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@foo
    |vpiModule:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:13:1, endln:15:10
  |vpiImportTypespec:
  \_ImportTypespec: (pkg), line:17:19, endln:17:25
  |vpiImportTypespec:
  \_StringTypespec: 
  |vpiDefName:work@dut
  |vpiRefModule:
  \_RefModule: work@foo (f), line:18:3, endln:18:6
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:17:1, endln:19:10
    |vpiName:f
    |vpiDefName:work@foo
    |vpiActual:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:13:1, endln:15:10
|vpiAllModules:
\_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:13:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@foo), line:13:8, endln:13:11
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:13:1, endln:15:10
    |vpiName:work@foo
  |vpiParameter:
  \_Parameter: (work@foo.ResetValue), line:13:37, endln:13:52
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:13:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.ResetValue), line:13:24, endln:13:36
      |vpiParent:
      \_Parameter: (work@foo.ResetValue), line:13:37, endln:13:52
      |vpiFullName:work@foo.ResetValue
      |vpiActual:
      \_LogicTypespec: , line:13:24, endln:13:29
    |vpiName:ResetValue
    |vpiFullName:work@foo.ResetValue
  |vpiParamAssign:
  \_ParamAssign: , line:13:37, endln:13:52
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:13:1, endln:15:10
    |vpiLhs:
    \_Parameter: (work@foo.ResetValue), line:13:37, endln:13:52
    |vpiRhs:
    \_Constant: , line:13:50, endln:13:52
      |vpiParent:
      \_ParamAssign: , line:13:37, endln:13:52
      |vpiTypespec:
      \_RefTypespec: (work@foo), line:13:50, endln:13:52
        |vpiParent:
        \_Constant: , line:13:50, endln:13:52
        |vpiFullName:work@foo
        |vpiActual:
        \_BitTypespec: 
      |vpiConstType:3
      |vpiSize:-1
      |vpiDecompile:'0
      |vpiValue:0
  |vpiTypespec:
  \_LogicTypespec: , line:13:24, endln:13:29
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:13:1, endln:15:10
    |vpiRange:
    \_Range: , line:13:30, endln:13:36
      |vpiParent:
      \_LogicTypespec: , line:13:24, endln:13:29
      |vpiLeftRange:
      \_Constant: , line:13:31, endln:13:33
        |vpiParent:
        \_Range: , line:13:30, endln:13:36
        |vpiTypespec:
        \_RefTypespec: (work@foo), line:13:31, endln:13:33
          |vpiParent:
          \_Constant: , line:13:31, endln:13:33
          |vpiFullName:work@foo
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:63
        |vpiValue:63
      |vpiRightRange:
      \_Constant: , line:13:34, endln:13:35
        |vpiParent:
        \_Range: , line:13:30, endln:13:36
        |vpiTypespec:
        \_RefTypespec: (work@foo), line:13:34, endln:13:35
          |vpiParent:
          \_Constant: , line:13:34, endln:13:35
          |vpiFullName:work@foo
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:13:1, endln:15:10
  |vpiTypespec:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:13:1, endln:15:10
  |vpiTypespec:
  \_ModuleTypespec: (work@foo2)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@foo2
    |vpiModule:
    \_Module: work@foo2 (work@foo2), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:10:1, endln:11:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:24, endln:13:29
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiDefName:work@foo
  |vpiRefModule:
  \_RefModule: work@foo2 (f), line:14:3, endln:14:7
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:13:1, endln:15:10
    |vpiName:f
    |vpiDefName:work@foo2
    |vpiActual:
    \_Module: work@foo2 (work@foo2), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:10:1, endln:11:10
|vpiAllModules:
\_Module: work@foo2 (work@foo2), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:10:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@foo2), line:10:8, endln:10:12
    |vpiParent:
    \_Module: work@foo2 (work@foo2), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:10:1, endln:11:10
    |vpiName:work@foo2
  |vpiParameter:
  \_Parameter: (work@foo2.ResetValue), line:10:38, endln:10:53
    |vpiParent:
    \_Module: work@foo2 (work@foo2), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:10:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@foo2.ResetValue), line:10:25, endln:10:37
      |vpiParent:
      \_Parameter: (work@foo2.ResetValue), line:10:38, endln:10:53
      |vpiFullName:work@foo2.ResetValue
      |vpiActual:
      \_LogicTypespec: , line:10:25, endln:10:30
    |vpiName:ResetValue
    |vpiFullName:work@foo2.ResetValue
  |vpiParamAssign:
  \_ParamAssign: , line:10:38, endln:10:53
    |vpiParent:
    \_Module: work@foo2 (work@foo2), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:10:1, endln:11:10
    |vpiLhs:
    \_Parameter: (work@foo2.ResetValue), line:10:38, endln:10:53
    |vpiRhs:
    \_Constant: , line:10:51, endln:10:53
      |vpiParent:
      \_ParamAssign: , line:10:38, endln:10:53
      |vpiTypespec:
      \_RefTypespec: (work@foo2), line:10:51, endln:10:53
        |vpiParent:
        \_Constant: , line:10:51, endln:10:53
        |vpiFullName:work@foo2
        |vpiActual:
        \_BitTypespec: 
      |vpiConstType:3
      |vpiSize:-1
      |vpiDecompile:'0
      |vpiValue:0
  |vpiTypespec:
  \_LogicTypespec: , line:10:25, endln:10:30
    |vpiParent:
    \_Module: work@foo2 (work@foo2), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:10:1, endln:11:10
    |vpiRange:
    \_Range: , line:10:31, endln:10:37
      |vpiParent:
      \_LogicTypespec: , line:10:25, endln:10:30
      |vpiLeftRange:
      \_Constant: , line:10:32, endln:10:34
        |vpiParent:
        \_Range: , line:10:31, endln:10:37
        |vpiTypespec:
        \_RefTypespec: (work@foo2), line:10:32, endln:10:34
          |vpiParent:
          \_Constant: , line:10:32, endln:10:34
          |vpiFullName:work@foo2
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:63
        |vpiValue:63
      |vpiRightRange:
      \_Constant: , line:10:35, endln:10:36
        |vpiParent:
        \_Range: , line:10:31, endln:10:37
        |vpiTypespec:
        \_RefTypespec: (work@foo2), line:10:35, endln:10:36
          |vpiParent:
          \_Constant: , line:10:35, endln:10:36
          |vpiFullName:work@foo2
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@foo2 (work@foo2), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:10:1, endln:11:10
  |vpiTypespec:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@foo2 (work@foo2), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:10:1, endln:11:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:25, endln:10:30
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiDefName:work@foo2
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:21:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:21:8, endln:21:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:21:1, endln:23:10
    |vpiName:work@top
  |vpiTypespec:
  \_ModuleTypespec: (work@dut)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@dut
    |vpiModule:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:17:1, endln:19:10
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@dut (d), line:22:3, endln:22:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:21:1, endln:23:10
    |vpiName:d
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:17:1, endln:19:10
|vpiTypespec:
\_ModuleTypespec: (work@dut)
|vpiTypespec:
\_ModuleTypespec: (work@foo)
|vpiTypespec:
\_ModuleTypespec: (work@foo2)
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StructUnsizedVal/dut.sv, line:21:1, endln:23:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
