// Seed: 3430771802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = (0);
  assign id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    input uwire id_8,
    input wire id_9,
    output wor id_10,
    output wire id_11,
    output tri1 id_12,
    output supply1 id_13,
    input wor id_14,
    output wor id_15,
    input uwire id_16
);
  assign id_10 = id_4;
  integer id_18;
  module_0(
      id_18, id_18, id_18, id_18
  );
  assign id_12 = 1;
endmodule
