#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  1 12:45:59 2019
# Process ID: 3508
# Current directory: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16184 C:\Users\Jon\Desktop\capstone\RISC-V-Processor\terminal\terminal.xpr
# Log file: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/vivado.log
# Journal file: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.xpr
INFO: [Project 1-313] Project file moved from 'D:/Alex/Documents/RISC-V-Processor/terminal' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.ip_user_files', nor could it be found using path 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-2
Top: terminal_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 799.766 ; gain = 68.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'terminal_top' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
INFO: [Synth 8-3491] module 'clock_div' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'fontROM' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (4#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-3491] module 'pixel_selector' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:5' bound to instance 'PixelSelect' of component 'pixel_selector' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
INFO: [Synth 8-638] synthesizing module 'pixel_selector' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:16]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
WARNING: [Synth 8-614] signal 'strip' is read in the process but is not in the sensitivity list [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pixel_selector' (5#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
INFO: [Synth 8-3491] module 'Font_Rom_Addr_Gen' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:34' bound to instance 'Font_Addr_Gen' of component 'Font_Rom_Addr_Gen' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Font_Rom_Addr_Gen' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom_Addr_Gen' (6#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'terminal_top' (7#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[9]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[8]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[7]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[6]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[5]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[9]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[8]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[7]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[6]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[5]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[9]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[8]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[7]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[6]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[5]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[2]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[1]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[0]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[31]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[30]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[29]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[28]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[27]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[26]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[25]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[24]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[23]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[22]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[21]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[20]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[19]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[18]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[17]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[16]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[15]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[14]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[13]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[12]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[11]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[10]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[9]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[8]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[7]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[6]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[5]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[4]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[3]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[1]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 822.832 ; gain = 91.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 822.832 ; gain = 91.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 822.832 ; gain = 91.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1167.066 ; gain = 435.379
24 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1167.066 ; gain = 435.379
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1180.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'terminal_top' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
INFO: [Synth 8-3491] module 'clock_div' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fontROM' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (4#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-3491] module 'pixel_selector' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:5' bound to instance 'PixelSelect' of component 'pixel_selector' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:159]
INFO: [Synth 8-638] synthesizing module 'pixel_selector' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:16]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
WARNING: [Synth 8-614] signal 'strip' is read in the process but is not in the sensitivity list [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pixel_selector' (5#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
INFO: [Synth 8-3491] module 'Font_Rom_Addr_Gen' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:34' bound to instance 'Font_Addr_Gen' of component 'Font_Rom_Addr_Gen' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Font_Rom_Addr_Gen' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom_Addr_Gen' (6#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-3491] module 'character_memaddress' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:7' bound to instance 'addressgenerator' of component 'character_memaddress' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:175]
INFO: [Synth 8-638] synthesizing module 'character_memaddress' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'character_memaddress' (7#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'terminal_top' (8#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[2]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[1]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[0]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[3]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[2]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[1]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[0]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[9]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[8]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[7]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[6]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[5]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[9]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[8]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[7]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[6]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[5]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[9]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[8]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[7]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[6]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[5]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[2]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[1]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[0]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[31]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[30]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[29]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[28]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[27]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[26]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[25]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[24]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[23]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[22]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[21]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[20]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[19]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[18]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[17]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[16]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[15]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[14]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[13]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[12]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[11]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[10]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[9]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[8]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[7]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[6]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[5]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[4]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[3]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[1]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1216.840 ; gain = 36.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1216.840 ; gain = 36.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1216.840 ; gain = 36.488
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 19 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1249.828 ; gain = 69.477
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1293.121 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near ) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:44]
ERROR: [Synth 8-2715] syntax error near begin [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1313.254 ; gain = 20.133
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1313.254 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] addr is not declared [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:63]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1313.727 ; gain = 0.473
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1322.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'terminal_top' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
INFO: [Synth 8-3491] module 'clock_div' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fontROM' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:144]
ERROR: [Synth 8-3493] module 'pixel_pusher' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' does not have matching formal port for component port 'addr' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:144]
ERROR: [Synth 8-285] failed synthesizing module 'terminal_top' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1344.672 ; gain = 22.672
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'terminal_top' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
INFO: [Synth 8-3491] module 'clock_div' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fontROM' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (4#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-3491] module 'pixel_selector' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:5' bound to instance 'PixelSelect' of component 'pixel_selector' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:158]
INFO: [Synth 8-638] synthesizing module 'pixel_selector' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:16]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
WARNING: [Synth 8-614] signal 'strip' is read in the process but is not in the sensitivity list [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pixel_selector' (5#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
INFO: [Synth 8-3491] module 'Font_Rom_Addr_Gen' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:34' bound to instance 'Font_Addr_Gen' of component 'Font_Rom_Addr_Gen' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Font_Rom_Addr_Gen' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom_Addr_Gen' (6#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-3491] module 'character_memaddress' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:7' bound to instance 'addressgenerator' of component 'character_memaddress' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:174]
INFO: [Synth 8-638] synthesizing module 'character_memaddress' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'character_memaddress' (7#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'terminal_top' (8#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[2]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[1]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[0]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[3]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[2]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[1]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[0]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[9]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[8]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[7]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[6]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[5]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[9]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[8]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[7]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[6]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[5]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vs
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[9]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[8]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[7]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[6]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[5]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[2]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[1]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[0]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[31]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[30]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[29]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[28]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[27]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[26]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[25]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[24]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[23]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[22]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[21]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[20]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[19]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[18]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[17]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[16]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[15]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[14]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[13]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[12]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[11]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[10]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[9]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[8]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[7]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[6]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[5]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[4]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[3]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[1]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.895 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 19 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.750 ; gain = 11.855
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.563 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'terminal_top' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
INFO: [Synth 8-3491] module 'clock_div' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fontROM' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (4#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-3491] module 'pixel_selector' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:5' bound to instance 'PixelSelect' of component 'pixel_selector' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:158]
INFO: [Synth 8-638] synthesizing module 'pixel_selector' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:16]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
WARNING: [Synth 8-614] signal 'strip' is read in the process but is not in the sensitivity list [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pixel_selector' (5#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
INFO: [Synth 8-3491] module 'Font_Rom_Addr_Gen' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:34' bound to instance 'Font_Addr_Gen' of component 'Font_Rom_Addr_Gen' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Font_Rom_Addr_Gen' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom_Addr_Gen' (6#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-3491] module 'character_memaddress' declared at 'C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:7' bound to instance 'address_generator' of component 'character_memaddress' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:174]
INFO: [Synth 8-638] synthesizing module 'character_memaddress' [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'character_memaddress' (7#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/character_memaddress.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'terminal_top' (8#1) [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[2]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[1]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port hcount[0]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[3]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[2]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[1]
WARNING: [Synth 8-3331] design character_memaddress has unconnected port vcount[0]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[9]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[8]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[7]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[6]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[5]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[9]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[8]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[7]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[6]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[5]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vs
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[9]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[8]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[7]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[6]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[5]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[2]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[1]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[0]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[31]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[30]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[29]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[28]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[27]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[26]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[25]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[24]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[23]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[22]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[21]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[20]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[19]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[18]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[17]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[16]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[15]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[14]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[13]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[12]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[11]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[10]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[9]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[8]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[7]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[6]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[5]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[4]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[3]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[1]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.563 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.563 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.563 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 19 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.543 ; gain = 5.980
launch_runs synth_1 -jobs 5
[Mon Apr  1 16:18:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.runs/synth_1/runme.log
launch_runs impl_1 -jobs 5
[Mon Apr  1 16:20:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/terminal/terminal.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1807.027 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1807.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1807.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1824.500 ; gain = 334.434
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 16:29:04 2019...
