# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5 -DCOCOTB_SIM=1 --top-module apbtodescr --vpi --public-flat-rw --prefix Vtop -o apbtodescr -LDFLAGS -Wl,-rpath,/mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/libs -L/mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator -Wno-TIMESCALEMOD --coverage --coverage-line --coverage-toggle --coverage-underscore -I/mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/includes -I/mnt/data/github/rtldesignsherpa/rtl/amba/includes -GADDR_WIDTH=32 -GDATA_WIDTH=32 -GNUM_CHANNELS=8 /mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /mnt/data/github/rtldesignsherpa/rtl/amba/includes/monitor_common_pkg.sv /mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/includes/stream_pkg.sv /mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/fub/apbtodescr.sv"
T      3724 217976772  1769273317   917468080  1769273317   917468080 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop.cpp"
T      4095 217976771  1769273317   917406628  1769273317   917406628 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop.h"
T      2342 217976807  1769273317   920687420  1769273317   920687420 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop.mk"
T       669 217976770  1769273317   917333199  1769273317   917333199 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop__Dpi.cpp"
T       520 217976769  1769273317   917307690  1769273317   917307690 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop__Dpi.h"
T     15708 217976767  1769273317   917213670  1769273317   917213670 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop__Syms.cpp"
T      1510 217976768  1769273317   917279198  1769273317   917279198 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop__Syms.h"
T      5070 217976774  1769273317   917588931  1769273317   917588931 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop___024root.h"
T    136536 217976781  1769273317   919233628  1769273317   919233628 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop___024root__DepSet_h84412442__0.cpp"
T     57001 217976779  1769273317   918214255  1769273317   918214255 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      7223 217976782  1769273317   920152812  1769273317   920152812 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     10910 217976780  1769273317   918233634  1769273317   918233634 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      1662 217976778  1769273317   917756231  1769273317   917756231 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop___024root__Slow.cpp"
T       849 217976775  1769273317   917622721  1769273317   917622721 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop___024unit.h"
T       939 217976784  1769273317   920250457  1769273317   920250457 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop___024unit__DepSet_hff17caec__0__Slow.cpp"
T      1407 217976783  1769273317   920210658  1769273317   920210658 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop___024unit__Slow.cpp"
T       773 217976773  1769273317   917497384  1769273317   917497384 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop__pch.h"
T      5243 217976808  1769273317   920687420  1769273317   920687420 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop__ver.d"
T         0        0  1769273317   920687420  1769273317   920687420 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop__verFiles.dat"
T      2012 217976806  1769273317   920636855  1769273317   920636855 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop_classes.mk"
T      1824 217976776  1769273317   917665515  1769273317   917665515 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop_monitor_common_pkg.h"
T      6270 217976786  1769273317   920410867  1769273317   920410867 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop_monitor_common_pkg__DepSet_h5ace3e83__0__Slow.cpp"
T       559 217976787  1769273317   920448423  1769273317   920448423 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop_monitor_common_pkg__DepSet_h8e44846e__0__Slow.cpp"
T      2607 217976785  1769273317   920308444  1769273317   920308444 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop_monitor_common_pkg__Slow.cpp"
T      2007 217976777  1769273317   917709270  1769273317   917709270 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop_stream_pkg.h"
T      2106 217976804  1769273317   920558538  1769273317   920558538 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop_stream_pkg__DepSet_h289b305e__0__Slow.cpp"
T       527 217976805  1769273317   920589664  1769273317   920589664 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop_stream_pkg__DepSet_h801792c1__0__Slow.cpp"
T      2551 217976803  1769273317   920507441  1769273317   920507441 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5/Vtop_stream_pkg__Slow.cpp"
S     14796 217979267  1764476598   693990221  1764476598   687660531 "/mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/fub/apbtodescr.sv"
S       781 217976331  1766640818   870747852  1766640818   845747966 "/mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/includes/stream_imports.svh"
S      7615 217976675  1763596000   649394660  1763596000   649394660 "/mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/includes/stream_pkg.sv"
S      9449 217743695  1766342313   142677775  1766342313   126677840 "/mnt/data/github/rtldesignsherpa/rtl/amba/includes/monitor_common_pkg.sv"
S      2111 217717637  1761190937   299835436  1761108129   499722081 "/mnt/data/github/rtldesignsherpa/rtl/amba/includes/reset_defs.svh"
S  15603576 88081651  1759380658   564733695  1759380658   564733695 "/usr/local/share/verilator/bin/verilator_bin"
S      5218 88081708  1759380658   689345541  1759380658   689345541 "/usr/local/share/verilator/include/verilated_std.sv"
