/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [22:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_50z;
  wire [6:0] celloutsig_0_54z;
  wire [6:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [31:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = !(in_data[17] ? celloutsig_0_1z : celloutsig_0_8z);
  assign celloutsig_0_39z = ~(celloutsig_0_13z | celloutsig_0_26z);
  assign celloutsig_0_1z = ~(in_data[3] | in_data[79]);
  assign celloutsig_0_21z = ~(celloutsig_0_10z | celloutsig_0_13z);
  assign celloutsig_0_25z = ~(celloutsig_0_11z | celloutsig_0_21z);
  assign celloutsig_0_27z = ~(celloutsig_0_20z[4] | celloutsig_0_18z);
  assign celloutsig_0_22z = celloutsig_0_18z | celloutsig_0_21z;
  assign celloutsig_0_24z = celloutsig_0_13z | celloutsig_0_16z[10];
  assign celloutsig_0_17z = { celloutsig_0_4z[6:0], celloutsig_0_0z, celloutsig_0_11z } + { celloutsig_0_3z[3], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[67:65] + in_data[80:78];
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 12'h000;
    else _00_ <= celloutsig_0_17z[15:4];
  assign celloutsig_0_5z = celloutsig_0_0z[13:4] && { celloutsig_0_0z[14:13], celloutsig_0_4z };
  assign celloutsig_0_14z = in_data[68:62] && { celloutsig_0_6z[8:3], celloutsig_0_10z };
  assign celloutsig_0_33z = { _00_[8:0], celloutsig_0_19z } * { _00_[3], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_4z = { celloutsig_1_1z[0], celloutsig_1_1z } * { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z[3:1] = celloutsig_0_0z[1] ? celloutsig_0_0z[9:7] : { celloutsig_0_2z[1:0], celloutsig_0_1z };
  assign celloutsig_0_42z = celloutsig_0_39z ? celloutsig_0_33z[3:1] : { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_1_8z = celloutsig_1_7z[3] ? { celloutsig_1_1z[4:1], celloutsig_1_1z } : { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_7z = celloutsig_0_0z[1] ? celloutsig_0_6z[5:1] : celloutsig_0_6z[4:0];
  assign celloutsig_0_12z = celloutsig_0_10z ? celloutsig_0_6z[10:6] : { celloutsig_0_0z[6:5], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_0z[13:4], celloutsig_0_2z } != { celloutsig_0_7z[4:3], celloutsig_0_6z };
  assign celloutsig_0_55z = ~ { celloutsig_0_37z, celloutsig_0_2z };
  assign celloutsig_1_7z = ~ { in_data[189:188], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_18z = celloutsig_0_13z & celloutsig_0_0z[12];
  assign celloutsig_0_19z = celloutsig_0_2z[2] & celloutsig_0_4z[3];
  assign celloutsig_1_1z = { in_data[111:108], celloutsig_1_0z } <<< in_data[109:105];
  assign celloutsig_0_6z = in_data[84:74] <<< in_data[94:84];
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } <<< { celloutsig_1_4z[1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_8z[2:1], celloutsig_1_5z } <<< celloutsig_1_6z[2:0];
  assign celloutsig_0_34z = { celloutsig_0_16z[6], celloutsig_0_24z, celloutsig_0_27z } >>> { celloutsig_0_17z[19:18], celloutsig_0_19z };
  assign celloutsig_0_37z = { in_data[58:57], celloutsig_0_18z, celloutsig_0_13z } >>> { celloutsig_0_6z[4], celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_0_54z = celloutsig_0_50z[10:4] >>> { celloutsig_0_33z[2:1], celloutsig_0_22z, celloutsig_0_38z, celloutsig_0_34z };
  assign celloutsig_1_2z = { in_data[187:181], celloutsig_1_0z } >>> in_data[191:184];
  assign celloutsig_0_9z = { celloutsig_0_0z[14:2], celloutsig_0_3z[3:1], celloutsig_0_1z } >>> { celloutsig_0_5z, celloutsig_0_3z[3:1], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_50z = { _00_[10:5], celloutsig_0_3z[3:1], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_42z } - { celloutsig_0_20z[7:3], celloutsig_0_4z, celloutsig_0_38z };
  assign celloutsig_0_16z = { celloutsig_0_6z[7:1], celloutsig_0_1z, celloutsig_0_4z } - { in_data[28:16], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_4z = { in_data[91], celloutsig_0_2z, celloutsig_0_3z[3:1], celloutsig_0_1z } ~^ { in_data[93:92], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_0z[14:11], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_8z } ~^ { celloutsig_0_6z[9:5], celloutsig_0_2z, celloutsig_0_18z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 15'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[62:48];
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_18z[1:0], celloutsig_1_5z };
  assign celloutsig_0_38z = ~((_00_[7] & celloutsig_0_21z) | (celloutsig_0_33z[2] & celloutsig_0_15z));
  assign celloutsig_1_0z = ~((in_data[154] & in_data[156]) | (in_data[168] & in_data[108]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[3] & celloutsig_1_0z) | (in_data[189] & celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_0z) | (celloutsig_1_0z & in_data[189]));
  assign celloutsig_0_11z = ~((celloutsig_0_10z & celloutsig_0_7z[1]) | (celloutsig_0_0z[3] & celloutsig_0_9z[4]));
  assign celloutsig_0_13z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_8z & celloutsig_0_8z));
  assign celloutsig_0_15z = ~((celloutsig_0_2z[1] & celloutsig_0_6z[6]) | (celloutsig_0_0z[5] & celloutsig_0_1z));
  assign celloutsig_0_23z = ~((celloutsig_0_22z & celloutsig_0_21z) | (celloutsig_0_12z[1] & celloutsig_0_10z));
  assign celloutsig_0_26z = ~((celloutsig_0_16z[12] & celloutsig_0_0z[12]) | (in_data[46] & celloutsig_0_23z));
  assign celloutsig_0_3z[0] = celloutsig_0_1z;
  assign { out_data[130:128], out_data[98:96], out_data[38:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
