

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s'
================================================================
* Date:           Wed Apr 10 16:34:05 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       32|       32| 0.160 us | 0.160 us |   13|   13| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_746  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s_fu_766  |reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s  |        1|        1| 5.000 ns | 5.000 ns |    2|    2| function |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      1|       0|    1421|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|      76|     995|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     459|    -|
|Register         |        -|      -|    1292|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      1|    1368|    2875|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP48E| FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_746  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  39|  656|    0|
    |grp_reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s_fu_766  |reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  37|  339|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+
    |Total                                                                 |                                                           |        0|      0|  76|  995|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_exp_tabxdS  |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_invert_yd2  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_699_p2                     |     *    |      1|  0|   6|          17|          18|
    |p_Val2_22_fu_2279_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_26_fu_2368_p2              |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_2354_p2                |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_2265_p2                  |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_10_fu_1539_p2          |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_11_fu_1594_p2          |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_12_fu_1649_p2          |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_1_fu_1044_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_1099_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_1154_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_1209_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_5_fu_1264_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_6_fu_1319_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_7_fu_1374_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_8_fu_1429_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_9_fu_1484_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_989_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_10_fu_1567_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_11_fu_1622_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_12_fu_1677_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1_fu_1072_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_1127_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_1182_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_1237_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_1292_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1347_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1402_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1457_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1512_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_1017_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op467         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op47          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_2388_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_2298_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_960_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_11_fu_972_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_1_fu_844_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_884_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_850_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_856_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_908_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_922_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_862_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_868_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_9_fu_946_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_838_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1585_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1640_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_1695_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_2316_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_14_fu_2406_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_1090_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_1145_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_1200_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_1255_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1310_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1365_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1420_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1475_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1530_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1035_p2               |    or    |      0|  0|   2|           1|           1|
    |p_Val2_23_fu_2338_p3              |  select  |      0|  0|  19|           1|          18|
    |select_ln340_10_fu_1886_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_12_fu_1920_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_14_fu_1954_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_16_fu_1988_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_18_fu_2022_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_20_fu_2056_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_22_fu_2090_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_24_fu_2124_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_26_fu_2322_p3        |  select  |      0|  0|  19|           1|          17|
    |select_ln340_28_fu_2422_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_1750_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_1784_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_1818_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_1852_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_1711_p3           |  select  |      0|  0|  10|           1|           9|
    |select_ln388_10_fu_2064_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_11_fu_2098_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_12_fu_2132_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_13_fu_2330_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_14_fu_2430_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_1_fu_1758_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_1792_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_1826_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_1860_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_1894_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_6_fu_1928_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_7_fu_1962_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_8_fu_1996_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_9_fu_2030_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_1719_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln65_10_fu_965_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_1_fu_879_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_2_fu_890_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_898_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_4_fu_903_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_5_fu_914_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_6_fu_928_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_7_fu_936_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_8_fu_941_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_9_fu_952_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_874_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_976_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_10_fu_2072_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_11_fu_2106_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_12_fu_2140_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_13_fu_2438_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_1_fu_1766_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_1800_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_1834_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_1868_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_1902_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_6_fu_1936_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_7_fu_1970_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_8_fu_2004_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_9_fu_2038_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_1727_p3                    |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_1579_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_11_fu_1634_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_12_fu_1689_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_13_fu_1023_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_1078_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_1133_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_1188_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_1243_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_1298_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_1353_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_1084_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_20_fu_1408_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_21_fu_1463_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_22_fu_1518_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_23_fu_1573_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_24_fu_1628_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_25_fu_1683_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_26_fu_2304_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_27_fu_2310_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_28_fu_2394_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_29_fu_2400_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_1139_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_1194_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_1249_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_1304_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_1359_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_1414_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1469_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1524_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_1029_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_1561_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_1616_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_1671_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_2292_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_14_fu_2382_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_1066_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_1121_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_1176_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1231_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1286_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1341_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1396_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1451_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_1506_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_1011_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0|1421|         642|        1283|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                       Name                                      | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                        |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter0                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                          |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n                                                           |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n                                                           |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n                                                           |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                                                            |   9|          2|    1|          2|
    |exp_table1_address0                                                              |  59|         14|   10|        140|
    |grp_fu_699_p0                                                                    |  59|         14|   17|        238|
    |grp_fu_699_p1                                                                    |  15|          3|   18|         54|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_746_x_V_offset  |  15|          3|    5|         15|
    |res_V_data_0_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                                                            |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                                                            |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                                                            |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                                                             |   9|          2|    1|          2|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                            | 459|        104|   79|        517|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                            |   1|   0|    1|          0|
    |data_array_0_V_reg_2590                                                            |  16|   0|   16|          0|
    |data_array_10_V_reg_2650                                                           |  16|   0|   16|          0|
    |data_array_11_V_reg_2656                                                           |  16|   0|   16|          0|
    |data_array_12_V_reg_2662                                                           |  16|   0|   16|          0|
    |data_array_1_V_reg_2596                                                            |  16|   0|   16|          0|
    |data_array_2_V_reg_2602                                                            |  16|   0|   16|          0|
    |data_array_3_V_reg_2608                                                            |  16|   0|   16|          0|
    |data_array_4_V_reg_2614                                                            |  16|   0|   16|          0|
    |data_array_5_V_reg_2620                                                            |  16|   0|   16|          0|
    |data_array_6_V_reg_2626                                                            |  16|   0|   16|          0|
    |data_array_7_V_reg_2632                                                            |  16|   0|   16|          0|
    |data_array_8_V_reg_2638                                                            |  16|   0|   16|          0|
    |data_array_9_V_reg_2644                                                            |  16|   0|   16|          0|
    |exp_res_0_V_1_reg_2776                                                             |  17|   0|   17|          0|
    |exp_res_0_V_1_reg_2776_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_0_V_fu_452                                                                 |  17|   0|   17|          0|
    |exp_res_10_V_1_reg_2879                                                            |  17|   0|   17|          0|
    |exp_res_10_V_1_reg_2879_pp0_iter2_reg                                              |  17|   0|   17|          0|
    |exp_res_10_V_fu_492                                                                |  17|   0|   17|          0|
    |exp_res_11_V_1_reg_2889                                                            |  17|   0|   17|          0|
    |exp_res_11_V_1_reg_2889_pp0_iter2_reg                                              |  17|   0|   17|          0|
    |exp_res_11_V_fu_496                                                                |  17|   0|   17|          0|
    |exp_res_12_V_1_reg_2899                                                            |  17|   0|   17|          0|
    |exp_res_12_V_1_reg_2899_pp0_iter2_reg                                              |  17|   0|   17|          0|
    |exp_res_12_V_fu_500                                                                |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2787                                                             |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2787_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_1_V_fu_456                                                                 |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2798                                                             |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2798_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_2_V_fu_460                                                                 |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2809                                                             |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2809_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_3_V_fu_464                                                                 |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2819                                                             |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2819_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_4_V_fu_468                                                                 |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2829                                                             |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2829_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_5_V_fu_472                                                                 |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2839                                                             |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2839_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_6_V_fu_476                                                                 |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2849                                                             |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2849_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_7_V_fu_480                                                                 |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2859                                                             |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2859_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_8_V_fu_484                                                                 |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2869                                                             |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2869_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_9_V_fu_488                                                                 |  17|   0|   17|          0|
    |grp_reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s_fu_766_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_2674                                                             |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_2679                                                             |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_2684                                                             |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_2689                                                             |   1|   0|    1|          0|
    |icmp_ln1496_8_reg_2694                                                             |   1|   0|    1|          0|
    |icmp_ln1496_reg_2669                                                               |   1|   0|    1|          0|
    |p_Val2_19_reg_2904                                                                 |  18|   0|   18|          0|
    |select_ln65_10_reg_2705                                                            |  16|   0|   16|          0|
    |select_ln65_6_reg_2699                                                             |  16|   0|   16|          0|
    |sext_ln241_reg_2920                                                                |  26|   0|   26|          0|
    |tmp_data_0_V_reg_2925                                                              |  16|   0|   16|          0|
    |tmp_data_10_V_reg_2975                                                             |  16|   0|   16|          0|
    |tmp_data_11_V_reg_2980                                                             |  16|   0|   16|          0|
    |tmp_data_1_V_reg_2930                                                              |  16|   0|   16|          0|
    |tmp_data_2_V_reg_2935                                                              |  16|   0|   16|          0|
    |tmp_data_3_V_reg_2940                                                              |  16|   0|   16|          0|
    |tmp_data_4_V_reg_2945                                                              |  16|   0|   16|          0|
    |tmp_data_5_V_reg_2950                                                              |  16|   0|   16|          0|
    |tmp_data_6_V_reg_2955                                                              |  16|   0|   16|          0|
    |tmp_data_7_V_reg_2960                                                              |  16|   0|   16|          0|
    |tmp_data_8_V_reg_2965                                                              |  16|   0|   16|          0|
    |tmp_data_9_V_reg_2970                                                              |  16|   0|   16|          0|
    |y_V_10_reg_2761                                                                    |  10|   0|   10|          0|
    |y_V_11_reg_2766                                                                    |  10|   0|   10|          0|
    |y_V_12_reg_2771                                                                    |  10|   0|   10|          0|
    |y_V_13_reg_2910                                                                    |  10|   0|   10|          0|
    |y_V_1_reg_2716                                                                     |  10|   0|   10|          0|
    |y_V_2_reg_2721                                                                     |  10|   0|   10|          0|
    |y_V_3_reg_2726                                                                     |  10|   0|   10|          0|
    |y_V_4_reg_2731                                                                     |  10|   0|   10|          0|
    |y_V_5_reg_2736                                                                     |  10|   0|   10|          0|
    |y_V_6_reg_2741                                                                     |  10|   0|   10|          0|
    |y_V_7_reg_2746                                                                     |  10|   0|   10|          0|
    |y_V_8_reg_2751                                                                     |  10|   0|   10|          0|
    |y_V_9_reg_2756                                                                     |  10|   0|   10|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |1292|   0| 1292|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_3_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_4_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_5_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_6_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_7_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_8_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_9_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_10_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_11_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_12_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_0_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_1_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_2_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_3_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_4_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_5_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_6_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_7_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_8_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_9_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_10_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_11_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_12_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_0_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_10_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_11_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_12_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|res_V_data_0_V_din        | out |   16|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din        | out |   16|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din        | out |   16|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din        | out |   16|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din        | out |   16|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din        | out |   16|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din        | out |   16|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din        | out |   16|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din        | out |   16|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din        | out |   16|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_10_V_din       | out |   16|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_11_V_din       | out |   16|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_12_V_din       | out |   16|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

