//
// Verilog Module mopshub_lib.node_readdata_decoder
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 16:10:49 01/13/21
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module node_readdata_decoder( 
   // Port Declarations
   input   wire    [15:0]  readdata0, 
   input   wire    [15:0]  readdata1, 
   input   wire    [15:0]  readdata2, 
   input   wire    [15:0]  readdata3, 
   input   wire    [15:0]  readdata4, 
   input   wire    [15:0]  readdata5, 
   input   wire    [15:0]  readdata6, 
   input   wire    [15:0]  readdata7, 
   input   wire    [15:0]  readdata8, 
   input   wire    [15:0]  readdata9, 
   input   wire    [15:0]  readdata10, 
   input   wire    [15:0]  readdata11, 
   input   wire    [15:0]  readdata12, 
   input   wire    [15:0]  readdata13, 
   input   wire    [15:0]  readdata14, 
   input   wire    [15:0]  readdata15, 
   input   wire    [15:0]  readdata16, 
   input   wire    [15:0]  readdata17, 
   input   wire    [15:0]  readdata18, 
   input   wire    [15:0]  readdata19, 
   input   wire    [15:0]  readdata20, 
   input   wire    [15:0]  readdata22, 
   input   wire    [15:0]  readdata23, 
   input   wire    [15:0]  readdata21, 
   input   wire    [15:0]  readdata24, 
   input   wire    [15:0]  readdata25, 
   input   wire    [15:0]  readdata26, 
   input   wire    [15:0]  readdata27, 
   input   wire    [15:0]  readdata28, 
   input   wire    [15:0]  readdata30, 
   input   wire    [31:0]  can_rec, 
   output  wire    [4:0]   bus_rec_select, 
   input   wire    [15:0]  readdata29, 
   input   wire    [15:0]  readdata31, 
   input   wire            clock, 
   input   wire            reset, 
   output  wire    [15:0]  readdata
);


// Internal Declarations




// ### Please start your Verilog code here ### 

endmodule
