-- Project:   C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\Boxes5.cyprj
-- Generated: 04/25/2015 23:26:48
-- PSoC Creator  3.1 SP2

ENTITY Boxes5 IS
    PORT(
        Button(0)_PAD : IN std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        Rx_Back_Pins(0)_PAD : IN std_ulogic;
        Rx_Back_Pins(1)_PAD : IN std_ulogic;
        Rx_Back_Pins(2)_PAD : IN std_ulogic;
        Rx_Back_Pins(3)_PAD : IN std_ulogic;
        Rx_Bottom_Pins(0)_PAD : IN std_ulogic;
        Rx_Bottom_Pins(1)_PAD : IN std_ulogic;
        Rx_Bottom_Pins(2)_PAD : IN std_ulogic;
        Rx_Bottom_Pins(3)_PAD : IN std_ulogic;
        Rx_Front_Pins(0)_PAD : IN std_ulogic;
        Rx_Front_Pins(1)_PAD : IN std_ulogic;
        Rx_Front_Pins(2)_PAD : IN std_ulogic;
        Rx_Front_Pins(3)_PAD : IN std_ulogic;
        Rx_Left_Pins(0)_PAD : IN std_ulogic;
        Rx_Left_Pins(1)_PAD : IN std_ulogic;
        Rx_Left_Pins(2)_PAD : IN std_ulogic;
        Rx_Left_Pins(3)_PAD : IN std_ulogic;
        Rx_Right_Pins(0)_PAD : IN std_ulogic;
        Rx_Right_Pins(1)_PAD : IN std_ulogic;
        Rx_Right_Pins(2)_PAD : IN std_ulogic;
        Rx_Right_Pins(3)_PAD : IN std_ulogic;
        Rx_Top_Pins(0)_PAD : IN std_ulogic;
        Rx_Top_Pins(1)_PAD : IN std_ulogic;
        Rx_Top_Pins(2)_PAD : IN std_ulogic;
        Rx_Top_Pins(3)_PAD : IN std_ulogic;
        StartupLED(0)_PAD : OUT std_ulogic;
        Tx_Pin(0)_PAD : OUT std_ulogic;
        \LCD:LCDPort(0)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(1)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(2)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(3)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(4)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(5)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(6)_PAD\ : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Boxes5;

ARCHITECTURE __DEFAULT__ OF Boxes5 IS
    SIGNAL Button(0)__PA : bit;
    SIGNAL Clock : bit;
    ATTRIBUTE global_signal OF Clock : SIGNAL IS true;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Clock_local : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL MODIN12_3 : bit;
    SIGNAL MODIN12_4 : bit;
    SIGNAL MODIN12_5 : bit;
    SIGNAL MODIN12_6 : bit;
    SIGNAL MODIN13_0 : bit;
    ATTRIBUTE placement_force OF MODIN13_0 : SIGNAL IS "U(2,3,B)1";
    SIGNAL MODIN13_1 : bit;
    ATTRIBUTE placement_force OF MODIN13_1 : SIGNAL IS "U(2,3,B)2";
    SIGNAL MODIN16_3 : bit;
    SIGNAL MODIN16_4 : bit;
    SIGNAL MODIN16_5 : bit;
    SIGNAL MODIN16_6 : bit;
    SIGNAL MODIN17_0 : bit;
    ATTRIBUTE placement_force OF MODIN17_0 : SIGNAL IS "U(0,2,A)1";
    SIGNAL MODIN17_1 : bit;
    ATTRIBUTE placement_force OF MODIN17_1 : SIGNAL IS "U(0,2,A)2";
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(1,1,B)1";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(1,1,B)2";
    SIGNAL MODIN20_3 : bit;
    SIGNAL MODIN20_4 : bit;
    SIGNAL MODIN20_5 : bit;
    SIGNAL MODIN20_6 : bit;
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN5_0 : bit;
    ATTRIBUTE placement_force OF MODIN5_0 : SIGNAL IS "U(3,3,B)1";
    SIGNAL MODIN5_1 : bit;
    ATTRIBUTE placement_force OF MODIN5_1 : SIGNAL IS "U(3,3,B)2";
    SIGNAL MODIN8_3 : bit;
    SIGNAL MODIN8_4 : bit;
    SIGNAL MODIN8_5 : bit;
    SIGNAL MODIN8_6 : bit;
    SIGNAL MODIN9_0 : bit;
    ATTRIBUTE placement_force OF MODIN9_0 : SIGNAL IS "U(3,1,B)1";
    SIGNAL MODIN9_1 : bit;
    ATTRIBUTE placement_force OF MODIN9_1 : SIGNAL IS "U(3,1,B)2";
    SIGNAL Net_2 : bit;
    ATTRIBUTE placement_force OF Net_2 : SIGNAL IS "U(0,4,B)2";
    SIGNAL Net_498_0 : bit;
    SIGNAL Net_498_1 : bit;
    SIGNAL Net_498_2 : bit;
    SIGNAL Net_498_3 : bit;
    SIGNAL Net_515_0 : bit;
    SIGNAL Net_515_1 : bit;
    SIGNAL Net_515_2 : bit;
    SIGNAL Net_515_3 : bit;
    SIGNAL Net_575 : bit;
    ATTRIBUTE placement_force OF Net_575 : SIGNAL IS "U(1,0,B)1";
    ATTRIBUTE soft OF Net_575 : SIGNAL IS 1;
    SIGNAL Net_577 : bit;
    SIGNAL Net_582 : bit;
    SIGNAL Net_583 : bit;
    ATTRIBUTE placement_force OF Net_583 : SIGNAL IS "U(3,0,B)1";
    ATTRIBUTE soft OF Net_583 : SIGNAL IS 1;
    SIGNAL Net_590 : bit;
    ATTRIBUTE placement_force OF Net_590 : SIGNAL IS "U(3,4,B)0";
    ATTRIBUTE soft OF Net_590 : SIGNAL IS 1;
    SIGNAL Net_592 : bit;
    SIGNAL Net_608 : bit;
    SIGNAL Net_615 : bit;
    ATTRIBUTE placement_force OF Net_615 : SIGNAL IS "U(2,4,B)1";
    ATTRIBUTE soft OF Net_615 : SIGNAL IS 1;
    SIGNAL Net_674_0 : bit;
    SIGNAL Net_674_1 : bit;
    SIGNAL Net_674_2 : bit;
    SIGNAL Net_674_3 : bit;
    SIGNAL Net_719_0 : bit;
    SIGNAL Net_719_1 : bit;
    SIGNAL Net_719_2 : bit;
    SIGNAL Net_719_3 : bit;
    SIGNAL Net_783 : bit;
    ATTRIBUTE placement_force OF Net_783 : SIGNAL IS "U(0,2,B)1";
    ATTRIBUTE soft OF Net_783 : SIGNAL IS 1;
    SIGNAL Net_785 : bit;
    SIGNAL Net_790_0 : bit;
    SIGNAL Net_790_1 : bit;
    SIGNAL Net_790_2 : bit;
    SIGNAL Net_790_3 : bit;
    SIGNAL Net_826 : bit;
    ATTRIBUTE placement_force OF Net_826 : SIGNAL IS "U(3,2,B)1";
    ATTRIBUTE soft OF Net_826 : SIGNAL IS 1;
    SIGNAL Net_828 : bit;
    SIGNAL Net_833_0 : bit;
    SIGNAL Net_833_1 : bit;
    SIGNAL Net_833_2 : bit;
    SIGNAL Net_833_3 : bit;
    SIGNAL Rx_Back_Pins(0)__PA : bit;
    SIGNAL Rx_Back_Pins(1)__PA : bit;
    SIGNAL Rx_Back_Pins(2)__PA : bit;
    SIGNAL Rx_Back_Pins(3)__PA : bit;
    SIGNAL Rx_Bottom_Pins(0)__PA : bit;
    SIGNAL Rx_Bottom_Pins(1)__PA : bit;
    SIGNAL Rx_Bottom_Pins(2)__PA : bit;
    SIGNAL Rx_Bottom_Pins(3)__PA : bit;
    SIGNAL Rx_Front_Pins(0)__PA : bit;
    SIGNAL Rx_Front_Pins(1)__PA : bit;
    SIGNAL Rx_Front_Pins(2)__PA : bit;
    SIGNAL Rx_Front_Pins(3)__PA : bit;
    SIGNAL Rx_Left_Pins(0)__PA : bit;
    SIGNAL Rx_Left_Pins(1)__PA : bit;
    SIGNAL Rx_Left_Pins(2)__PA : bit;
    SIGNAL Rx_Left_Pins(3)__PA : bit;
    SIGNAL Rx_Right_Pins(0)__PA : bit;
    SIGNAL Rx_Right_Pins(1)__PA : bit;
    SIGNAL Rx_Right_Pins(2)__PA : bit;
    SIGNAL Rx_Right_Pins(3)__PA : bit;
    SIGNAL Rx_Top_Pins(0)__PA : bit;
    SIGNAL Rx_Top_Pins(1)__PA : bit;
    SIGNAL Rx_Top_Pins(2)__PA : bit;
    SIGNAL Rx_Top_Pins(3)__PA : bit;
    SIGNAL StartupLED(0)__PA : bit;
    SIGNAL Tx_Pin(0)__PA : bit;
    SIGNAL \\\LCD:LCDPort(0)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(1)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(2)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(3)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(4)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(5)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(6)\\__PA\ : bit;
    SIGNAL \Rx_Back:BUART:rx_address_detected\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_address_detected\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \Rx_Back:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \Rx_Back:BUART:rx_count7_tc\ : bit;
    SIGNAL \Rx_Back:BUART:rx_count_0\ : bit;
    SIGNAL \Rx_Back:BUART:rx_count_1\ : bit;
    SIGNAL \Rx_Back:BUART:rx_count_2\ : bit;
    SIGNAL \Rx_Back:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_counter_load\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \Rx_Back:BUART:rx_fifofull\ : bit;
    SIGNAL \Rx_Back:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Rx_Back:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_last\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \Rx_Back:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_load_fifo\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \Rx_Back:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_postpoll\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \Rx_Back:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_state_0\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \Rx_Back:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_state_2\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \Rx_Back:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_state_3\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \Rx_Back:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \Rx_Back:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_status_3\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \Rx_Back:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_status_4\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \Rx_Back:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Rx_Back:BUART:rx_status_5\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \Rx_Back:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Rx_Back:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Rx_Back:Net_9\ : SIGNAL IS true;
    SIGNAL \Rx_Back:Net_9_local\ : bit;
    SIGNAL \Rx_Bottom:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:pollcount_0\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \Rx_Bottom:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:pollcount_1\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \Rx_Bottom:BUART:rx_address_detected\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_address_detected\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \Rx_Bottom:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \Rx_Bottom:BUART:rx_count7_tc\ : bit;
    SIGNAL \Rx_Bottom:BUART:rx_count_0\ : bit;
    SIGNAL \Rx_Bottom:BUART:rx_count_1\ : bit;
    SIGNAL \Rx_Bottom:BUART:rx_count_2\ : bit;
    SIGNAL \Rx_Bottom:BUART:rx_count_3\ : bit;
    SIGNAL \Rx_Bottom:BUART:rx_count_4\ : bit;
    SIGNAL \Rx_Bottom:BUART:rx_count_5\ : bit;
    SIGNAL \Rx_Bottom:BUART:rx_count_6\ : bit;
    SIGNAL \Rx_Bottom:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_counter_load\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \Rx_Bottom:BUART:rx_fifofull\ : bit;
    SIGNAL \Rx_Bottom:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Rx_Bottom:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_last\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \Rx_Bottom:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_load_fifo\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \Rx_Bottom:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_postpoll\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \Rx_Bottom:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_state_0\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \Rx_Bottom:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_state_2\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \Rx_Bottom:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_state_3\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \Rx_Bottom:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \Rx_Bottom:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_status_3\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \Rx_Bottom:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_status_4\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \Rx_Bottom:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Rx_Bottom:BUART:rx_status_5\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \Rx_Bottom:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Rx_Bottom:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Rx_Bottom:Net_9\ : SIGNAL IS true;
    SIGNAL \Rx_Bottom:Net_9_local\ : bit;
    SIGNAL \Rx_Front:BUART:rx_address_detected\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_address_detected\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \Rx_Front:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \Rx_Front:BUART:rx_count7_tc\ : bit;
    SIGNAL \Rx_Front:BUART:rx_count_0\ : bit;
    SIGNAL \Rx_Front:BUART:rx_count_1\ : bit;
    SIGNAL \Rx_Front:BUART:rx_count_2\ : bit;
    SIGNAL \Rx_Front:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_counter_load\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \Rx_Front:BUART:rx_fifofull\ : bit;
    SIGNAL \Rx_Front:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Rx_Front:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_last\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \Rx_Front:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_load_fifo\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \Rx_Front:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_postpoll\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \Rx_Front:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_state_0\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \Rx_Front:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_state_2\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \Rx_Front:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_state_3\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \Rx_Front:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \Rx_Front:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_status_3\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \Rx_Front:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_status_4\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \Rx_Front:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Rx_Front:BUART:rx_status_5\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \Rx_Front:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Rx_Front:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Rx_Front:Net_9\ : SIGNAL IS true;
    SIGNAL \Rx_Front:Net_9_local\ : bit;
    SIGNAL \Rx_Left:BUART:rx_address_detected\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_address_detected\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \Rx_Left:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \Rx_Left:BUART:rx_count7_tc\ : bit;
    SIGNAL \Rx_Left:BUART:rx_count_0\ : bit;
    SIGNAL \Rx_Left:BUART:rx_count_1\ : bit;
    SIGNAL \Rx_Left:BUART:rx_count_2\ : bit;
    SIGNAL \Rx_Left:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_counter_load\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \Rx_Left:BUART:rx_fifofull\ : bit;
    SIGNAL \Rx_Left:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Rx_Left:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_last\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \Rx_Left:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_load_fifo\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \Rx_Left:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_postpoll\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \Rx_Left:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_state_0\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \Rx_Left:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_state_2\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \Rx_Left:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_state_3\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \Rx_Left:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \Rx_Left:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_status_3\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \Rx_Left:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_status_4\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \Rx_Left:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Rx_Left:BUART:rx_status_5\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \Rx_Left:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Rx_Left:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Rx_Left:Net_9\ : SIGNAL IS true;
    SIGNAL \Rx_Left:Net_9_local\ : bit;
    SIGNAL \Rx_Right:BUART:rx_address_detected\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_address_detected\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \Rx_Right:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \Rx_Right:BUART:rx_count7_tc\ : bit;
    SIGNAL \Rx_Right:BUART:rx_count_0\ : bit;
    SIGNAL \Rx_Right:BUART:rx_count_1\ : bit;
    SIGNAL \Rx_Right:BUART:rx_count_2\ : bit;
    SIGNAL \Rx_Right:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \Rx_Right:BUART:rx_fifofull\ : bit;
    SIGNAL \Rx_Right:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Rx_Right:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_last\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \Rx_Right:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_load_fifo\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \Rx_Right:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_postpoll\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \Rx_Right:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_state_0\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \Rx_Right:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_state_2\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \Rx_Right:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_state_3\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \Rx_Right:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \Rx_Right:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_status_3\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \Rx_Right:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_status_4\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \Rx_Right:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Rx_Right:BUART:rx_status_5\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \Rx_Right:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Rx_Right:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Rx_Right:Net_9\ : SIGNAL IS true;
    SIGNAL \Rx_Right:Net_9_local\ : bit;
    SIGNAL \Rx_Top:BUART:rx_address_detected\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_address_detected\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \Rx_Top:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \Rx_Top:BUART:rx_count7_tc\ : bit;
    SIGNAL \Rx_Top:BUART:rx_count_0\ : bit;
    SIGNAL \Rx_Top:BUART:rx_count_1\ : bit;
    SIGNAL \Rx_Top:BUART:rx_count_2\ : bit;
    SIGNAL \Rx_Top:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_counter_load\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \Rx_Top:BUART:rx_fifofull\ : bit;
    SIGNAL \Rx_Top:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Rx_Top:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_last\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \Rx_Top:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_load_fifo\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \Rx_Top:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_postpoll\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \Rx_Top:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_state_0\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \Rx_Top:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_state_2\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \Rx_Top:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_state_3\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \Rx_Top:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \Rx_Top:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_status_3\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \Rx_Top:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_status_4\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \Rx_Top:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Rx_Top:BUART:rx_status_5\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \Rx_Top:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Rx_Top:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Rx_Top:Net_9\ : SIGNAL IS true;
    SIGNAL \Rx_Top:Net_9_local\ : bit;
    SIGNAL \Tx:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \Tx:BUART:counter_load_not\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \Tx:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \Tx:BUART:tx_bitclk\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \Tx:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Tx:BUART:tx_counter_dp\ : bit;
    SIGNAL \Tx:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Tx:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Tx:BUART:tx_shift_out\ : bit;
    SIGNAL \Tx:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Tx:BUART:tx_state_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \Tx:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \Tx:BUART:tx_state_1\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \Tx:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Tx:BUART:tx_state_2\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \Tx:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \Tx:BUART:tx_status_0\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \Tx:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Tx:BUART:tx_status_2\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \Tx:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \Tx:BUART:txn\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \Tx:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Tx:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Tx:Net_9\ : SIGNAL IS true;
    SIGNAL \Tx:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    ATTRIBUTE lib_model OF Button(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Button(0) : LABEL IS "P6[1]";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF MODIN13_0 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF MODIN13_0 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF MODIN13_1 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF MODIN13_1 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF MODIN17_0 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF MODIN17_0 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF MODIN17_1 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF MODIN17_1 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF MODIN5_0 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF MODIN5_1 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF MODIN9_0 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF MODIN9_0 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF MODIN9_1 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF MODIN9_1 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_2 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_2 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_575 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_575 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_583 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_583 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_590 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_590 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_615 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_615 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_783 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_783 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_826 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_826 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Rx_Back_Pins(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Rx_Back_Pins(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Rx_Back_Pins(1) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Rx_Back_Pins(1) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Rx_Back_Pins(2) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Rx_Back_Pins(2) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Rx_Back_Pins(3) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Rx_Back_Pins(3) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF Rx_Bottom_Pins(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Rx_Bottom_Pins(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF Rx_Bottom_Pins(1) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Rx_Bottom_Pins(1) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF Rx_Bottom_Pins(2) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Rx_Bottom_Pins(2) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Rx_Bottom_Pins(3) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Rx_Bottom_Pins(3) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF Rx_Front_Pins(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Rx_Front_Pins(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Rx_Front_Pins(1) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Rx_Front_Pins(1) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Rx_Front_Pins(2) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Rx_Front_Pins(2) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Rx_Front_Pins(3) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Rx_Front_Pins(3) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Rx_Left_Pins(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Rx_Left_Pins(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Rx_Left_Pins(1) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Rx_Left_Pins(1) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Rx_Left_Pins(2) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Rx_Left_Pins(2) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF Rx_Left_Pins(3) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Rx_Left_Pins(3) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Rx_Right_Pins(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Rx_Right_Pins(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Rx_Right_Pins(1) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Rx_Right_Pins(1) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Rx_Right_Pins(2) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Rx_Right_Pins(2) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Rx_Right_Pins(3) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Rx_Right_Pins(3) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Rx_Top_Pins(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Rx_Top_Pins(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF Rx_Top_Pins(1) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Rx_Top_Pins(1) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF Rx_Top_Pins(2) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Rx_Top_Pins(2) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Rx_Top_Pins(3) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Rx_Top_Pins(3) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF StartupLED(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF StartupLED(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF Tx_Pin(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Tx_Pin(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(0)\ : LABEL IS "iocell29";
    ATTRIBUTE Location OF \LCD:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(1)\ : LABEL IS "iocell30";
    ATTRIBUTE Location OF \LCD:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(2)\ : LABEL IS "iocell31";
    ATTRIBUTE Location OF \LCD:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(3)\ : LABEL IS "iocell32";
    ATTRIBUTE Location OF \LCD:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(4)\ : LABEL IS "iocell33";
    ATTRIBUTE Location OF \LCD:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(5)\ : LABEL IS "iocell34";
    ATTRIBUTE Location OF \LCD:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(6)\ : LABEL IS "iocell35";
    ATTRIBUTE Location OF \LCD:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_address_detected\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_address_detected\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_bitclk_enable\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_bitclk_enable\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_counter_load\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_counter_load\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_last\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_last\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_load_fifo\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_load_fifo\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_postpoll\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_postpoll\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_state_0\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_state_2\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_state_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_state_3\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_state_3\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_status_3\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_status_3\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_status_4\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_status_4\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:rx_status_5\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \Rx_Back:BUART:rx_status_5\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \Rx_Back:BUART:sRX:RxBitCounter\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Rx_Back:BUART:sRX:RxShifter:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Rx_Back:BUART:sRX:RxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Rx_Back:BUART:sRX:RxSts\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Rx_Back_Register:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Rx_Back_Register:sts:sts_reg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:pollcount_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:pollcount_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:pollcount_1\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:pollcount_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_address_detected\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_address_detected\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_bitclk_enable\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_bitclk_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_counter_load\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_counter_load\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_last\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_last\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_load_fifo\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_load_fifo\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_postpoll\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_postpoll\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_state_0\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_state_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_state_2\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_state_3\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_state_3\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_status_3\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_status_3\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_status_4\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_status_4\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:rx_status_5\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:rx_status_5\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:sRX:RxBitCounter\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:sRX:RxShifter:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Rx_Bottom:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Rx_Bottom:BUART:sRX:RxSts\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Rx_Bottom_Register:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \Rx_Bottom_Register:sts:sts_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_address_detected\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_address_detected\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_bitclk_enable\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_bitclk_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_counter_load\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_counter_load\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_last\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_last\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_load_fifo\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_load_fifo\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_postpoll\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_postpoll\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_state_0\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_state_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_state_2\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_state_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_state_3\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_state_3\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_status_3\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_status_3\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_status_4\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_status_4\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:rx_status_5\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \Rx_Front:BUART:rx_status_5\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \Rx_Front:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Rx_Front:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Rx_Front:BUART:sRX:RxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Rx_Front:BUART:sRX:RxSts\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Rx_Front_Register:sts:sts_reg\ : LABEL IS "statuscell3";
    ATTRIBUTE Location OF \Rx_Front_Register:sts:sts_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_address_detected\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_address_detected\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_bitclk_enable\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_bitclk_enable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_counter_load\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_counter_load\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_last\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_last\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_load_fifo\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_load_fifo\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_postpoll\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_postpoll\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_state_0\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_state_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_state_2\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_state_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_state_3\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_state_3\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_status_3\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_status_3\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_status_4\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_status_4\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:rx_status_5\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \Rx_Left:BUART:rx_status_5\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \Rx_Left:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Rx_Left:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Rx_Left:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Rx_Left:BUART:sRX:RxSts\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Rx_Left_Register:sts:sts_reg\ : LABEL IS "statuscell4";
    ATTRIBUTE Location OF \Rx_Left_Register:sts:sts_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_address_detected\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_address_detected\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_bitclk_enable\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_bitclk_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_counter_load\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_last\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_load_fifo\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_load_fifo\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_postpoll\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_postpoll\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_state_0\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_state_2\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_state_3\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_state_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_status_3\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_status_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_status_4\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_status_4\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:rx_status_5\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \Rx_Right:BUART:rx_status_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \Rx_Right:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Rx_Right:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Rx_Right:BUART:sRX:RxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \Rx_Right:BUART:sRX:RxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Rx_Right_Register:sts:sts_reg\ : LABEL IS "statuscell5";
    ATTRIBUTE Location OF \Rx_Right_Register:sts:sts_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_address_detected\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_address_detected\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_bitclk_enable\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_bitclk_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_counter_load\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_counter_load\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_last\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_last\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_load_fifo\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_load_fifo\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_postpoll\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_postpoll\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_state_0\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_state_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_state_2\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_state_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_state_3\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_state_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_status_3\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_status_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_status_4\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_status_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:rx_status_5\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \Rx_Top:BUART:rx_status_5\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \Rx_Top:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Rx_Top:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Rx_Top:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \Rx_Top:BUART:sRX:RxSts\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Rx_Top_Register:sts:sts_reg\ : LABEL IS "statuscell6";
    ATTRIBUTE Location OF \Rx_Top_Register:sts:sts_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Tx:BUART:counter_load_not\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \Tx:BUART:counter_load_not\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Tx:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Tx:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Tx:BUART:sTX:TxSts\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \Tx:BUART:sTX:TxSts\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Tx:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Tx:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Tx:BUART:tx_bitclk\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \Tx:BUART:tx_bitclk\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Tx:BUART:tx_state_0\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \Tx:BUART:tx_state_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Tx:BUART:tx_state_1\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \Tx:BUART:tx_state_1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Tx:BUART:tx_state_2\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \Tx:BUART:tx_state_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Tx:BUART:tx_status_0\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \Tx:BUART:tx_status_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Tx:BUART:tx_status_2\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \Tx:BUART:tx_status_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Tx:BUART:txn\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \Tx:BUART:txn\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF isr_Rx_Back : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF isr_Rx_Bottom : LABEL IS "[IntrHod=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF isr_Rx_Front : LABEL IS "[IntrHod=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF isr_Rx_Left : LABEL IS "[IntrHod=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF isr_Rx_Right : LABEL IS "[IntrHod=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF isr_Rx_Top : LABEL IS "[IntrHod=(0)][IntrId=(5)]";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    Button:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5a4e4840-290d-452b-80db-7060444fb887",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Button(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Button(0)__PA,
            oe => open,
            pad_in => Button(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Clock,
            dclk_0 => Clock_local,
            dclk_glb_1 => \Rx_Back:Net_9\,
            dclk_1 => \Rx_Back:Net_9_local\,
            dclk_glb_2 => \Rx_Front:Net_9\,
            dclk_2 => \Rx_Front:Net_9_local\,
            dclk_glb_3 => \Rx_Bottom:Net_9\,
            dclk_3 => \Rx_Bottom:Net_9_local\,
            dclk_glb_4 => \Rx_Left:Net_9\,
            dclk_4 => \Rx_Left:Net_9_local\,
            dclk_glb_5 => \Rx_Top:Net_9\,
            dclk_5 => \Rx_Top:Net_9_local\,
            dclk_glb_6 => \Rx_Right:Net_9\,
            dclk_6 => \Rx_Right:Net_9_local\,
            dclk_glb_7 => \Tx:Net_9\,
            dclk_7 => \Tx:Net_9_local\);

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODIN13_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)")
        PORT MAP(
            q => MODIN13_0,
            clock_0 => \Rx_Back:Net_9\,
            main_0 => \Rx_Back:BUART:rx_count_2\,
            main_1 => \Rx_Back:BUART:rx_count_1\,
            main_2 => Net_615,
            main_3 => MODIN13_0);

    MODIN13_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)")
        PORT MAP(
            q => MODIN13_1,
            clock_0 => \Rx_Back:Net_9\,
            main_0 => \Rx_Back:BUART:rx_count_2\,
            main_1 => \Rx_Back:BUART:rx_count_1\,
            main_2 => Net_615,
            main_3 => MODIN13_1,
            main_4 => MODIN13_0);

    MODIN17_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)")
        PORT MAP(
            q => MODIN17_0,
            clock_0 => \Rx_Top:Net_9\,
            main_0 => \Rx_Top:BUART:rx_count_2\,
            main_1 => \Rx_Top:BUART:rx_count_1\,
            main_2 => Net_783,
            main_3 => MODIN17_0);

    MODIN17_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)")
        PORT MAP(
            q => MODIN17_1,
            clock_0 => \Rx_Top:Net_9\,
            main_0 => \Rx_Top:BUART:rx_count_2\,
            main_1 => \Rx_Top:BUART:rx_count_1\,
            main_2 => Net_783,
            main_3 => MODIN17_1,
            main_4 => MODIN17_0);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)")
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \Rx_Right:Net_9\,
            main_0 => \Rx_Right:BUART:rx_count_2\,
            main_1 => \Rx_Right:BUART:rx_count_1\,
            main_2 => Net_575,
            main_3 => MODIN1_0);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)")
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \Rx_Right:Net_9\,
            main_0 => \Rx_Right:BUART:rx_count_2\,
            main_1 => \Rx_Right:BUART:rx_count_1\,
            main_2 => Net_575,
            main_3 => MODIN1_1,
            main_4 => MODIN1_0);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)")
        PORT MAP(
            q => MODIN5_0,
            clock_0 => \Rx_Front:Net_9\,
            main_0 => \Rx_Front:BUART:rx_count_2\,
            main_1 => \Rx_Front:BUART:rx_count_1\,
            main_2 => Net_590,
            main_3 => MODIN5_0);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)")
        PORT MAP(
            q => MODIN5_1,
            clock_0 => \Rx_Front:Net_9\,
            main_0 => \Rx_Front:BUART:rx_count_2\,
            main_1 => \Rx_Front:BUART:rx_count_1\,
            main_2 => Net_590,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0);

    MODIN9_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => MODIN9_0,
            clock_0 => \Rx_Left:Net_9\,
            main_0 => Net_583,
            main_1 => \Rx_Left:BUART:rx_count_2\,
            main_2 => \Rx_Left:BUART:rx_count_1\,
            main_3 => MODIN9_0);

    MODIN9_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => MODIN9_1,
            clock_0 => \Rx_Left:Net_9\,
            main_0 => Net_583,
            main_1 => \Rx_Left:BUART:rx_count_2\,
            main_2 => \Rx_Left:BUART:rx_count_1\,
            main_3 => MODIN9_1,
            main_4 => MODIN9_0);

    Net_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_2,
            main_0 => \Tx:BUART:txn\);

    Net_575:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => Net_575,
            main_0 => Net_515_2,
            main_1 => Net_515_1,
            main_2 => Net_515_0,
            main_3 => Net_515_3);

    Net_583:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => Net_583,
            main_0 => Net_498_3,
            main_1 => Net_498_2,
            main_2 => Net_498_1,
            main_3 => Net_498_0);

    Net_590:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => Net_590,
            main_0 => Net_719_2,
            main_1 => Net_719_1,
            main_2 => Net_719_0,
            main_3 => Net_719_3);

    Net_615:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => Net_615,
            main_0 => Net_674_3,
            main_1 => Net_674_2,
            main_2 => Net_674_1,
            main_3 => Net_674_0);

    Net_783:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => Net_783,
            main_0 => Net_790_2,
            main_1 => Net_790_1,
            main_2 => Net_790_0,
            main_3 => Net_790_3);

    Net_826:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => Net_826,
            main_0 => Net_833_2,
            main_1 => Net_833_1,
            main_2 => Net_833_0,
            main_3 => Net_833_3);

    Rx_Back_Pins:logicalport
        GENERIC MAP(
            drive_mode => "011011011011",
            ibuf_enabled => "1111",
            id => "7be15419-7d31-49eb-a071-65bbed9cebc2",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "1111",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,",
            pin_mode => "IIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Back_Pins(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Back_Pins",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Back_Pins(0)__PA,
            oe => open,
            fb => Net_674_0,
            pad_in => Rx_Back_Pins(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Back_Pins(1):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Back_Pins",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Back_Pins(1)__PA,
            oe => open,
            fb => Net_674_1,
            pad_in => Rx_Back_Pins(1)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Back_Pins(2):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Back_Pins",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Back_Pins(2)__PA,
            oe => open,
            fb => Net_674_2,
            pad_in => Rx_Back_Pins(2)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Back_Pins(3):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Back_Pins",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Back_Pins(3)__PA,
            oe => open,
            fb => Net_674_3,
            pad_in => Rx_Back_Pins(3)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Bottom_Pins:logicalport
        GENERIC MAP(
            drive_mode => "011011011011",
            ibuf_enabled => "1111",
            id => "f2df7e8e-42f5-44d1-9efc-4e6f731a871e",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "1111",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,",
            pin_mode => "IIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Bottom_Pins(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Bottom_Pins",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Bottom_Pins(0)__PA,
            oe => open,
            fb => Net_833_0,
            pad_in => Rx_Bottom_Pins(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Bottom_Pins(1):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Bottom_Pins",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Bottom_Pins(1)__PA,
            oe => open,
            fb => Net_833_1,
            pad_in => Rx_Bottom_Pins(1)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Bottom_Pins(2):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Bottom_Pins",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Bottom_Pins(2)__PA,
            oe => open,
            fb => Net_833_2,
            pad_in => Rx_Bottom_Pins(2)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Bottom_Pins(3):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Bottom_Pins",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Bottom_Pins(3)__PA,
            oe => open,
            fb => Net_833_3,
            pad_in => Rx_Bottom_Pins(3)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Front_Pins:logicalport
        GENERIC MAP(
            drive_mode => "011011011011",
            ibuf_enabled => "1111",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "1111",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,",
            pin_mode => "IIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Front_Pins(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Front_Pins",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Front_Pins(0)__PA,
            oe => open,
            fb => Net_719_0,
            pad_in => Rx_Front_Pins(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Front_Pins(1):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Front_Pins",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Front_Pins(1)__PA,
            oe => open,
            fb => Net_719_1,
            pad_in => Rx_Front_Pins(1)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Front_Pins(2):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Front_Pins",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Front_Pins(2)__PA,
            oe => open,
            fb => Net_719_2,
            pad_in => Rx_Front_Pins(2)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Front_Pins(3):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Front_Pins",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Front_Pins(3)__PA,
            oe => open,
            fb => Net_719_3,
            pad_in => Rx_Front_Pins(3)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Left_Pins:logicalport
        GENERIC MAP(
            drive_mode => "011011011011",
            ibuf_enabled => "1111",
            id => "7d1d936b-e851-4b43-abfd-b08e35af9ea0",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "1111",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,",
            pin_mode => "IIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Left_Pins(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Left_Pins",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Left_Pins(0)__PA,
            oe => open,
            fb => Net_498_0,
            pad_in => Rx_Left_Pins(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Left_Pins(1):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Left_Pins",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Left_Pins(1)__PA,
            oe => open,
            fb => Net_498_1,
            pad_in => Rx_Left_Pins(1)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Left_Pins(2):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Left_Pins",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Left_Pins(2)__PA,
            oe => open,
            fb => Net_498_2,
            pad_in => Rx_Left_Pins(2)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Left_Pins(3):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Left_Pins",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Left_Pins(3)__PA,
            oe => open,
            fb => Net_498_3,
            pad_in => Rx_Left_Pins(3)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Right_Pins:logicalport
        GENERIC MAP(
            drive_mode => "011011011011",
            ibuf_enabled => "1111",
            id => "744f94ee-edaf-4355-8de2-a492f9ed352f",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "1111",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,",
            pin_mode => "IIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Right_Pins(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Right_Pins",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Right_Pins(0)__PA,
            oe => open,
            fb => Net_515_0,
            pad_in => Rx_Right_Pins(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Right_Pins(1):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Right_Pins",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Right_Pins(1)__PA,
            oe => open,
            fb => Net_515_1,
            pad_in => Rx_Right_Pins(1)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Right_Pins(2):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Right_Pins",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Right_Pins(2)__PA,
            oe => open,
            fb => Net_515_2,
            pad_in => Rx_Right_Pins(2)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Right_Pins(3):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Right_Pins",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Right_Pins(3)__PA,
            oe => open,
            fb => Net_515_3,
            pad_in => Rx_Right_Pins(3)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Top_Pins:logicalport
        GENERIC MAP(
            drive_mode => "011011011011",
            ibuf_enabled => "1111",
            id => "787190d9-1233-4f89-9f85-c10b47512766",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "1111",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,",
            pin_mode => "IIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Top_Pins(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Top_Pins",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Top_Pins(0)__PA,
            oe => open,
            fb => Net_790_0,
            pad_in => Rx_Top_Pins(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Top_Pins(1):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Top_Pins",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Top_Pins(1)__PA,
            oe => open,
            fb => Net_790_1,
            pad_in => Rx_Top_Pins(1)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Top_Pins(2):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Top_Pins",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Top_Pins(2)__PA,
            oe => open,
            fb => Net_790_2,
            pad_in => Rx_Top_Pins(2)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Top_Pins(3):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Top_Pins",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Top_Pins(3)__PA,
            oe => open,
            fb => Net_790_3,
            pad_in => Rx_Top_Pins(3)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    StartupLED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "269e269e-48cf-47c7-8850-815caf481f10",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    StartupLED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "StartupLED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => StartupLED(0)__PA,
            oe => open,
            pad_in => StartupLED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_Pin(0)__PA,
            oe => open,
            pin_input => Net_2,
            pad_out => Tx_Pin(0)_PAD,
            pad_in => Tx_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(0)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(1)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(2)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(3)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(4)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(5)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(6)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "743d4abb-26af-45c7-b23c-52ae8bdc946b/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_buffer_sel => "00000000000000",
            input_clk_en => 0,
            input_sync => "1111111",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            oe_reset => 0,
            oe_sync => "0000000",
            output_clk_en => 0,
            output_clock_mode => "0000000",
            output_conn => "0000000",
            output_mode => "0000000",
            output_reset => 0,
            output_sync => "0000000",
            ovt_hyst_trim => "0000000",
            ovt_needed => "0000000",
            ovt_slew_control => "00000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1111111",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \Rx_Back:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \Rx_Back:BUART:rx_address_detected\,
            clock_0 => \Rx_Back:Net_9\);

    \Rx_Back:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_bitclk_enable\,
            clock_0 => \Rx_Back:Net_9\,
            main_0 => \Rx_Back:BUART:rx_count_2\,
            main_1 => \Rx_Back:BUART:rx_count_1\,
            main_2 => \Rx_Back:BUART:rx_count_0\);

    \Rx_Back:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_counter_load\,
            main_0 => \Rx_Back:BUART:rx_address_detected\,
            main_1 => \Rx_Back:BUART:rx_state_0\,
            main_2 => \Rx_Back:BUART:rx_state_3\,
            main_3 => \Rx_Back:BUART:rx_state_2\);

    \Rx_Back:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_last\,
            clock_0 => \Rx_Back:Net_9\,
            main_0 => Net_615);

    \Rx_Back:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_load_fifo\,
            clock_0 => \Rx_Back:Net_9\,
            main_0 => \Rx_Back:BUART:rx_address_detected\,
            main_1 => \Rx_Back:BUART:rx_state_0\,
            main_2 => \Rx_Back:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Back:BUART:rx_state_3\,
            main_4 => \Rx_Back:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \Rx_Back:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_postpoll\,
            main_0 => Net_615,
            main_1 => MODIN13_1,
            main_2 => MODIN13_0);

    \Rx_Back:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_0) + (!main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_8 * !main_9) + (main_1 * !main_3 * !main_4 * !main_0 * !main_8 * !main_10)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_state_0\,
            clock_0 => \Rx_Back:Net_9\,
            main_0 => \Rx_Back:BUART:rx_address_detected\,
            main_1 => \Rx_Back:BUART:rx_state_0\,
            main_2 => \Rx_Back:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Back:BUART:rx_state_3\,
            main_4 => \Rx_Back:BUART:rx_state_2\,
            main_5 => Net_615,
            main_6 => MODIN13_1,
            main_7 => MODIN13_0,
            main_8 => MODIN16_6,
            main_9 => MODIN16_5,
            main_10 => MODIN16_4);

    \Rx_Back:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0) + (!main_1 * main_2 * main_4 * !main_0) + (!main_1 * !main_3 * !main_4 * !main_5 * !main_0 * main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_7 * !main_8) + (main_1 * !main_3 * !main_4 * !main_0 * !main_7 * !main_9)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_state_2\,
            clock_0 => \Rx_Back:Net_9\,
            main_0 => \Rx_Back:BUART:rx_address_detected\,
            main_1 => \Rx_Back:BUART:rx_state_0\,
            main_2 => \Rx_Back:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Back:BUART:rx_state_3\,
            main_4 => \Rx_Back:BUART:rx_state_2\,
            main_5 => Net_615,
            main_6 => \Rx_Back:BUART:rx_last\,
            main_7 => MODIN16_6,
            main_8 => MODIN16_5,
            main_9 => MODIN16_4);

    \Rx_Back:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_state_3\,
            clock_0 => \Rx_Back:Net_9\,
            main_0 => \Rx_Back:BUART:rx_address_detected\,
            main_1 => \Rx_Back:BUART:rx_state_0\,
            main_2 => \Rx_Back:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Back:BUART:rx_state_3\,
            main_4 => \Rx_Back:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \Rx_Back:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_state_stop1_reg\,
            clock_0 => \Rx_Back:Net_9\,
            main_0 => \Rx_Back:BUART:rx_address_detected\,
            main_1 => \Rx_Back:BUART:rx_state_0\,
            main_2 => \Rx_Back:BUART:rx_state_3\,
            main_3 => \Rx_Back:BUART:rx_state_2\);

    \Rx_Back:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_0) + (!main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7 * !main_0)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_status_3\,
            clock_0 => \Rx_Back:Net_9\,
            main_0 => \Rx_Back:BUART:rx_address_detected\,
            main_1 => \Rx_Back:BUART:rx_state_0\,
            main_2 => \Rx_Back:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Back:BUART:rx_state_3\,
            main_4 => \Rx_Back:BUART:rx_state_2\,
            main_5 => Net_615,
            main_6 => MODIN13_1,
            main_7 => MODIN13_0);

    \Rx_Back:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_status_4\,
            main_0 => \Rx_Back:BUART:rx_load_fifo\,
            main_1 => \Rx_Back:BUART:rx_fifofull\);

    \Rx_Back:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Back:BUART:rx_status_5\,
            main_0 => \Rx_Back:BUART:rx_fifonotempty\,
            main_1 => \Rx_Back:BUART:rx_state_stop1_reg\);

    \Rx_Back:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \Rx_Back:Net_9\,
            reset => open,
            load => \Rx_Back:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN16_6,
            count_5 => MODIN16_5,
            count_4 => MODIN16_4,
            count_3 => MODIN16_3,
            count_2 => \Rx_Back:BUART:rx_count_2\,
            count_1 => \Rx_Back:BUART:rx_count_1\,
            count_0 => \Rx_Back:BUART:rx_count_0\,
            tc => \Rx_Back:BUART:rx_count7_tc\);

    \Rx_Back:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Rx_Back:Net_9\,
            cs_addr_2 => \Rx_Back:BUART:rx_address_detected\,
            cs_addr_1 => \Rx_Back:BUART:rx_state_0\,
            cs_addr_0 => \Rx_Back:BUART:rx_bitclk_enable\,
            route_si => \Rx_Back:BUART:rx_postpoll\,
            f0_load => \Rx_Back:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Rx_Back:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Rx_Back:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Rx_Back:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => \Rx_Back:Net_9\,
            status_6 => open,
            status_5 => \Rx_Back:BUART:rx_status_5\,
            status_4 => \Rx_Back:BUART:rx_status_4\,
            status_3 => \Rx_Back:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_608);

    \Rx_Back_Register:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00001111")
        PORT MAP(
            clock => Clock,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_674_3,
            status_2 => Net_674_2,
            status_1 => Net_674_1,
            status_0 => Net_674_0);

    \Rx_Bottom:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \Rx_Bottom:BUART:pollcount_0\,
            clock_0 => \Rx_Bottom:Net_9\,
            main_0 => \Rx_Bottom:BUART:rx_count_2\,
            main_1 => \Rx_Bottom:BUART:rx_count_1\,
            main_2 => Net_826,
            main_3 => \Rx_Bottom:BUART:pollcount_0\);

    \Rx_Bottom:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)")
        PORT MAP(
            q => \Rx_Bottom:BUART:pollcount_1\,
            clock_0 => \Rx_Bottom:Net_9\,
            main_0 => \Rx_Bottom:BUART:rx_count_2\,
            main_1 => \Rx_Bottom:BUART:rx_count_1\,
            main_2 => \Rx_Bottom:BUART:pollcount_1\,
            main_3 => Net_826,
            main_4 => \Rx_Bottom:BUART:pollcount_0\);

    \Rx_Bottom:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_address_detected\,
            clock_0 => \Rx_Bottom:Net_9\);

    \Rx_Bottom:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_bitclk_enable\,
            clock_0 => \Rx_Bottom:Net_9\,
            main_0 => \Rx_Bottom:BUART:rx_count_2\,
            main_1 => \Rx_Bottom:BUART:rx_count_1\,
            main_2 => \Rx_Bottom:BUART:rx_count_0\);

    \Rx_Bottom:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_counter_load\,
            main_0 => \Rx_Bottom:BUART:rx_address_detected\,
            main_1 => \Rx_Bottom:BUART:rx_state_0\,
            main_2 => \Rx_Bottom:BUART:rx_state_3\,
            main_3 => \Rx_Bottom:BUART:rx_state_2\);

    \Rx_Bottom:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_last\,
            clock_0 => \Rx_Bottom:Net_9\,
            main_0 => Net_826);

    \Rx_Bottom:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_load_fifo\,
            clock_0 => \Rx_Bottom:Net_9\,
            main_0 => \Rx_Bottom:BUART:rx_address_detected\,
            main_1 => \Rx_Bottom:BUART:rx_state_0\,
            main_2 => \Rx_Bottom:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Bottom:BUART:rx_state_3\,
            main_4 => \Rx_Bottom:BUART:rx_state_2\,
            main_5 => \Rx_Bottom:BUART:rx_count_6\,
            main_6 => \Rx_Bottom:BUART:rx_count_5\,
            main_7 => \Rx_Bottom:BUART:rx_count_4\);

    \Rx_Bottom:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_postpoll\,
            main_0 => \Rx_Bottom:BUART:pollcount_1\,
            main_1 => Net_826,
            main_2 => \Rx_Bottom:BUART:pollcount_0\);

    \Rx_Bottom:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9 * !main_0) + (!main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_state_0\,
            clock_0 => \Rx_Bottom:Net_9\,
            main_0 => \Rx_Bottom:BUART:rx_address_detected\,
            main_1 => \Rx_Bottom:BUART:rx_state_0\,
            main_2 => \Rx_Bottom:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Bottom:BUART:rx_state_3\,
            main_4 => \Rx_Bottom:BUART:rx_state_2\,
            main_5 => \Rx_Bottom:BUART:rx_count_6\,
            main_6 => \Rx_Bottom:BUART:rx_count_5\,
            main_7 => \Rx_Bottom:BUART:rx_count_4\,
            main_8 => \Rx_Bottom:BUART:pollcount_1\,
            main_9 => Net_826,
            main_10 => \Rx_Bottom:BUART:pollcount_0\);

    \Rx_Bottom:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0) + (!main_1 * main_2 * main_4 * !main_0) + (!main_1 * !main_3 * !main_4 * !main_8 * !main_0 * main_9) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_state_2\,
            clock_0 => \Rx_Bottom:Net_9\,
            main_0 => \Rx_Bottom:BUART:rx_address_detected\,
            main_1 => \Rx_Bottom:BUART:rx_state_0\,
            main_2 => \Rx_Bottom:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Bottom:BUART:rx_state_3\,
            main_4 => \Rx_Bottom:BUART:rx_state_2\,
            main_5 => \Rx_Bottom:BUART:rx_count_6\,
            main_6 => \Rx_Bottom:BUART:rx_count_5\,
            main_7 => \Rx_Bottom:BUART:rx_count_4\,
            main_8 => Net_826,
            main_9 => \Rx_Bottom:BUART:rx_last\);

    \Rx_Bottom:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_state_3\,
            clock_0 => \Rx_Bottom:Net_9\,
            main_0 => \Rx_Bottom:BUART:rx_address_detected\,
            main_1 => \Rx_Bottom:BUART:rx_state_0\,
            main_2 => \Rx_Bottom:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Bottom:BUART:rx_state_3\,
            main_4 => \Rx_Bottom:BUART:rx_state_2\,
            main_5 => \Rx_Bottom:BUART:rx_count_6\,
            main_6 => \Rx_Bottom:BUART:rx_count_5\,
            main_7 => \Rx_Bottom:BUART:rx_count_4\);

    \Rx_Bottom:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_state_stop1_reg\,
            clock_0 => \Rx_Bottom:Net_9\,
            main_0 => \Rx_Bottom:BUART:rx_address_detected\,
            main_1 => \Rx_Bottom:BUART:rx_state_0\,
            main_2 => \Rx_Bottom:BUART:rx_state_3\,
            main_3 => \Rx_Bottom:BUART:rx_state_2\);

    \Rx_Bottom:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_0) + (!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7 * !main_0)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_status_3\,
            clock_0 => \Rx_Bottom:Net_9\,
            main_0 => \Rx_Bottom:BUART:rx_address_detected\,
            main_1 => \Rx_Bottom:BUART:rx_state_0\,
            main_2 => \Rx_Bottom:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Bottom:BUART:rx_state_3\,
            main_4 => \Rx_Bottom:BUART:rx_state_2\,
            main_5 => \Rx_Bottom:BUART:pollcount_1\,
            main_6 => Net_826,
            main_7 => \Rx_Bottom:BUART:pollcount_0\);

    \Rx_Bottom:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_status_4\,
            main_0 => \Rx_Bottom:BUART:rx_load_fifo\,
            main_1 => \Rx_Bottom:BUART:rx_fifofull\);

    \Rx_Bottom:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Bottom:BUART:rx_status_5\,
            main_0 => \Rx_Bottom:BUART:rx_fifonotempty\,
            main_1 => \Rx_Bottom:BUART:rx_state_stop1_reg\);

    \Rx_Bottom:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \Rx_Bottom:Net_9\,
            reset => open,
            load => \Rx_Bottom:BUART:rx_counter_load\,
            enable => open,
            count_6 => \Rx_Bottom:BUART:rx_count_6\,
            count_5 => \Rx_Bottom:BUART:rx_count_5\,
            count_4 => \Rx_Bottom:BUART:rx_count_4\,
            count_3 => \Rx_Bottom:BUART:rx_count_3\,
            count_2 => \Rx_Bottom:BUART:rx_count_2\,
            count_1 => \Rx_Bottom:BUART:rx_count_1\,
            count_0 => \Rx_Bottom:BUART:rx_count_0\,
            tc => \Rx_Bottom:BUART:rx_count7_tc\);

    \Rx_Bottom:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Rx_Bottom:Net_9\,
            cs_addr_2 => \Rx_Bottom:BUART:rx_address_detected\,
            cs_addr_1 => \Rx_Bottom:BUART:rx_state_0\,
            cs_addr_0 => \Rx_Bottom:BUART:rx_bitclk_enable\,
            route_si => \Rx_Bottom:BUART:rx_postpoll\,
            f0_load => \Rx_Bottom:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Rx_Bottom:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Rx_Bottom:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Rx_Bottom:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => \Rx_Bottom:Net_9\,
            status_6 => open,
            status_5 => \Rx_Bottom:BUART:rx_status_5\,
            status_4 => \Rx_Bottom:BUART:rx_status_4\,
            status_3 => \Rx_Bottom:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_828);

    \Rx_Bottom_Register:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00001111")
        PORT MAP(
            clock => Clock,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_833_3,
            status_2 => Net_833_2,
            status_1 => Net_833_1,
            status_0 => Net_833_0);

    \Rx_Front:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \Rx_Front:BUART:rx_address_detected\,
            clock_0 => \Rx_Front:Net_9\);

    \Rx_Front:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_bitclk_enable\,
            clock_0 => \Rx_Front:Net_9\,
            main_0 => \Rx_Front:BUART:rx_count_2\,
            main_1 => \Rx_Front:BUART:rx_count_1\,
            main_2 => \Rx_Front:BUART:rx_count_0\);

    \Rx_Front:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_counter_load\,
            main_0 => \Rx_Front:BUART:rx_address_detected\,
            main_1 => \Rx_Front:BUART:rx_state_0\,
            main_2 => \Rx_Front:BUART:rx_state_3\,
            main_3 => \Rx_Front:BUART:rx_state_2\);

    \Rx_Front:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_last\,
            clock_0 => \Rx_Front:Net_9\,
            main_0 => Net_590);

    \Rx_Front:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_load_fifo\,
            clock_0 => \Rx_Front:Net_9\,
            main_0 => \Rx_Front:BUART:rx_address_detected\,
            main_1 => \Rx_Front:BUART:rx_state_0\,
            main_2 => \Rx_Front:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Front:BUART:rx_state_3\,
            main_4 => \Rx_Front:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \Rx_Front:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_postpoll\,
            main_0 => Net_590,
            main_1 => MODIN5_1,
            main_2 => MODIN5_0);

    \Rx_Front:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_0) + (!main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_8 * !main_9) + (main_1 * !main_3 * !main_4 * !main_0 * !main_8 * !main_10)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_state_0\,
            clock_0 => \Rx_Front:Net_9\,
            main_0 => \Rx_Front:BUART:rx_address_detected\,
            main_1 => \Rx_Front:BUART:rx_state_0\,
            main_2 => \Rx_Front:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Front:BUART:rx_state_3\,
            main_4 => \Rx_Front:BUART:rx_state_2\,
            main_5 => Net_590,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0,
            main_8 => MODIN8_6,
            main_9 => MODIN8_5,
            main_10 => MODIN8_4);

    \Rx_Front:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0) + (!main_1 * main_2 * main_4 * !main_0) + (!main_1 * !main_3 * !main_4 * !main_5 * !main_0 * main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_7 * !main_8) + (main_1 * !main_3 * !main_4 * !main_0 * !main_7 * !main_9)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_state_2\,
            clock_0 => \Rx_Front:Net_9\,
            main_0 => \Rx_Front:BUART:rx_address_detected\,
            main_1 => \Rx_Front:BUART:rx_state_0\,
            main_2 => \Rx_Front:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Front:BUART:rx_state_3\,
            main_4 => \Rx_Front:BUART:rx_state_2\,
            main_5 => Net_590,
            main_6 => \Rx_Front:BUART:rx_last\,
            main_7 => MODIN8_6,
            main_8 => MODIN8_5,
            main_9 => MODIN8_4);

    \Rx_Front:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_state_3\,
            clock_0 => \Rx_Front:Net_9\,
            main_0 => \Rx_Front:BUART:rx_address_detected\,
            main_1 => \Rx_Front:BUART:rx_state_0\,
            main_2 => \Rx_Front:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Front:BUART:rx_state_3\,
            main_4 => \Rx_Front:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \Rx_Front:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_state_stop1_reg\,
            clock_0 => \Rx_Front:Net_9\,
            main_0 => \Rx_Front:BUART:rx_address_detected\,
            main_1 => \Rx_Front:BUART:rx_state_0\,
            main_2 => \Rx_Front:BUART:rx_state_3\,
            main_3 => \Rx_Front:BUART:rx_state_2\);

    \Rx_Front:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_0) + (!main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7 * !main_0)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_status_3\,
            clock_0 => \Rx_Front:Net_9\,
            main_0 => \Rx_Front:BUART:rx_address_detected\,
            main_1 => \Rx_Front:BUART:rx_state_0\,
            main_2 => \Rx_Front:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Front:BUART:rx_state_3\,
            main_4 => \Rx_Front:BUART:rx_state_2\,
            main_5 => Net_590,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0);

    \Rx_Front:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_status_4\,
            main_0 => \Rx_Front:BUART:rx_load_fifo\,
            main_1 => \Rx_Front:BUART:rx_fifofull\);

    \Rx_Front:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Front:BUART:rx_status_5\,
            main_0 => \Rx_Front:BUART:rx_fifonotempty\,
            main_1 => \Rx_Front:BUART:rx_state_stop1_reg\);

    \Rx_Front:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \Rx_Front:Net_9\,
            reset => open,
            load => \Rx_Front:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN8_6,
            count_5 => MODIN8_5,
            count_4 => MODIN8_4,
            count_3 => MODIN8_3,
            count_2 => \Rx_Front:BUART:rx_count_2\,
            count_1 => \Rx_Front:BUART:rx_count_1\,
            count_0 => \Rx_Front:BUART:rx_count_0\,
            tc => \Rx_Front:BUART:rx_count7_tc\);

    \Rx_Front:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Rx_Front:Net_9\,
            cs_addr_2 => \Rx_Front:BUART:rx_address_detected\,
            cs_addr_1 => \Rx_Front:BUART:rx_state_0\,
            cs_addr_0 => \Rx_Front:BUART:rx_bitclk_enable\,
            route_si => \Rx_Front:BUART:rx_postpoll\,
            f0_load => \Rx_Front:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Rx_Front:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Rx_Front:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Rx_Front:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => \Rx_Front:Net_9\,
            status_6 => open,
            status_5 => \Rx_Front:BUART:rx_status_5\,
            status_4 => \Rx_Front:BUART:rx_status_4\,
            status_3 => \Rx_Front:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_592);

    \Rx_Front_Register:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00001111")
        PORT MAP(
            clock => Clock,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_719_3,
            status_2 => Net_719_2,
            status_1 => Net_719_1,
            status_0 => Net_719_0);

    \Rx_Left:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \Rx_Left:BUART:rx_address_detected\,
            clock_0 => \Rx_Left:Net_9\);

    \Rx_Left:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_bitclk_enable\,
            clock_0 => \Rx_Left:Net_9\,
            main_0 => \Rx_Left:BUART:rx_count_2\,
            main_1 => \Rx_Left:BUART:rx_count_1\,
            main_2 => \Rx_Left:BUART:rx_count_0\);

    \Rx_Left:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_counter_load\,
            main_0 => \Rx_Left:BUART:rx_address_detected\,
            main_1 => \Rx_Left:BUART:rx_state_0\,
            main_2 => \Rx_Left:BUART:rx_state_3\,
            main_3 => \Rx_Left:BUART:rx_state_2\);

    \Rx_Left:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_last\,
            clock_0 => \Rx_Left:Net_9\,
            main_0 => Net_583);

    \Rx_Left:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_load_fifo\,
            clock_0 => \Rx_Left:Net_9\,
            main_0 => \Rx_Left:BUART:rx_address_detected\,
            main_1 => \Rx_Left:BUART:rx_state_0\,
            main_2 => \Rx_Left:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Left:BUART:rx_state_3\,
            main_4 => \Rx_Left:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \Rx_Left:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_postpoll\,
            main_0 => Net_583,
            main_1 => MODIN9_1,
            main_2 => MODIN9_0);

    \Rx_Left:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_1) + (!main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_1) + (main_2 * !main_4 * !main_5 * !main_1 * !main_8 * !main_9) + (main_2 * !main_4 * !main_5 * !main_1 * !main_8 * !main_10)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_state_0\,
            clock_0 => \Rx_Left:Net_9\,
            main_0 => Net_583,
            main_1 => \Rx_Left:BUART:rx_address_detected\,
            main_2 => \Rx_Left:BUART:rx_state_0\,
            main_3 => \Rx_Left:BUART:rx_bitclk_enable\,
            main_4 => \Rx_Left:BUART:rx_state_3\,
            main_5 => \Rx_Left:BUART:rx_state_2\,
            main_6 => MODIN9_1,
            main_7 => MODIN9_0,
            main_8 => MODIN12_6,
            main_9 => MODIN12_5,
            main_10 => MODIN12_4);

    \Rx_Left:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_1 * main_6) + (!main_2 * main_3 * main_4 * !main_1) + (!main_2 * main_3 * main_5 * !main_1) + (main_2 * !main_4 * !main_5 * !main_1 * !main_7 * !main_8) + (main_2 * !main_4 * !main_5 * !main_1 * !main_7 * !main_9)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_state_2\,
            clock_0 => \Rx_Left:Net_9\,
            main_0 => Net_583,
            main_1 => \Rx_Left:BUART:rx_address_detected\,
            main_2 => \Rx_Left:BUART:rx_state_0\,
            main_3 => \Rx_Left:BUART:rx_bitclk_enable\,
            main_4 => \Rx_Left:BUART:rx_state_3\,
            main_5 => \Rx_Left:BUART:rx_state_2\,
            main_6 => \Rx_Left:BUART:rx_last\,
            main_7 => MODIN12_6,
            main_8 => MODIN12_5,
            main_9 => MODIN12_4);

    \Rx_Left:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_state_3\,
            clock_0 => \Rx_Left:Net_9\,
            main_0 => \Rx_Left:BUART:rx_address_detected\,
            main_1 => \Rx_Left:BUART:rx_state_0\,
            main_2 => \Rx_Left:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Left:BUART:rx_state_3\,
            main_4 => \Rx_Left:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \Rx_Left:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_state_stop1_reg\,
            clock_0 => \Rx_Left:Net_9\,
            main_0 => \Rx_Left:BUART:rx_address_detected\,
            main_1 => \Rx_Left:BUART:rx_state_0\,
            main_2 => \Rx_Left:BUART:rx_state_3\,
            main_3 => \Rx_Left:BUART:rx_state_2\);

    \Rx_Left:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_1) + (!main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * !main_1)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_status_3\,
            clock_0 => \Rx_Left:Net_9\,
            main_0 => Net_583,
            main_1 => \Rx_Left:BUART:rx_address_detected\,
            main_2 => \Rx_Left:BUART:rx_state_0\,
            main_3 => \Rx_Left:BUART:rx_bitclk_enable\,
            main_4 => \Rx_Left:BUART:rx_state_3\,
            main_5 => \Rx_Left:BUART:rx_state_2\,
            main_6 => MODIN9_1,
            main_7 => MODIN9_0);

    \Rx_Left:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_status_4\,
            main_0 => \Rx_Left:BUART:rx_load_fifo\,
            main_1 => \Rx_Left:BUART:rx_fifofull\);

    \Rx_Left:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Left:BUART:rx_status_5\,
            main_0 => \Rx_Left:BUART:rx_fifonotempty\,
            main_1 => \Rx_Left:BUART:rx_state_stop1_reg\);

    \Rx_Left:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \Rx_Left:Net_9\,
            reset => open,
            load => \Rx_Left:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN12_6,
            count_5 => MODIN12_5,
            count_4 => MODIN12_4,
            count_3 => MODIN12_3,
            count_2 => \Rx_Left:BUART:rx_count_2\,
            count_1 => \Rx_Left:BUART:rx_count_1\,
            count_0 => \Rx_Left:BUART:rx_count_0\,
            tc => \Rx_Left:BUART:rx_count7_tc\);

    \Rx_Left:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Rx_Left:Net_9\,
            cs_addr_2 => \Rx_Left:BUART:rx_address_detected\,
            cs_addr_1 => \Rx_Left:BUART:rx_state_0\,
            cs_addr_0 => \Rx_Left:BUART:rx_bitclk_enable\,
            route_si => \Rx_Left:BUART:rx_postpoll\,
            f0_load => \Rx_Left:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Rx_Left:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Rx_Left:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Rx_Left:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => \Rx_Left:Net_9\,
            status_6 => open,
            status_5 => \Rx_Left:BUART:rx_status_5\,
            status_4 => \Rx_Left:BUART:rx_status_4\,
            status_3 => \Rx_Left:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_582);

    \Rx_Left_Register:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00001111")
        PORT MAP(
            clock => Clock,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_498_3,
            status_2 => Net_498_2,
            status_1 => Net_498_1,
            status_0 => Net_498_0);

    \Rx_Right:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \Rx_Right:BUART:rx_address_detected\,
            clock_0 => \Rx_Right:Net_9\);

    \Rx_Right:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_bitclk_enable\,
            clock_0 => \Rx_Right:Net_9\,
            main_0 => \Rx_Right:BUART:rx_count_2\,
            main_1 => \Rx_Right:BUART:rx_count_1\,
            main_2 => \Rx_Right:BUART:rx_count_0\);

    \Rx_Right:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_counter_load\,
            main_0 => \Rx_Right:BUART:rx_address_detected\,
            main_1 => \Rx_Right:BUART:rx_state_0\,
            main_2 => \Rx_Right:BUART:rx_state_3\,
            main_3 => \Rx_Right:BUART:rx_state_2\);

    \Rx_Right:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_last\,
            clock_0 => \Rx_Right:Net_9\,
            main_0 => Net_575);

    \Rx_Right:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_load_fifo\,
            clock_0 => \Rx_Right:Net_9\,
            main_0 => \Rx_Right:BUART:rx_address_detected\,
            main_1 => \Rx_Right:BUART:rx_state_0\,
            main_2 => \Rx_Right:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Right:BUART:rx_state_3\,
            main_4 => \Rx_Right:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \Rx_Right:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_postpoll\,
            main_0 => Net_575,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0);

    \Rx_Right:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_0) + (!main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_8 * !main_9) + (main_1 * !main_3 * !main_4 * !main_0 * !main_8 * !main_10)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_state_0\,
            clock_0 => \Rx_Right:Net_9\,
            main_0 => \Rx_Right:BUART:rx_address_detected\,
            main_1 => \Rx_Right:BUART:rx_state_0\,
            main_2 => \Rx_Right:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Right:BUART:rx_state_3\,
            main_4 => \Rx_Right:BUART:rx_state_2\,
            main_5 => Net_575,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0,
            main_8 => MODIN4_6,
            main_9 => MODIN4_5,
            main_10 => MODIN4_4);

    \Rx_Right:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0) + (!main_1 * main_2 * main_4 * !main_0) + (!main_1 * !main_3 * !main_4 * !main_5 * !main_0 * main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_7 * !main_8) + (main_1 * !main_3 * !main_4 * !main_0 * !main_7 * !main_9)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_state_2\,
            clock_0 => \Rx_Right:Net_9\,
            main_0 => \Rx_Right:BUART:rx_address_detected\,
            main_1 => \Rx_Right:BUART:rx_state_0\,
            main_2 => \Rx_Right:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Right:BUART:rx_state_3\,
            main_4 => \Rx_Right:BUART:rx_state_2\,
            main_5 => Net_575,
            main_6 => \Rx_Right:BUART:rx_last\,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4);

    \Rx_Right:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_state_3\,
            clock_0 => \Rx_Right:Net_9\,
            main_0 => \Rx_Right:BUART:rx_address_detected\,
            main_1 => \Rx_Right:BUART:rx_state_0\,
            main_2 => \Rx_Right:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Right:BUART:rx_state_3\,
            main_4 => \Rx_Right:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \Rx_Right:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_state_stop1_reg\,
            clock_0 => \Rx_Right:Net_9\,
            main_0 => \Rx_Right:BUART:rx_address_detected\,
            main_1 => \Rx_Right:BUART:rx_state_0\,
            main_2 => \Rx_Right:BUART:rx_state_3\,
            main_3 => \Rx_Right:BUART:rx_state_2\);

    \Rx_Right:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_0) + (!main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7 * !main_0)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_status_3\,
            clock_0 => \Rx_Right:Net_9\,
            main_0 => \Rx_Right:BUART:rx_address_detected\,
            main_1 => \Rx_Right:BUART:rx_state_0\,
            main_2 => \Rx_Right:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Right:BUART:rx_state_3\,
            main_4 => \Rx_Right:BUART:rx_state_2\,
            main_5 => Net_575,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0);

    \Rx_Right:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_status_4\,
            main_0 => \Rx_Right:BUART:rx_load_fifo\,
            main_1 => \Rx_Right:BUART:rx_fifofull\);

    \Rx_Right:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Right:BUART:rx_status_5\,
            main_0 => \Rx_Right:BUART:rx_fifonotempty\,
            main_1 => \Rx_Right:BUART:rx_state_stop1_reg\);

    \Rx_Right:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \Rx_Right:Net_9\,
            reset => open,
            load => \Rx_Right:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \Rx_Right:BUART:rx_count_2\,
            count_1 => \Rx_Right:BUART:rx_count_1\,
            count_0 => \Rx_Right:BUART:rx_count_0\,
            tc => \Rx_Right:BUART:rx_count7_tc\);

    \Rx_Right:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Rx_Right:Net_9\,
            cs_addr_2 => \Rx_Right:BUART:rx_address_detected\,
            cs_addr_1 => \Rx_Right:BUART:rx_state_0\,
            cs_addr_0 => \Rx_Right:BUART:rx_bitclk_enable\,
            route_si => \Rx_Right:BUART:rx_postpoll\,
            f0_load => \Rx_Right:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Rx_Right:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Rx_Right:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Rx_Right:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => \Rx_Right:Net_9\,
            status_6 => open,
            status_5 => \Rx_Right:BUART:rx_status_5\,
            status_4 => \Rx_Right:BUART:rx_status_4\,
            status_3 => \Rx_Right:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_577);

    \Rx_Right_Register:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00001111")
        PORT MAP(
            clock => Clock,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_515_3,
            status_2 => Net_515_2,
            status_1 => Net_515_1,
            status_0 => Net_515_0);

    \Rx_Top:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \Rx_Top:BUART:rx_address_detected\,
            clock_0 => \Rx_Top:Net_9\);

    \Rx_Top:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_bitclk_enable\,
            clock_0 => \Rx_Top:Net_9\,
            main_0 => \Rx_Top:BUART:rx_count_2\,
            main_1 => \Rx_Top:BUART:rx_count_1\,
            main_2 => \Rx_Top:BUART:rx_count_0\);

    \Rx_Top:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_counter_load\,
            main_0 => \Rx_Top:BUART:rx_address_detected\,
            main_1 => \Rx_Top:BUART:rx_state_0\,
            main_2 => \Rx_Top:BUART:rx_state_3\,
            main_3 => \Rx_Top:BUART:rx_state_2\);

    \Rx_Top:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_last\,
            clock_0 => \Rx_Top:Net_9\,
            main_0 => Net_783);

    \Rx_Top:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_load_fifo\,
            clock_0 => \Rx_Top:Net_9\,
            main_0 => \Rx_Top:BUART:rx_address_detected\,
            main_1 => \Rx_Top:BUART:rx_state_0\,
            main_2 => \Rx_Top:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Top:BUART:rx_state_3\,
            main_4 => \Rx_Top:BUART:rx_state_2\,
            main_5 => MODIN20_6,
            main_6 => MODIN20_5,
            main_7 => MODIN20_4);

    \Rx_Top:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_postpoll\,
            main_0 => Net_783,
            main_1 => MODIN17_1,
            main_2 => MODIN17_0);

    \Rx_Top:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_0) + (!main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_8 * !main_9) + (main_1 * !main_3 * !main_4 * !main_0 * !main_8 * !main_10)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_state_0\,
            clock_0 => \Rx_Top:Net_9\,
            main_0 => \Rx_Top:BUART:rx_address_detected\,
            main_1 => \Rx_Top:BUART:rx_state_0\,
            main_2 => \Rx_Top:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Top:BUART:rx_state_3\,
            main_4 => \Rx_Top:BUART:rx_state_2\,
            main_5 => Net_783,
            main_6 => MODIN17_1,
            main_7 => MODIN17_0,
            main_8 => MODIN20_6,
            main_9 => MODIN20_5,
            main_10 => MODIN20_4);

    \Rx_Top:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0) + (!main_1 * main_2 * main_4 * !main_0) + (!main_1 * !main_3 * !main_4 * !main_5 * !main_0 * main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_7 * !main_8) + (main_1 * !main_3 * !main_4 * !main_0 * !main_7 * !main_9)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_state_2\,
            clock_0 => \Rx_Top:Net_9\,
            main_0 => \Rx_Top:BUART:rx_address_detected\,
            main_1 => \Rx_Top:BUART:rx_state_0\,
            main_2 => \Rx_Top:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Top:BUART:rx_state_3\,
            main_4 => \Rx_Top:BUART:rx_state_2\,
            main_5 => Net_783,
            main_6 => \Rx_Top:BUART:rx_last\,
            main_7 => MODIN20_6,
            main_8 => MODIN20_5,
            main_9 => MODIN20_4);

    \Rx_Top:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_state_3\,
            clock_0 => \Rx_Top:Net_9\,
            main_0 => \Rx_Top:BUART:rx_address_detected\,
            main_1 => \Rx_Top:BUART:rx_state_0\,
            main_2 => \Rx_Top:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Top:BUART:rx_state_3\,
            main_4 => \Rx_Top:BUART:rx_state_2\,
            main_5 => MODIN20_6,
            main_6 => MODIN20_5,
            main_7 => MODIN20_4);

    \Rx_Top:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_state_stop1_reg\,
            clock_0 => \Rx_Top:Net_9\,
            main_0 => \Rx_Top:BUART:rx_address_detected\,
            main_1 => \Rx_Top:BUART:rx_state_0\,
            main_2 => \Rx_Top:BUART:rx_state_3\,
            main_3 => \Rx_Top:BUART:rx_state_2\);

    \Rx_Top:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_0) + (!main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7 * !main_0)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_status_3\,
            clock_0 => \Rx_Top:Net_9\,
            main_0 => \Rx_Top:BUART:rx_address_detected\,
            main_1 => \Rx_Top:BUART:rx_state_0\,
            main_2 => \Rx_Top:BUART:rx_bitclk_enable\,
            main_3 => \Rx_Top:BUART:rx_state_3\,
            main_4 => \Rx_Top:BUART:rx_state_2\,
            main_5 => Net_783,
            main_6 => MODIN17_1,
            main_7 => MODIN17_0);

    \Rx_Top:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_status_4\,
            main_0 => \Rx_Top:BUART:rx_load_fifo\,
            main_1 => \Rx_Top:BUART:rx_fifofull\);

    \Rx_Top:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Rx_Top:BUART:rx_status_5\,
            main_0 => \Rx_Top:BUART:rx_fifonotempty\,
            main_1 => \Rx_Top:BUART:rx_state_stop1_reg\);

    \Rx_Top:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \Rx_Top:Net_9\,
            reset => open,
            load => \Rx_Top:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN20_6,
            count_5 => MODIN20_5,
            count_4 => MODIN20_4,
            count_3 => MODIN20_3,
            count_2 => \Rx_Top:BUART:rx_count_2\,
            count_1 => \Rx_Top:BUART:rx_count_1\,
            count_0 => \Rx_Top:BUART:rx_count_0\,
            tc => \Rx_Top:BUART:rx_count7_tc\);

    \Rx_Top:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Rx_Top:Net_9\,
            cs_addr_2 => \Rx_Top:BUART:rx_address_detected\,
            cs_addr_1 => \Rx_Top:BUART:rx_state_0\,
            cs_addr_0 => \Rx_Top:BUART:rx_bitclk_enable\,
            route_si => \Rx_Top:BUART:rx_postpoll\,
            f0_load => \Rx_Top:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Rx_Top:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Rx_Top:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Rx_Top:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => \Rx_Top:Net_9\,
            status_6 => open,
            status_5 => \Rx_Top:BUART:rx_status_5\,
            status_4 => \Rx_Top:BUART:rx_status_4\,
            status_3 => \Rx_Top:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_785);

    \Rx_Top_Register:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00001111")
        PORT MAP(
            clock => Clock,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_790_3,
            status_2 => Net_790_2,
            status_1 => Net_790_1,
            status_0 => Net_790_0);

    \Tx:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)")
        PORT MAP(
            q => \Tx:BUART:counter_load_not\,
            main_0 => \Tx:BUART:tx_state_1\,
            main_1 => \Tx:BUART:tx_state_0\,
            main_2 => \Tx:BUART:tx_bitclk_enable_pre\,
            main_3 => \Tx:BUART:tx_state_2\);

    \Tx:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Tx:Net_9\,
            cs_addr_2 => \Tx:BUART:tx_state_1\,
            cs_addr_1 => \Tx:BUART:tx_state_0\,
            cs_addr_0 => \Tx:BUART:tx_bitclk_enable_pre\,
            so_comb => \Tx:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Tx:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Tx:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Tx:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001")
        PORT MAP(
            reset => open,
            clock => \Tx:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Tx:BUART:tx_fifo_notfull\,
            status_2 => \Tx:BUART:tx_status_2\,
            status_1 => \Tx:BUART:tx_fifo_empty\,
            status_0 => \Tx:BUART:tx_status_0\);

    \Tx:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \Tx:Net_9\,
            cs_addr_0 => \Tx:BUART:counter_load_not\,
            ce0_reg => \Tx:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \Tx:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Tx:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)")
        PORT MAP(
            q => \Tx:BUART:tx_bitclk\,
            clock_0 => \Tx:Net_9\,
            main_0 => \Tx:BUART:tx_state_1\,
            main_1 => \Tx:BUART:tx_state_0\,
            main_2 => \Tx:BUART:tx_bitclk_enable_pre\,
            main_3 => \Tx:BUART:tx_state_2\);

    \Tx:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)")
        PORT MAP(
            q => \Tx:BUART:tx_state_0\,
            clock_0 => \Tx:Net_9\,
            main_0 => \Tx:BUART:tx_state_1\,
            main_1 => \Tx:BUART:tx_state_0\,
            main_2 => \Tx:BUART:tx_bitclk_enable_pre\,
            main_3 => \Tx:BUART:tx_fifo_empty\,
            main_4 => \Tx:BUART:tx_state_2\,
            main_5 => \Tx:BUART:tx_bitclk\);

    \Tx:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)")
        PORT MAP(
            q => \Tx:BUART:tx_state_1\,
            clock_0 => \Tx:Net_9\,
            main_0 => \Tx:BUART:tx_state_1\,
            main_1 => \Tx:BUART:tx_state_0\,
            main_2 => \Tx:BUART:tx_bitclk_enable_pre\,
            main_3 => \Tx:BUART:tx_state_2\,
            main_4 => \Tx:BUART:tx_counter_dp\,
            main_5 => \Tx:BUART:tx_bitclk\);

    \Tx:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)")
        PORT MAP(
            q => \Tx:BUART:tx_state_2\,
            clock_0 => \Tx:Net_9\,
            main_0 => \Tx:BUART:tx_state_1\,
            main_1 => \Tx:BUART:tx_state_0\,
            main_2 => \Tx:BUART:tx_bitclk_enable_pre\,
            main_3 => \Tx:BUART:tx_state_2\,
            main_4 => \Tx:BUART:tx_counter_dp\,
            main_5 => \Tx:BUART:tx_bitclk\);

    \Tx:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \Tx:BUART:tx_status_0\,
            main_0 => \Tx:BUART:tx_state_1\,
            main_1 => \Tx:BUART:tx_state_0\,
            main_2 => \Tx:BUART:tx_bitclk_enable_pre\,
            main_3 => \Tx:BUART:tx_fifo_empty\,
            main_4 => \Tx:BUART:tx_state_2\);

    \Tx:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \Tx:BUART:tx_status_2\,
            main_0 => \Tx:BUART:tx_fifo_notfull\);

    \Tx:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)")
        PORT MAP(
            q => \Tx:BUART:txn\,
            clock_0 => \Tx:Net_9\,
            main_0 => \Tx:BUART:txn\,
            main_1 => \Tx:BUART:tx_state_1\,
            main_2 => \Tx:BUART:tx_state_0\,
            main_3 => \Tx:BUART:tx_shift_out\,
            main_4 => \Tx:BUART:tx_state_2\,
            main_5 => \Tx:BUART:tx_counter_dp\,
            main_6 => \Tx:BUART:tx_bitclk\);

    isr_Rx_Back:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_608,
            clock => ClockBlock_BUS_CLK);

    isr_Rx_Bottom:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_828,
            clock => ClockBlock_BUS_CLK);

    isr_Rx_Front:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_592,
            clock => ClockBlock_BUS_CLK);

    isr_Rx_Left:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_582,
            clock => ClockBlock_BUS_CLK);

    isr_Rx_Right:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_577,
            clock => ClockBlock_BUS_CLK);

    isr_Rx_Top:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_785,
            clock => ClockBlock_BUS_CLK);

END __DEFAULT__;
