
BootLoader_f103c8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004358  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08004468  08004468  00014468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045b8  080045b8  0002004c  2**0
                  CONTENTS
  4 .ARM          00000008  080045b8  080045b8  000145b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045c0  080045c0  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045c0  080045c0  000145c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045c4  080045c4  000145c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  080045c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a8  20000050  08004614  00020050  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004f8  08004614  000204f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY
 13 .debug_info   000091e2  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002623  00000000  00000000  0002929a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009d0  00000000  00000000  0002b8c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000741  00000000  00000000  0002c290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000181c1  00000000  00000000  0002c9d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bdf1  00000000  00000000  00044b92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000842dc  00000000  00000000  00050983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000025a4  00000000  00000000  000d4c60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000d7204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000050 	.word	0x20000050
 800012c:	00000000 	.word	0x00000000
 8000130:	08004450 	.word	0x08004450

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000054 	.word	0x20000054
 800014c:	08004450 	.word	0x08004450

08000150 <__aeabi_uldivmod>:
 8000150:	b953      	cbnz	r3, 8000168 <__aeabi_uldivmod+0x18>
 8000152:	b94a      	cbnz	r2, 8000168 <__aeabi_uldivmod+0x18>
 8000154:	2900      	cmp	r1, #0
 8000156:	bf08      	it	eq
 8000158:	2800      	cmpeq	r0, #0
 800015a:	bf1c      	itt	ne
 800015c:	f04f 31ff 	movne.w	r1, #4294967295
 8000160:	f04f 30ff 	movne.w	r0, #4294967295
 8000164:	f000 b972 	b.w	800044c <__aeabi_idiv0>
 8000168:	f1ad 0c08 	sub.w	ip, sp, #8
 800016c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000170:	f000 f806 	bl	8000180 <__udivmoddi4>
 8000174:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800017c:	b004      	add	sp, #16
 800017e:	4770      	bx	lr

08000180 <__udivmoddi4>:
 8000180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000184:	9e08      	ldr	r6, [sp, #32]
 8000186:	460d      	mov	r5, r1
 8000188:	4604      	mov	r4, r0
 800018a:	468e      	mov	lr, r1
 800018c:	2b00      	cmp	r3, #0
 800018e:	d14c      	bne.n	800022a <__udivmoddi4+0xaa>
 8000190:	428a      	cmp	r2, r1
 8000192:	4694      	mov	ip, r2
 8000194:	d967      	bls.n	8000266 <__udivmoddi4+0xe6>
 8000196:	fab2 f382 	clz	r3, r2
 800019a:	b153      	cbz	r3, 80001b2 <__udivmoddi4+0x32>
 800019c:	fa02 fc03 	lsl.w	ip, r2, r3
 80001a0:	f1c3 0220 	rsb	r2, r3, #32
 80001a4:	fa01 fe03 	lsl.w	lr, r1, r3
 80001a8:	fa20 f202 	lsr.w	r2, r0, r2
 80001ac:	ea42 0e0e 	orr.w	lr, r2, lr
 80001b0:	409c      	lsls	r4, r3
 80001b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001b6:	fbbe f1f7 	udiv	r1, lr, r7
 80001ba:	fa1f f58c 	uxth.w	r5, ip
 80001be:	fb07 ee11 	mls	lr, r7, r1, lr
 80001c2:	fb01 f005 	mul.w	r0, r1, r5
 80001c6:	0c22      	lsrs	r2, r4, #16
 80001c8:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80001cc:	4290      	cmp	r0, r2
 80001ce:	d90a      	bls.n	80001e6 <__udivmoddi4+0x66>
 80001d0:	eb1c 0202 	adds.w	r2, ip, r2
 80001d4:	f101 3eff 	add.w	lr, r1, #4294967295
 80001d8:	f080 8119 	bcs.w	800040e <__udivmoddi4+0x28e>
 80001dc:	4290      	cmp	r0, r2
 80001de:	f240 8116 	bls.w	800040e <__udivmoddi4+0x28e>
 80001e2:	3902      	subs	r1, #2
 80001e4:	4462      	add	r2, ip
 80001e6:	1a12      	subs	r2, r2, r0
 80001e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80001ec:	fb07 2210 	mls	r2, r7, r0, r2
 80001f0:	fb00 f505 	mul.w	r5, r0, r5
 80001f4:	b2a4      	uxth	r4, r4
 80001f6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80001fa:	42a5      	cmp	r5, r4
 80001fc:	d90a      	bls.n	8000214 <__udivmoddi4+0x94>
 80001fe:	eb1c 0404 	adds.w	r4, ip, r4
 8000202:	f100 32ff 	add.w	r2, r0, #4294967295
 8000206:	f080 8104 	bcs.w	8000412 <__udivmoddi4+0x292>
 800020a:	42a5      	cmp	r5, r4
 800020c:	f240 8101 	bls.w	8000412 <__udivmoddi4+0x292>
 8000210:	4464      	add	r4, ip
 8000212:	3802      	subs	r0, #2
 8000214:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000218:	2100      	movs	r1, #0
 800021a:	1b64      	subs	r4, r4, r5
 800021c:	b11e      	cbz	r6, 8000226 <__udivmoddi4+0xa6>
 800021e:	40dc      	lsrs	r4, r3
 8000220:	2300      	movs	r3, #0
 8000222:	e9c6 4300 	strd	r4, r3, [r6]
 8000226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800022a:	428b      	cmp	r3, r1
 800022c:	d908      	bls.n	8000240 <__udivmoddi4+0xc0>
 800022e:	2e00      	cmp	r6, #0
 8000230:	f000 80ea 	beq.w	8000408 <__udivmoddi4+0x288>
 8000234:	2100      	movs	r1, #0
 8000236:	e9c6 0500 	strd	r0, r5, [r6]
 800023a:	4608      	mov	r0, r1
 800023c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000240:	fab3 f183 	clz	r1, r3
 8000244:	2900      	cmp	r1, #0
 8000246:	d148      	bne.n	80002da <__udivmoddi4+0x15a>
 8000248:	42ab      	cmp	r3, r5
 800024a:	d302      	bcc.n	8000252 <__udivmoddi4+0xd2>
 800024c:	4282      	cmp	r2, r0
 800024e:	f200 80f8 	bhi.w	8000442 <__udivmoddi4+0x2c2>
 8000252:	1a84      	subs	r4, r0, r2
 8000254:	eb65 0203 	sbc.w	r2, r5, r3
 8000258:	2001      	movs	r0, #1
 800025a:	4696      	mov	lr, r2
 800025c:	2e00      	cmp	r6, #0
 800025e:	d0e2      	beq.n	8000226 <__udivmoddi4+0xa6>
 8000260:	e9c6 4e00 	strd	r4, lr, [r6]
 8000264:	e7df      	b.n	8000226 <__udivmoddi4+0xa6>
 8000266:	b902      	cbnz	r2, 800026a <__udivmoddi4+0xea>
 8000268:	deff      	udf	#255	; 0xff
 800026a:	fab2 f382 	clz	r3, r2
 800026e:	2b00      	cmp	r3, #0
 8000270:	f040 808e 	bne.w	8000390 <__udivmoddi4+0x210>
 8000274:	1a88      	subs	r0, r1, r2
 8000276:	2101      	movs	r1, #1
 8000278:	0c17      	lsrs	r7, r2, #16
 800027a:	fa1f fe82 	uxth.w	lr, r2
 800027e:	fbb0 f5f7 	udiv	r5, r0, r7
 8000282:	fb07 0015 	mls	r0, r7, r5, r0
 8000286:	0c22      	lsrs	r2, r4, #16
 8000288:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800028c:	fb0e f005 	mul.w	r0, lr, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d908      	bls.n	80002a6 <__udivmoddi4+0x126>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f105 38ff 	add.w	r8, r5, #4294967295
 800029c:	d202      	bcs.n	80002a4 <__udivmoddi4+0x124>
 800029e:	4290      	cmp	r0, r2
 80002a0:	f200 80cc 	bhi.w	800043c <__udivmoddi4+0x2bc>
 80002a4:	4645      	mov	r5, r8
 80002a6:	1a12      	subs	r2, r2, r0
 80002a8:	fbb2 f0f7 	udiv	r0, r2, r7
 80002ac:	fb07 2210 	mls	r2, r7, r0, r2
 80002b0:	fb0e fe00 	mul.w	lr, lr, r0
 80002b4:	b2a4      	uxth	r4, r4
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	45a6      	cmp	lr, r4
 80002bc:	d908      	bls.n	80002d0 <__udivmoddi4+0x150>
 80002be:	eb1c 0404 	adds.w	r4, ip, r4
 80002c2:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c6:	d202      	bcs.n	80002ce <__udivmoddi4+0x14e>
 80002c8:	45a6      	cmp	lr, r4
 80002ca:	f200 80b4 	bhi.w	8000436 <__udivmoddi4+0x2b6>
 80002ce:	4610      	mov	r0, r2
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80002d8:	e7a0      	b.n	800021c <__udivmoddi4+0x9c>
 80002da:	f1c1 0720 	rsb	r7, r1, #32
 80002de:	408b      	lsls	r3, r1
 80002e0:	fa22 fc07 	lsr.w	ip, r2, r7
 80002e4:	ea4c 0c03 	orr.w	ip, ip, r3
 80002e8:	fa25 fa07 	lsr.w	sl, r5, r7
 80002ec:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80002f0:	fbba f8f9 	udiv	r8, sl, r9
 80002f4:	408d      	lsls	r5, r1
 80002f6:	fa20 f307 	lsr.w	r3, r0, r7
 80002fa:	fb09 aa18 	mls	sl, r9, r8, sl
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	432b      	orrs	r3, r5
 8000304:	fa00 f501 	lsl.w	r5, r0, r1
 8000308:	fb08 f00e 	mul.w	r0, r8, lr
 800030c:	0c1c      	lsrs	r4, r3, #16
 800030e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000312:	42a0      	cmp	r0, r4
 8000314:	fa02 f201 	lsl.w	r2, r2, r1
 8000318:	d90b      	bls.n	8000332 <__udivmoddi4+0x1b2>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f108 3aff 	add.w	sl, r8, #4294967295
 8000322:	f080 8086 	bcs.w	8000432 <__udivmoddi4+0x2b2>
 8000326:	42a0      	cmp	r0, r4
 8000328:	f240 8083 	bls.w	8000432 <__udivmoddi4+0x2b2>
 800032c:	f1a8 0802 	sub.w	r8, r8, #2
 8000330:	4464      	add	r4, ip
 8000332:	1a24      	subs	r4, r4, r0
 8000334:	b298      	uxth	r0, r3
 8000336:	fbb4 f3f9 	udiv	r3, r4, r9
 800033a:	fb09 4413 	mls	r4, r9, r3, r4
 800033e:	fb03 fe0e 	mul.w	lr, r3, lr
 8000342:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000346:	45a6      	cmp	lr, r4
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0x1dc>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000352:	d26a      	bcs.n	800042a <__udivmoddi4+0x2aa>
 8000354:	45a6      	cmp	lr, r4
 8000356:	d968      	bls.n	800042a <__udivmoddi4+0x2aa>
 8000358:	3b02      	subs	r3, #2
 800035a:	4464      	add	r4, ip
 800035c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000360:	fba0 9302 	umull	r9, r3, r0, r2
 8000364:	eba4 040e 	sub.w	r4, r4, lr
 8000368:	429c      	cmp	r4, r3
 800036a:	46c8      	mov	r8, r9
 800036c:	469e      	mov	lr, r3
 800036e:	d354      	bcc.n	800041a <__udivmoddi4+0x29a>
 8000370:	d051      	beq.n	8000416 <__udivmoddi4+0x296>
 8000372:	2e00      	cmp	r6, #0
 8000374:	d067      	beq.n	8000446 <__udivmoddi4+0x2c6>
 8000376:	ebb5 0308 	subs.w	r3, r5, r8
 800037a:	eb64 040e 	sbc.w	r4, r4, lr
 800037e:	40cb      	lsrs	r3, r1
 8000380:	fa04 f707 	lsl.w	r7, r4, r7
 8000384:	431f      	orrs	r7, r3
 8000386:	40cc      	lsrs	r4, r1
 8000388:	e9c6 7400 	strd	r7, r4, [r6]
 800038c:	2100      	movs	r1, #0
 800038e:	e74a      	b.n	8000226 <__udivmoddi4+0xa6>
 8000390:	fa02 fc03 	lsl.w	ip, r2, r3
 8000394:	f1c3 0020 	rsb	r0, r3, #32
 8000398:	40c1      	lsrs	r1, r0
 800039a:	409d      	lsls	r5, r3
 800039c:	fa24 f000 	lsr.w	r0, r4, r0
 80003a0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a4:	4328      	orrs	r0, r5
 80003a6:	fbb1 f5f7 	udiv	r5, r1, r7
 80003aa:	fb07 1115 	mls	r1, r7, r5, r1
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	0c02      	lsrs	r2, r0, #16
 80003b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80003b8:	fb05 f10e 	mul.w	r1, r5, lr
 80003bc:	4291      	cmp	r1, r2
 80003be:	fa04 f403 	lsl.w	r4, r4, r3
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x256>
 80003c4:	eb1c 0202 	adds.w	r2, ip, r2
 80003c8:	f105 38ff 	add.w	r8, r5, #4294967295
 80003cc:	d22f      	bcs.n	800042e <__udivmoddi4+0x2ae>
 80003ce:	4291      	cmp	r1, r2
 80003d0:	d92d      	bls.n	800042e <__udivmoddi4+0x2ae>
 80003d2:	3d02      	subs	r5, #2
 80003d4:	4462      	add	r2, ip
 80003d6:	1a52      	subs	r2, r2, r1
 80003d8:	fbb2 f1f7 	udiv	r1, r2, r7
 80003dc:	fb07 2211 	mls	r2, r7, r1, r2
 80003e0:	b280      	uxth	r0, r0
 80003e2:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80003e6:	fb01 f20e 	mul.w	r2, r1, lr
 80003ea:	4282      	cmp	r2, r0
 80003ec:	d908      	bls.n	8000400 <__udivmoddi4+0x280>
 80003ee:	eb1c 0000 	adds.w	r0, ip, r0
 80003f2:	f101 38ff 	add.w	r8, r1, #4294967295
 80003f6:	d216      	bcs.n	8000426 <__udivmoddi4+0x2a6>
 80003f8:	4282      	cmp	r2, r0
 80003fa:	d914      	bls.n	8000426 <__udivmoddi4+0x2a6>
 80003fc:	3902      	subs	r1, #2
 80003fe:	4460      	add	r0, ip
 8000400:	1a80      	subs	r0, r0, r2
 8000402:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000406:	e73a      	b.n	800027e <__udivmoddi4+0xfe>
 8000408:	4631      	mov	r1, r6
 800040a:	4630      	mov	r0, r6
 800040c:	e70b      	b.n	8000226 <__udivmoddi4+0xa6>
 800040e:	4671      	mov	r1, lr
 8000410:	e6e9      	b.n	80001e6 <__udivmoddi4+0x66>
 8000412:	4610      	mov	r0, r2
 8000414:	e6fe      	b.n	8000214 <__udivmoddi4+0x94>
 8000416:	454d      	cmp	r5, r9
 8000418:	d2ab      	bcs.n	8000372 <__udivmoddi4+0x1f2>
 800041a:	ebb9 0802 	subs.w	r8, r9, r2
 800041e:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000422:	3801      	subs	r0, #1
 8000424:	e7a5      	b.n	8000372 <__udivmoddi4+0x1f2>
 8000426:	4641      	mov	r1, r8
 8000428:	e7ea      	b.n	8000400 <__udivmoddi4+0x280>
 800042a:	4603      	mov	r3, r0
 800042c:	e796      	b.n	800035c <__udivmoddi4+0x1dc>
 800042e:	4645      	mov	r5, r8
 8000430:	e7d1      	b.n	80003d6 <__udivmoddi4+0x256>
 8000432:	46d0      	mov	r8, sl
 8000434:	e77d      	b.n	8000332 <__udivmoddi4+0x1b2>
 8000436:	4464      	add	r4, ip
 8000438:	3802      	subs	r0, #2
 800043a:	e749      	b.n	80002d0 <__udivmoddi4+0x150>
 800043c:	3d02      	subs	r5, #2
 800043e:	4462      	add	r2, ip
 8000440:	e731      	b.n	80002a6 <__udivmoddi4+0x126>
 8000442:	4608      	mov	r0, r1
 8000444:	e70a      	b.n	800025c <__udivmoddi4+0xdc>
 8000446:	4631      	mov	r1, r6
 8000448:	e6ed      	b.n	8000226 <__udivmoddi4+0xa6>
 800044a:	bf00      	nop

0800044c <__aeabi_idiv0>:
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop

08000450 <BL_u32ReadAddressData>:
static  uint8_t AES_CBC_128_Key[] = { 0x2b, 0x7e, 0x15, 0x16, 0x28, 0xae, 0xd2, 0xa6, 0xab, 0xf7, 0x15, 0x88, 0x09, 0xcf, 0x4f, 0x3c };
static  uint8_t AES_CBC_128_IV[]  = { 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f };
struct AES_ctx ctx_fw;
static Bitmask bm;
//**************************Include***************************//
uint32_t BL_u32ReadAddressData(uint32_t address){
 8000450:	b480      	push	{r7}
 8000452:	b085      	sub	sp, #20
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
	uint32_t Local_u32AddressData = *((volatile uint32_t*)(address));
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	60fb      	str	r3, [r7, #12]
	return Local_u32AddressData;
 800045e:	68fb      	ldr	r3, [r7, #12]
}
 8000460:	4618      	mov	r0, r3
 8000462:	3714      	adds	r7, #20
 8000464:	46bd      	mov	sp, r7
 8000466:	bc80      	pop	{r7}
 8000468:	4770      	bx	lr
 800046a:	0000      	movs	r0, r0
 800046c:	0000      	movs	r0, r0
	...

08000470 <BL_voidSetConfigLoRa>:
// Set default baudrate in bootloader
void BL_voidSetConfigLoRa(){
 8000470:	b580      	push	{r7, lr}
 8000472:	b086      	sub	sp, #24
 8000474:	af06      	add	r7, sp, #24
	SX1278_init(&SX1278, 433000000, SX1278_POWER_17DBM, SX1278_LORA_SF_12,
 8000476:	2310      	movs	r3, #16
 8000478:	9305      	str	r3, [sp, #20]
 800047a:	2300      	movs	r3, #0
 800047c:	9304      	str	r3, [sp, #16]
 800047e:	2300      	movs	r3, #0
 8000480:	9303      	str	r3, [sp, #12]
 8000482:	2307      	movs	r3, #7
 8000484:	9302      	str	r3, [sp, #8]
 8000486:	2306      	movs	r3, #6
 8000488:	9301      	str	r3, [sp, #4]
 800048a:	2301      	movs	r3, #1
 800048c:	9300      	str	r3, [sp, #0]
 800048e:	a305      	add	r3, pc, #20	; (adr r3, 80004a4 <BL_voidSetConfigLoRa+0x34>)
 8000490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000494:	4802      	ldr	r0, [pc, #8]	; (80004a0 <BL_voidSetConfigLoRa+0x30>)
 8000496:	f001 fa10 	bl	80018ba <SX1278_init>
			SX1278_LORA_BW_125KHZ, SX1278_LORA_CR_4_5, SX1278_LORA_CRC_EN, 16);
}
 800049a:	bf00      	nop
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	200003c0 	.word	0x200003c0
 80004a4:	19cf0e40 	.word	0x19cf0e40
 80004a8:	00000000 	.word	0x00000000

080004ac <BL_voidBootLoader_Init>:
//**************************Function Define***************************//


void BL_voidBootLoader_Init(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
	//BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER,BL_BRANCHING_FLAG_SET);
	// Read Branching Request Update Flag.
	// UI init boot
	uint32_t Local_u32Flag = BL_u32ReadAddressData(FLAG_STATUS_BOOTLOADER);
 80004b2:	480a      	ldr	r0, [pc, #40]	; (80004dc <BL_voidBootLoader_Init+0x30>)
 80004b4:	f7ff ffcc 	bl	8000450 <BL_u32ReadAddressData>
 80004b8:	6078      	str	r0, [r7, #4]
	if(Local_u32Flag == BL_BRANCHING_FLAG_RESET)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004c0:	d102      	bne.n	80004c8 <BL_voidBootLoader_Init+0x1c>
	{
		// Check images existence, status (and CRC).
		BL_voidCheckActiveRegion();
 80004c2:	f000 f9b1 	bl	8000828 <BL_voidCheckActiveRegion>
	else
	{
		// Do nothing3
		// Application  not exited and backup image not exit
	}
}
 80004c6:	e004      	b.n	80004d2 <BL_voidBootLoader_Init+0x26>
	else if(Local_u32Flag == BL_BRANCHING_FLAG_SET)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d101      	bne.n	80004d2 <BL_voidBootLoader_Init+0x26>
	    BL_voidJumpToBootloader();
 80004ce:	f000 fa39 	bl	8000944 <BL_voidJumpToBootloader>
}
 80004d2:	bf00      	nop
 80004d4:	3708      	adds	r7, #8
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	0801fc00 	.word	0x0801fc00

080004e0 <BL_CheckSize>:
uint8_t BL_CheckSize(uint32_t size_app){
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b084      	sub	sp, #16
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
	//Read size of first bank
	uint32_t Local_u32sizeofapp = BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS);
 80004e8:	4807      	ldr	r0, [pc, #28]	; (8000508 <BL_CheckSize+0x28>)
 80004ea:	f7ff ffb1 	bl	8000450 <BL_u32ReadAddressData>
 80004ee:	60f8      	str	r0, [r7, #12]

	return( Local_u32sizeofapp <= APP_ACTIVE_SIZE ) ? BL_OK : BL_SIZE_ERROR;
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80004f6:	d801      	bhi.n	80004fc <BL_CheckSize+0x1c>
 80004f8:	2300      	movs	r3, #0
 80004fa:	e000      	b.n	80004fe <BL_CheckSize+0x1e>
 80004fc:	2302      	movs	r3, #2
}
 80004fe:	4618      	mov	r0, r3
 8000500:	3710      	adds	r7, #16
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	0801fc18 	.word	0x0801fc18

0800050c <BL_VerifyCheckSum>:
 * @return Bootloader error code ::eBootloaderErrorCodes
 * @retval BL_OK: if calculated checksum matches the application checksum
 * @retval BL_CHKS_ERROR: upon checksum mismatch or when ::USE_CHECKSUM is
 *         disabled
 */
uint8_t BL_VerifyCheckSum(uint32_t u32Size_of_Image , uint32_t CRC_CODE, uint32_t Active_Addr_Indicate){
 800050c:	b580      	push	{r7, lr}
 800050e:	b088      	sub	sp, #32
 8000510:	af00      	add	r7, sp, #0
 8000512:	60f8      	str	r0, [r7, #12]
 8000514:	60b9      	str	r1, [r7, #8]
 8000516:	607a      	str	r2, [r7, #4]
	#if(USE_CHECKSUM)
		// Enable Clock for CRC
		uint32_t  Local_DataAddressVal  = BL_INITIALIZE_WITH_ZERO;
 8000518:	2300      	movs	r3, #0
 800051a:	61fb      	str	r3, [r7, #28]
		uint32_t  Local_ActiveIndicateAddr  = BL_INITIALIZE_WITH_ZERO;
 800051c:	2300      	movs	r3, #0
 800051e:	617b      	str	r3, [r7, #20]
		// set the mark for the active addr
		Local_ActiveIndicateAddr = Active_Addr_Indicate;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	617b      	str	r3, [r7, #20]
		uint32_t Local_VectorTableOffset  = BL_INITIALIZE_WITH_ZERO;
 8000524:	2300      	movs	r3, #0
 8000526:	613b      	str	r3, [r7, #16]
		RCC->AHBENR |=0x40;
 8000528:	4b21      	ldr	r3, [pc, #132]	; (80005b0 <BL_VerifyCheckSum+0xa4>)
 800052a:	695b      	ldr	r3, [r3, #20]
 800052c:	4a20      	ldr	r2, [pc, #128]	; (80005b0 <BL_VerifyCheckSum+0xa4>)
 800052e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000532:	6153      	str	r3, [r2, #20]
		u32Size_of_Image = u32Size_of_Image/4;
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	089b      	lsrs	r3, r3, #2
 8000538:	60fb      	str	r3, [r7, #12]
		/* Resets the CRC calculation unit and set the data register to 0xFFFF_FFFF*/
		CRC->CR = 0x01;
 800053a:	4b1e      	ldr	r3, [pc, #120]	; (80005b4 <BL_VerifyCheckSum+0xa8>)
 800053c:	2201      	movs	r2, #1
 800053e:	609a      	str	r2, [r3, #8]
		for(uint32_t Local_u32Count = 0U ; Local_u32Count < u32Size_of_Image ; Local_u32Count++){
 8000540:	2300      	movs	r3, #0
 8000542:	61bb      	str	r3, [r7, #24]
 8000544:	e024      	b.n	8000590 <BL_VerifyCheckSum+0x84>
			/* Calculate CRC */
			Local_DataAddressVal = BL_u32ReadAddressData(Active_Addr_Indicate);
 8000546:	6878      	ldr	r0, [r7, #4]
 8000548:	f7ff ff82 	bl	8000450 <BL_u32ReadAddressData>
 800054c:	61f8      	str	r0, [r7, #28]
			if (Local_ActiveIndicateAddr  == BANKSECOND_IMAGE){
 800054e:	697b      	ldr	r3, [r7, #20]
 8000550:	4a19      	ldr	r2, [pc, #100]	; (80005b8 <BL_VerifyCheckSum+0xac>)
 8000552:	4293      	cmp	r3, r2
 8000554:	d113      	bne.n	800057e <BL_VerifyCheckSum+0x72>
				Local_VectorTableOffset = Local_DataAddressVal - BANKSECOND_IMAGE;
 8000556:	69fb      	ldr	r3, [r7, #28]
 8000558:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800055c:	f5a3 4350 	sub.w	r3, r3, #53248	; 0xd000
 8000560:	613b      	str	r3, [r7, #16]
				if(Local_VectorTableOffset > 0 &&Local_VectorTableOffset < 0xFFFF ){
 8000562:	693b      	ldr	r3, [r7, #16]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d00a      	beq.n	800057e <BL_VerifyCheckSum+0x72>
 8000568:	693b      	ldr	r3, [r7, #16]
 800056a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800056e:	4293      	cmp	r3, r2
 8000570:	d805      	bhi.n	800057e <BL_VerifyCheckSum+0x72>
					Local_DataAddressVal = BANKFIRST_IMAGE + Local_VectorTableOffset;
 8000572:	693b      	ldr	r3, [r7, #16]
 8000574:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000578:	f503 43a0 	add.w	r3, r3, #20480	; 0x5000
 800057c:	61fb      	str	r3, [r7, #28]
				}
			}
			CRC->DR  = Local_DataAddressVal;
 800057e:	4a0d      	ldr	r2, [pc, #52]	; (80005b4 <BL_VerifyCheckSum+0xa8>)
 8000580:	69fb      	ldr	r3, [r7, #28]
 8000582:	6013      	str	r3, [r2, #0]
			// Recall calculate for CRC IMG bank second
			Active_Addr_Indicate+=0x04u;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	3304      	adds	r3, #4
 8000588:	607b      	str	r3, [r7, #4]
		for(uint32_t Local_u32Count = 0U ; Local_u32Count < u32Size_of_Image ; Local_u32Count++){
 800058a:	69bb      	ldr	r3, [r7, #24]
 800058c:	3301      	adds	r3, #1
 800058e:	61bb      	str	r3, [r7, #24]
 8000590:	69ba      	ldr	r2, [r7, #24]
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	429a      	cmp	r2, r3
 8000596:	d3d6      	bcc.n	8000546 <BL_VerifyCheckSum+0x3a>
			}
	#endif
		// Check Valid Image
		if((CRC->DR) == CRC_CODE ){
 8000598:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <BL_VerifyCheckSum+0xa8>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	68ba      	ldr	r2, [r7, #8]
 800059e:	429a      	cmp	r2, r3
 80005a0:	d101      	bne.n	80005a6 <BL_VerifyCheckSum+0x9a>
			return BL_OK;
 80005a2:	2300      	movs	r3, #0
 80005a4:	e000      	b.n	80005a8 <BL_VerifyCheckSum+0x9c>
		}
		return BL_CHKS_ERROR;
 80005a6:	2303      	movs	r3, #3

}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3720      	adds	r7, #32
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	40021000 	.word	0x40021000
 80005b4:	40023000 	.word	0x40023000
 80005b8:	0800d000 	.word	0x0800d000

080005bc <BL_voidEraseBank>:

HAL_StatusTypeDef BL_voidEraseBank(uint32_t Address_Flash)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b088      	sub	sp, #32
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef	Local_retVal;
	if (Address_Flash == BR_SET_IMAGE_NOT_EXISTING ){
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005ca:	d101      	bne.n	80005d0 <BL_voidEraseBank+0x14>
		Address_Flash = BANKFIRST_IMAGE;
 80005cc:	4b0e      	ldr	r3, [pc, #56]	; (8000608 <BL_voidEraseBank+0x4c>)
 80005ce:	607b      	str	r3, [r7, #4]
	}
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 80005d0:	2300      	movs	r3, #0
 80005d2:	60fb      	str	r3, [r7, #12]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 80005d4:	2301      	movs	r3, #1
 80005d6:	613b      	str	r3, [r7, #16]
	Local_eraseInfo.PageAddress = Address_Flash;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	617b      	str	r3, [r7, #20]
	Local_eraseInfo.NbPages =	32;
 80005dc:	2320      	movs	r3, #32
 80005de:	61bb      	str	r3, [r7, #24]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 80005e0:	f002 fb56 	bl	8002c90 <HAL_FLASH_Unlock>
	Local_retVal = HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 80005e4:	f107 0208 	add.w	r2, r7, #8
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	4611      	mov	r1, r2
 80005ee:	4618      	mov	r0, r3
 80005f0:	f002 fc36 	bl	8002e60 <HAL_FLASHEx_Erase>
 80005f4:	4603      	mov	r3, r0
 80005f6:	77fb      	strb	r3, [r7, #31]

	HAL_FLASH_Lock();
 80005f8:	f002 fb70 	bl	8002cdc <HAL_FLASH_Lock>
	return Local_retVal;
 80005fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3720      	adds	r7, #32
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	08005000 	.word	0x08005000

0800060c <initBitMask>:

void initBitMask(Bitmask *bm){
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	for (uint32_t i = 0; i < (NUM_PACKETS_MAX+7) / 8; i++) {
 8000614:	2300      	movs	r3, #0
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	e007      	b.n	800062a <initBitMask+0x1e>
		bm->bitmask[i] = 0;
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	4413      	add	r3, r2
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < (NUM_PACKETS_MAX+7) / 8; i++) {
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	3301      	adds	r3, #1
 8000628:	60fb      	str	r3, [r7, #12]
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	2b3f      	cmp	r3, #63	; 0x3f
 800062e:	d9f4      	bls.n	800061a <initBitMask+0xe>
	}
}
 8000630:	bf00      	nop
 8000632:	bf00      	nop
 8000634:	3714      	adds	r7, #20
 8000636:	46bd      	mov	sp, r7
 8000638:	bc80      	pop	{r7}
 800063a:	4770      	bx	lr

0800063c <setBit_BitMask>:

void setBit_BitMask(Bitmask *bm , uint16_t packetNumber){
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	460b      	mov	r3, r1
 8000646:	807b      	strh	r3, [r7, #2]
	uint8_t index = (packetNumber-1) / 8;
 8000648:	887b      	ldrh	r3, [r7, #2]
 800064a:	3b01      	subs	r3, #1
 800064c:	2b00      	cmp	r3, #0
 800064e:	da00      	bge.n	8000652 <setBit_BitMask+0x16>
 8000650:	3307      	adds	r3, #7
 8000652:	10db      	asrs	r3, r3, #3
 8000654:	73fb      	strb	r3, [r7, #15]
	uint8_t offset = (packetNumber-1) % 8;
 8000656:	887b      	ldrh	r3, [r7, #2]
 8000658:	3b01      	subs	r3, #1
 800065a:	425a      	negs	r2, r3
 800065c:	f003 0307 	and.w	r3, r3, #7
 8000660:	f002 0207 	and.w	r2, r2, #7
 8000664:	bf58      	it	pl
 8000666:	4253      	negpl	r3, r2
 8000668:	73bb      	strb	r3, [r7, #14]
	bm->bitmask[index] |= (1 << offset);
 800066a:	7bfb      	ldrb	r3, [r7, #15]
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	5cd3      	ldrb	r3, [r2, r3]
 8000670:	b25a      	sxtb	r2, r3
 8000672:	7bbb      	ldrb	r3, [r7, #14]
 8000674:	2101      	movs	r1, #1
 8000676:	fa01 f303 	lsl.w	r3, r1, r3
 800067a:	b25b      	sxtb	r3, r3
 800067c:	4313      	orrs	r3, r2
 800067e:	b25a      	sxtb	r2, r3
 8000680:	7bfb      	ldrb	r3, [r7, #15]
 8000682:	b2d1      	uxtb	r1, r2
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	54d1      	strb	r1, [r2, r3]
}
 8000688:	bf00      	nop
 800068a:	3714      	adds	r7, #20
 800068c:	46bd      	mov	sp, r7
 800068e:	bc80      	pop	{r7}
 8000690:	4770      	bx	lr
	...

08000694 <BL_voidCheckImgCorrectBankFirst>:
void BL_voidCheckImgCorrectBankFirst(void){
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af00      	add	r7, sp, #0
	uint32_t Local_u32ActiveImageStatus = BL_u32ReadAddressData(FLAG_STATUS_BANKFIRST_REGION_ADDRESS);
 800069a:	482a      	ldr	r0, [pc, #168]	; (8000744 <BL_voidCheckImgCorrectBankFirst+0xb0>)
 800069c:	f7ff fed8 	bl	8000450 <BL_u32ReadAddressData>
 80006a0:	6178      	str	r0, [r7, #20]
	uint32_t Local_u32ReceivedCRC       = BL_u32ReadAddressData(FLAG_STATUS_CRC_BANKFIRST_REGION_ADDRESS);
 80006a2:	4829      	ldr	r0, [pc, #164]	; (8000748 <BL_voidCheckImgCorrectBankFirst+0xb4>)
 80006a4:	f7ff fed4 	bl	8000450 <BL_u32ReadAddressData>
 80006a8:	6138      	str	r0, [r7, #16]
	uint32_t Local_u32BackupStatus      = BL_INITIALIZE_EITH_CORRUPTED;
 80006aa:	f06f 030c 	mvn.w	r3, #12
 80006ae:	60fb      	str	r3, [r7, #12]
	uint32_t Local_u32SizeOfImageActive = BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS);
 80006b0:	4826      	ldr	r0, [pc, #152]	; (800074c <BL_voidCheckImgCorrectBankFirst+0xb8>)
 80006b2:	f7ff fecd 	bl	8000450 <BL_u32ReadAddressData>
 80006b6:	60b8      	str	r0, [r7, #8]
	uint32_t Local_u32ActiveRegion      = BL_u32ReadAddressData(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS);
 80006b8:	4825      	ldr	r0, [pc, #148]	; (8000750 <BL_voidCheckImgCorrectBankFirst+0xbc>)
 80006ba:	f7ff fec9 	bl	8000450 <BL_u32ReadAddressData>
 80006be:	6078      	str	r0, [r7, #4]
	if(Local_u32ActiveImageStatus == BR_IMAGE_IS_ACTIVE  )
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	f113 0f0f 	cmn.w	r3, #15
 80006c6:	d118      	bne.n	80006fa <BL_voidCheckImgCorrectBankFirst+0x66>
		{
			//Verify CheckSum
	    	if(BL_VerifyCheckSum(Local_u32SizeOfImageActive, Local_u32ReceivedCRC ,FIRST_IMAGE_START_ADDRESS ) == BL_OK){
 80006c8:	4a22      	ldr	r2, [pc, #136]	; (8000754 <BL_voidCheckImgCorrectBankFirst+0xc0>)
 80006ca:	6939      	ldr	r1, [r7, #16]
 80006cc:	68b8      	ldr	r0, [r7, #8]
 80006ce:	f7ff ff1d 	bl	800050c <BL_VerifyCheckSum>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d10a      	bne.n	80006ee <BL_voidCheckImgCorrectBankFirst+0x5a>
	    		if(Local_u32ActiveRegion != BR_SET_IMAGE_NOT_EXISTING)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006de:	d003      	beq.n	80006e8 <BL_voidCheckImgCorrectBankFirst+0x54>
	    			BL_voidEraseRestoreHeaderPage(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS, BANKFIRST_IMAGE);
 80006e0:	491c      	ldr	r1, [pc, #112]	; (8000754 <BL_voidCheckImgCorrectBankFirst+0xc0>)
 80006e2:	481b      	ldr	r0, [pc, #108]	; (8000750 <BL_voidCheckImgCorrectBankFirst+0xbc>)
 80006e4:	f000 f934 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
	    		BL_voidJumpToActiveRegion();
 80006e8:	f000 f900 	bl	80008ec <BL_voidJumpToActiveRegion>
		}
	    else
	    {
	        // Do nothing
	    }
}
 80006ec:	e025      	b.n	800073a <BL_voidCheckImgCorrectBankFirst+0xa6>
	    		BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKFIRST_REGION_ADDRESS , BR_SET_IMAGE_CORRUPTED);
 80006ee:	f06f 010b 	mvn.w	r1, #11
 80006f2:	4814      	ldr	r0, [pc, #80]	; (8000744 <BL_voidCheckImgCorrectBankFirst+0xb0>)
 80006f4:	f000 f92c 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
}
 80006f8:	e01f      	b.n	800073a <BL_voidCheckImgCorrectBankFirst+0xa6>
	else if(Local_u32ActiveImageStatus == BR_IMAGE_IS_CORRUPTED || Local_u32ActiveImageStatus == BR_IMAGE_IS_NOT_EXISTING)
 80006fa:	697b      	ldr	r3, [r7, #20]
 80006fc:	f113 0f0c 	cmn.w	r3, #12
 8000700:	d003      	beq.n	800070a <BL_voidCheckImgCorrectBankFirst+0x76>
 8000702:	697b      	ldr	r3, [r7, #20]
 8000704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000708:	d117      	bne.n	800073a <BL_voidCheckImgCorrectBankFirst+0xa6>
	    	Local_u32BackupStatus    = BL_32CheckBankSecondRegion();
 800070a:	f000 f8cf 	bl	80008ac <BL_32CheckBankSecondRegion>
 800070e:	60f8      	str	r0, [r7, #12]
			if(Local_u32BackupStatus == BR_IMAGE_IS_CORRECT)
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	f113 0f0e 	cmn.w	r3, #14
 8000716:	d106      	bne.n	8000726 <BL_voidCheckImgCorrectBankFirst+0x92>
				BL_voidEraseRestoreHeaderPage(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS , BANKSECOND_IMAGE);
 8000718:	490f      	ldr	r1, [pc, #60]	; (8000758 <BL_voidCheckImgCorrectBankFirst+0xc4>)
 800071a:	480d      	ldr	r0, [pc, #52]	; (8000750 <BL_voidCheckImgCorrectBankFirst+0xbc>)
 800071c:	f000 f918 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
				BL_voidJumpToActiveRegion();
 8000720:	f000 f8e4 	bl	80008ec <BL_voidJumpToActiveRegion>
}
 8000724:	e009      	b.n	800073a <BL_voidCheckImgCorrectBankFirst+0xa6>
			else if(Local_u32BackupStatus == BR_IMAGE_IS_CORRUPTED || Local_u32BackupStatus == BR_IMAGE_IS_NOT_EXISTING)
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	f113 0f0c 	cmn.w	r3, #12
 800072c:	d003      	beq.n	8000736 <BL_voidCheckImgCorrectBankFirst+0xa2>
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000734:	d101      	bne.n	800073a <BL_voidCheckImgCorrectBankFirst+0xa6>
				BL_voidSetBranchingFlagAndMakeSWR();
 8000736:	f000 f9a1 	bl	8000a7c <BL_voidSetBranchingFlagAndMakeSWR>
}
 800073a:	bf00      	nop
 800073c:	3718      	adds	r7, #24
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	0801fc14 	.word	0x0801fc14
 8000748:	0801fc1c 	.word	0x0801fc1c
 800074c:	0801fc18 	.word	0x0801fc18
 8000750:	0801fc44 	.word	0x0801fc44
 8000754:	08005000 	.word	0x08005000
 8000758:	0800d000 	.word	0x0800d000

0800075c <BL_voidCheckImgCorrectBankSecond>:
void BL_voidCheckImgCorrectBankSecond(void){
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
	uint32_t Local_u32ActiveImageStatus = BL_u32ReadAddressData(FLAG_STATUS_BANKSECOND_REGION_ADDRESS);
 8000762:	482a      	ldr	r0, [pc, #168]	; (800080c <BL_voidCheckImgCorrectBankSecond+0xb0>)
 8000764:	f7ff fe74 	bl	8000450 <BL_u32ReadAddressData>
 8000768:	6178      	str	r0, [r7, #20]
	uint32_t Local_u32ReceivedCRC       = BL_u32ReadAddressData(FLAG_STATUS_CRC_BANKSECOND_REGION_ADDRESS);
 800076a:	4829      	ldr	r0, [pc, #164]	; (8000810 <BL_voidCheckImgCorrectBankSecond+0xb4>)
 800076c:	f7ff fe70 	bl	8000450 <BL_u32ReadAddressData>
 8000770:	6138      	str	r0, [r7, #16]
	uint32_t Local_u32BackupStatus      = BL_INITIALIZE_EITH_CORRUPTED;
 8000772:	f06f 030c 	mvn.w	r3, #12
 8000776:	60fb      	str	r3, [r7, #12]
	uint32_t Local_u32SizeOfImageActive = BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKSECOND_REGION_ADDRESS);
 8000778:	4826      	ldr	r0, [pc, #152]	; (8000814 <BL_voidCheckImgCorrectBankSecond+0xb8>)
 800077a:	f7ff fe69 	bl	8000450 <BL_u32ReadAddressData>
 800077e:	60b8      	str	r0, [r7, #8]
	uint32_t Local_u32ActiveRegion      = BL_u32ReadAddressData(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS);
 8000780:	4825      	ldr	r0, [pc, #148]	; (8000818 <BL_voidCheckImgCorrectBankSecond+0xbc>)
 8000782:	f7ff fe65 	bl	8000450 <BL_u32ReadAddressData>
 8000786:	6078      	str	r0, [r7, #4]
	if(Local_u32ActiveImageStatus == BR_IMAGE_IS_ACTIVE  )
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	f113 0f0f 	cmn.w	r3, #15
 800078e:	d118      	bne.n	80007c2 <BL_voidCheckImgCorrectBankSecond+0x66>
	{
		//Verify CheckSum
		if(BL_VerifyCheckSum(Local_u32SizeOfImageActive, Local_u32ReceivedCRC , SECOND_IMAGE_START_ADDRESS) == BL_OK ){
 8000790:	4a22      	ldr	r2, [pc, #136]	; (800081c <BL_voidCheckImgCorrectBankSecond+0xc0>)
 8000792:	6939      	ldr	r1, [r7, #16]
 8000794:	68b8      	ldr	r0, [r7, #8]
 8000796:	f7ff feb9 	bl	800050c <BL_VerifyCheckSum>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d10a      	bne.n	80007b6 <BL_voidCheckImgCorrectBankSecond+0x5a>
			if(Local_u32ActiveRegion != BR_SET_IMAGE_NOT_EXISTING)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007a6:	d003      	beq.n	80007b0 <BL_voidCheckImgCorrectBankSecond+0x54>
				BL_voidEraseRestoreHeaderPage(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS, BANKSECOND_IMAGE);
 80007a8:	491c      	ldr	r1, [pc, #112]	; (800081c <BL_voidCheckImgCorrectBankSecond+0xc0>)
 80007aa:	481b      	ldr	r0, [pc, #108]	; (8000818 <BL_voidCheckImgCorrectBankSecond+0xbc>)
 80007ac:	f000 f8d0 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
			BL_voidJumpToActiveRegion();
 80007b0:	f000 f89c 	bl	80008ec <BL_voidJumpToActiveRegion>
	}
	else
	{
		// Do nothing
	}
}
 80007b4:	e025      	b.n	8000802 <BL_voidCheckImgCorrectBankSecond+0xa6>
			BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKFIRST_REGION_ADDRESS , BR_SET_IMAGE_CORRUPTED);
 80007b6:	f06f 010b 	mvn.w	r1, #11
 80007ba:	4819      	ldr	r0, [pc, #100]	; (8000820 <BL_voidCheckImgCorrectBankSecond+0xc4>)
 80007bc:	f000 f8c8 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
}
 80007c0:	e01f      	b.n	8000802 <BL_voidCheckImgCorrectBankSecond+0xa6>
	else if(Local_u32ActiveImageStatus == BR_IMAGE_IS_CORRUPTED || Local_u32ActiveImageStatus == BR_IMAGE_IS_NOT_EXISTING)
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	f113 0f0c 	cmn.w	r3, #12
 80007c8:	d003      	beq.n	80007d2 <BL_voidCheckImgCorrectBankSecond+0x76>
 80007ca:	697b      	ldr	r3, [r7, #20]
 80007cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007d0:	d117      	bne.n	8000802 <BL_voidCheckImgCorrectBankSecond+0xa6>
		Local_u32BackupStatus    = BL_32CheckBankFirstRegion();
 80007d2:	f000 f84b 	bl	800086c <BL_32CheckBankFirstRegion>
 80007d6:	60f8      	str	r0, [r7, #12]
		if(Local_u32BackupStatus == BR_IMAGE_IS_CORRECT)
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	f113 0f0e 	cmn.w	r3, #14
 80007de:	d106      	bne.n	80007ee <BL_voidCheckImgCorrectBankSecond+0x92>
			BL_voidEraseRestoreHeaderPage(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS , BANKFIRST_IMAGE);
 80007e0:	4910      	ldr	r1, [pc, #64]	; (8000824 <BL_voidCheckImgCorrectBankSecond+0xc8>)
 80007e2:	480d      	ldr	r0, [pc, #52]	; (8000818 <BL_voidCheckImgCorrectBankSecond+0xbc>)
 80007e4:	f000 f8b4 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
			BL_voidJumpToActiveRegion();
 80007e8:	f000 f880 	bl	80008ec <BL_voidJumpToActiveRegion>
}
 80007ec:	e009      	b.n	8000802 <BL_voidCheckImgCorrectBankSecond+0xa6>
		else if(Local_u32BackupStatus == BR_IMAGE_IS_CORRUPTED || Local_u32BackupStatus == BR_IMAGE_IS_NOT_EXISTING)
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	f113 0f0c 	cmn.w	r3, #12
 80007f4:	d003      	beq.n	80007fe <BL_voidCheckImgCorrectBankSecond+0xa2>
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007fc:	d101      	bne.n	8000802 <BL_voidCheckImgCorrectBankSecond+0xa6>
			BL_voidSetBranchingFlagAndMakeSWR();
 80007fe:	f000 f93d 	bl	8000a7c <BL_voidSetBranchingFlagAndMakeSWR>
}
 8000802:	bf00      	nop
 8000804:	3718      	adds	r7, #24
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	0801fc34 	.word	0x0801fc34
 8000810:	0801fc3c 	.word	0x0801fc3c
 8000814:	0801fc38 	.word	0x0801fc38
 8000818:	0801fc44 	.word	0x0801fc44
 800081c:	0800d000 	.word	0x0800d000
 8000820:	0801fc14 	.word	0x0801fc14
 8000824:	08005000 	.word	0x08005000

08000828 <BL_voidCheckActiveRegion>:

void BL_voidCheckActiveRegion(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
    // Read Images Status To Determine Which Image Will Be Excuted.
	uint32_t Local_u32ActiveRegionRunning = BL_u32ReadAddressData(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS);
 800082e:	480c      	ldr	r0, [pc, #48]	; (8000860 <BL_voidCheckActiveRegion+0x38>)
 8000830:	f7ff fe0e 	bl	8000450 <BL_u32ReadAddressData>
 8000834:	6078      	str	r0, [r7, #4]
	switch(Local_u32ActiveRegionRunning)
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	4a0a      	ldr	r2, [pc, #40]	; (8000864 <BL_voidCheckActiveRegion+0x3c>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d004      	beq.n	8000848 <BL_voidCheckActiveRegion+0x20>
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4a09      	ldr	r2, [pc, #36]	; (8000868 <BL_voidCheckActiveRegion+0x40>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d003      	beq.n	800084e <BL_voidCheckActiveRegion+0x26>
		case BANKSECOND_IMAGE:
			BL_voidCheckImgCorrectBankSecond();
			break;
		default :
			/*ERROR*/
			break;
 8000846:	e005      	b.n	8000854 <BL_voidCheckActiveRegion+0x2c>
			BL_voidCheckImgCorrectBankFirst();
 8000848:	f7ff ff24 	bl	8000694 <BL_voidCheckImgCorrectBankFirst>
			break;
 800084c:	e002      	b.n	8000854 <BL_voidCheckActiveRegion+0x2c>
			BL_voidCheckImgCorrectBankSecond();
 800084e:	f7ff ff85 	bl	800075c <BL_voidCheckImgCorrectBankSecond>
			break;
 8000852:	bf00      	nop

	}
	// Reset SW
	BL_voidSetBranchingFlagAndMakeSWR();
 8000854:	f000 f912 	bl	8000a7c <BL_voidSetBranchingFlagAndMakeSWR>

}
 8000858:	bf00      	nop
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	0801fc44 	.word	0x0801fc44
 8000864:	08005000 	.word	0x08005000
 8000868:	0800d000 	.word	0x0800d000

0800086c <BL_32CheckBankFirstRegion>:

uint32_t BL_32CheckBankFirstRegion(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
	uint32_t Local_u32BackupStatus =BL_u32ReadAddressData(FLAG_STATUS_BANKFIRST_REGION_ADDRESS);
 8000872:	480d      	ldr	r0, [pc, #52]	; (80008a8 <BL_32CheckBankFirstRegion+0x3c>)
 8000874:	f7ff fdec 	bl	8000450 <BL_u32ReadAddressData>
 8000878:	6078      	str	r0, [r7, #4]
	// if exist Backup image
	if(Local_u32BackupStatus == BR_IMAGE_IS_ACTIVE)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	f113 0f0f 	cmn.w	r3, #15
 8000880:	d102      	bne.n	8000888 <BL_32CheckBankFirstRegion+0x1c>
	{
		return BR_IMAGE_IS_CORRECT;
 8000882:	f06f 030d 	mvn.w	r3, #13
 8000886:	e00b      	b.n	80008a0 <BL_32CheckBankFirstRegion+0x34>
	}
	else if(Local_u32BackupStatus == BR_IMAGE_IS_CORRUPTED || Local_u32BackupStatus == BR_IMAGE_IS_NOT_EXISTING)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	f113 0f0c 	cmn.w	r3, #12
 800088e:	d003      	beq.n	8000898 <BL_32CheckBankFirstRegion+0x2c>
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000896:	d102      	bne.n	800089e <BL_32CheckBankFirstRegion+0x32>
	{
		return BR_IMAGE_IS_CORRUPTED;
 8000898:	f06f 030b 	mvn.w	r3, #11
 800089c:	e000      	b.n	80008a0 <BL_32CheckBankFirstRegion+0x34>
	}
	else
	{
		//Do nothing here
	}
	return Local_u32BackupStatus;
 800089e:	687b      	ldr	r3, [r7, #4]
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	0801fc14 	.word	0x0801fc14

080008ac <BL_32CheckBankSecondRegion>:

uint32_t BL_32CheckBankSecondRegion(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
	uint32_t Local_u32BackupStatus =BL_u32ReadAddressData(FLAG_STATUS_BANKSECOND_REGION_ADDRESS);
 80008b2:	480d      	ldr	r0, [pc, #52]	; (80008e8 <BL_32CheckBankSecondRegion+0x3c>)
 80008b4:	f7ff fdcc 	bl	8000450 <BL_u32ReadAddressData>
 80008b8:	6078      	str	r0, [r7, #4]
	// if exist Backup image
	if(Local_u32BackupStatus == BR_IMAGE_IS_ACTIVE)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	f113 0f0f 	cmn.w	r3, #15
 80008c0:	d102      	bne.n	80008c8 <BL_32CheckBankSecondRegion+0x1c>
	{
		return BR_IMAGE_IS_CORRECT;
 80008c2:	f06f 030d 	mvn.w	r3, #13
 80008c6:	e00b      	b.n	80008e0 <BL_32CheckBankSecondRegion+0x34>
	}
	else if(Local_u32BackupStatus == BR_IMAGE_IS_CORRUPTED || Local_u32BackupStatus == BR_IMAGE_IS_NOT_EXISTING)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	f113 0f0c 	cmn.w	r3, #12
 80008ce:	d003      	beq.n	80008d8 <BL_32CheckBankSecondRegion+0x2c>
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008d6:	d102      	bne.n	80008de <BL_32CheckBankSecondRegion+0x32>
	{
		return BR_IMAGE_IS_CORRUPTED;
 80008d8:	f06f 030b 	mvn.w	r3, #11
 80008dc:	e000      	b.n	80008e0 <BL_32CheckBankSecondRegion+0x34>
	}
	else
	{
		//Do nothing here
	}
	return Local_u32BackupStatus;
 80008de:	687b      	ldr	r3, [r7, #4]
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3708      	adds	r7, #8
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	0801fc34 	.word	0x0801fc34

080008ec <BL_voidJumpToActiveRegion>:


void BL_voidJumpToActiveRegion(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
	uint32_t Local_u32ActiveImageAddress = BL_u32ReadAddressData(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS);
 80008f2:	4810      	ldr	r0, [pc, #64]	; (8000934 <BL_voidJumpToActiveRegion+0x48>)
 80008f4:	f7ff fdac 	bl	8000450 <BL_u32ReadAddressData>
 80008f8:	6078      	str	r0, [r7, #4]
	//MX_GPIO_Deinit();
	SysTick->CTRL = 0x0; //Disables SysTick timer and its related interrupt
 80008fa:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <BL_voidJumpToActiveRegion+0x4c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
	HAL_DeInit();
 8000900:	f001 ffe4 	bl	80028cc <HAL_DeInit>
	RCC->CIR = 0x00000000; //Disable all interrupts related to clock
 8000904:	4b0d      	ldr	r3, [pc, #52]	; (800093c <BL_voidJumpToActiveRegion+0x50>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
	//uint32_t Local_u32ActiveImageAddress  = *(Application_t*)(Local_u32ActiveImageAddress + 4) ;
	Application_t AddressToCall = 0 ;
 800090a:	2300      	movs	r3, #0
 800090c:	603b      	str	r3, [r7, #0]
	AddressToCall = *(Application_t*)(Local_u32ActiveImageAddress + 4); // Point to Reset Handler
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	3304      	adds	r3, #4
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	603b      	str	r3, [r7, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000916:	f3bf 8f5f 	dmb	sy
}
 800091a:	bf00      	nop
	//AddressToCall = Local_u32ActiveImageAddress;
	__DMB(); //ARM says to use a DMB instruction before relocating VTOR *
	SCB->VTOR = Local_u32ActiveImageAddress; //We relocate vector table to the sector 1 of Active Region
 800091c:	4a08      	ldr	r2, [pc, #32]	; (8000940 <BL_voidJumpToActiveRegion+0x54>)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000922:	f3bf 8f4f 	dsb	sy
}
 8000926:	bf00      	nop
	__DSB(); //ARM says to use a DSB instruction just after 	relocating VTOR */

	AddressToCall();
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	4798      	blx	r3
}
 800092c:	bf00      	nop
 800092e:	3708      	adds	r7, #8
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	0801fc44 	.word	0x0801fc44
 8000938:	e000e010 	.word	0xe000e010
 800093c:	40021000 	.word	0x40021000
 8000940:	e000ed00 	.word	0xe000ed00

08000944 <BL_voidJumpToBootloader>:

void BL_voidJumpToBootloader(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
	//@TODO: In develop
	BL_voidUpdateHeaders();
 8000948:	f000 f8a6 	bl	8000a98 <BL_voidUpdateHeaders>
	//BL_voidReceiveUpdate();
}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}

08000950 <BL_voidEraseRestoreHeaderPage>:

void BL_voidEraseRestoreHeaderPage(uint32_t Copy_u32Address, uint32_t Copy_u32NewData)
{
 8000950:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000954:	b0b2      	sub	sp, #200	; 0xc8
 8000956:	af00      	add	r7, sp, #0
 8000958:	6078      	str	r0, [r7, #4]
 800095a:	6039      	str	r1, [r7, #0]
	uint32_t Local_u32AddressArray	[NUMBER_OF_FLAGS];
	uint32_t Local_u32DataArray		[NUMBER_OF_FLAGS];
	uint16_t Local_u16DataIndex        = 0;
 800095c:	2300      	movs	r3, #0
 800095e:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
	uint16_t Local_u16DataCounter      = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
	uint32_t Local_u32AddressCounter   = 0;
 8000968:	2300      	movs	r3, #0
 800096a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

	//Copy all flag to array before erase
	for( Local_u32AddressCounter = START_OF_FLAG_REGION ;Local_u32AddressCounter < END_OF_FLAG_REGION;)
 800096e:	4b41      	ldr	r3, [pc, #260]	; (8000a74 <BL_voidEraseRestoreHeaderPage+0x124>)
 8000970:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000974:	e031      	b.n	80009da <BL_voidEraseRestoreHeaderPage+0x8a>
	{
		if( (Local_u32AddressCounter != Copy_u32Address) & (*((volatile uint32_t*)(Local_u32AddressCounter)) != ERASED_VALUE))
 8000976:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	429a      	cmp	r2, r3
 800097e:	bf14      	ite	ne
 8000980:	2301      	movne	r3, #1
 8000982:	2300      	moveq	r3, #0
 8000984:	b2da      	uxtb	r2, r3
 8000986:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000990:	bf14      	ite	ne
 8000992:	2301      	movne	r3, #1
 8000994:	2300      	moveq	r3, #0
 8000996:	b2db      	uxtb	r3, r3
 8000998:	4013      	ands	r3, r2
 800099a:	b2db      	uxtb	r3, r3
 800099c:	2b00      	cmp	r3, #0
 800099e:	d017      	beq.n	80009d0 <BL_voidEraseRestoreHeaderPage+0x80>
		{
			Local_u32AddressArray[Local_u16DataIndex] = Local_u32AddressCounter;
 80009a0:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	33c8      	adds	r3, #200	; 0xc8
 80009a8:	443b      	add	r3, r7
 80009aa:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80009ae:	f843 2c58 	str.w	r2, [r3, #-88]
			Local_u32DataArray[Local_u16DataIndex] = *((volatile uint32_t*)(Local_u32AddressCounter));
 80009b2:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80009b6:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80009ba:	6812      	ldr	r2, [r2, #0]
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	33c8      	adds	r3, #200	; 0xc8
 80009c0:	443b      	add	r3, r7
 80009c2:	f843 2ca8 	str.w	r2, [r3, #-168]
			Local_u16DataIndex++ ;
 80009c6:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80009ca:	3301      	adds	r3, #1
 80009cc:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
		}
		Local_u32AddressCounter = Local_u32AddressCounter + WORD_SIZE_IN_BYTE;
 80009d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80009d4:	3304      	adds	r3, #4
 80009d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	for( Local_u32AddressCounter = START_OF_FLAG_REGION ;Local_u32AddressCounter < END_OF_FLAG_REGION;)
 80009da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80009de:	4a26      	ldr	r2, [pc, #152]	; (8000a78 <BL_voidEraseRestoreHeaderPage+0x128>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d9c8      	bls.n	8000976 <BL_voidEraseRestoreHeaderPage+0x26>
	}

	// Erase the Flag region.
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 80009e4:	2300      	movs	r3, #0
 80009e6:	613b      	str	r3, [r7, #16]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 80009e8:	2301      	movs	r3, #1
 80009ea:	617b      	str	r3, [r7, #20]
	Local_eraseInfo.PageAddress = FLAG_IMAGE;
 80009ec:	4b21      	ldr	r3, [pc, #132]	; (8000a74 <BL_voidEraseRestoreHeaderPage+0x124>)
 80009ee:	61bb      	str	r3, [r7, #24]
	Local_eraseInfo.NbPages = 1;
 80009f0:	2301      	movs	r3, #1
 80009f2:	61fb      	str	r3, [r7, #28]
	HAL_FLASH_Unlock(); //Unlocks the flash memory
 80009f4:	f002 f94c 	bl	8002c90 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 80009f8:	f107 020c 	add.w	r2, r7, #12
 80009fc:	f107 0310 	add.w	r3, r7, #16
 8000a00:	4611      	mov	r1, r2
 8000a02:	4618      	mov	r0, r3
 8000a04:	f002 fa2c 	bl	8002e60 <HAL_FLASHEx_Erase>
	for (Local_u16DataCounter = 0 ; Local_u16DataCounter < Local_u16DataIndex ; Local_u16DataCounter++ )
 8000a08:	2300      	movs	r3, #0
 8000a0a:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 8000a0e:	e01a      	b.n	8000a46 <BL_voidEraseRestoreHeaderPage+0xf6>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Local_u32AddressArray[Local_u16DataCounter], Local_u32DataArray[Local_u16DataCounter]);
 8000a10:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	33c8      	adds	r3, #200	; 0xc8
 8000a18:	443b      	add	r3, r7
 8000a1a:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8000a1e:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	33c8      	adds	r3, #200	; 0xc8
 8000a26:	443b      	add	r3, r7
 8000a28:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	4698      	mov	r8, r3
 8000a30:	4691      	mov	r9, r2
 8000a32:	4642      	mov	r2, r8
 8000a34:	464b      	mov	r3, r9
 8000a36:	2002      	movs	r0, #2
 8000a38:	f002 f8ba 	bl	8002bb0 <HAL_FLASH_Program>
	for (Local_u16DataCounter = 0 ; Local_u16DataCounter < Local_u16DataIndex ; Local_u16DataCounter++ )
 8000a3c:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000a40:	3301      	adds	r3, #1
 8000a42:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 8000a46:	f8b7 20c4 	ldrh.w	r2, [r7, #196]	; 0xc4
 8000a4a:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d3de      	bcc.n	8000a10 <BL_voidEraseRestoreHeaderPage+0xc0>
	}
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Copy_u32Address, Copy_u32NewData); //Replace new data to flash
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	2200      	movs	r2, #0
 8000a56:	461c      	mov	r4, r3
 8000a58:	4615      	mov	r5, r2
 8000a5a:	4622      	mov	r2, r4
 8000a5c:	462b      	mov	r3, r5
 8000a5e:	6879      	ldr	r1, [r7, #4]
 8000a60:	2002      	movs	r0, #2
 8000a62:	f002 f8a5 	bl	8002bb0 <HAL_FLASH_Program>
	HAL_FLASH_Lock();  //Locks again the flash memory
 8000a66:	f002 f939 	bl	8002cdc <HAL_FLASH_Lock>
}
 8000a6a:	bf00      	nop
 8000a6c:	37c8      	adds	r7, #200	; 0xc8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000a74:	0801fc00 	.word	0x0801fc00
 8000a78:	0801fc4f 	.word	0x0801fc4f

08000a7c <BL_voidSetBranchingFlagAndMakeSWR>:

void BL_voidSetBranchingFlagAndMakeSWR(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
	// Set Branching Flag To Receive New Code.
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER, BL_SET_BRANCHING_FLAG);
 8000a80:	2100      	movs	r1, #0
 8000a82:	4803      	ldr	r0, [pc, #12]	; (8000a90 <BL_voidSetBranchingFlagAndMakeSWR+0x14>)
 8000a84:	f7ff ff64 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
	// Make Software Reset.
	BL_voidMakeSoftWareReset();
 8000a88:	f000 fbb4 	bl	80011f4 <BL_voidMakeSoftWareReset>
}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	0801fc00 	.word	0x0801fc00
 8000a94:	00000000 	.word	0x00000000

08000a98 <BL_voidUpdateHeaders>:


/*Update size of Image in header*/
void BL_voidUpdateHeaders(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08a      	sub	sp, #40	; 0x28
 8000a9c:	af06      	add	r7, sp, #24
	uint32_t Local_u32ImageSizeInBytes         = BL_INITIALIZE_WITH_ZERO;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
	uint32_t Local_u32CRCImage 					=BL_INITIALIZE_WITH_ZERO;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60bb      	str	r3, [r7, #8]
	uint32_t Local_u32VerImage 					= BL_INITIALIZE_WITH_ZERO;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	607b      	str	r3, [r7, #4]
	uint32_t Local_u32ActiveRegionRunning = BL_u32ReadAddressData(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS);
 8000aaa:	4873      	ldr	r0, [pc, #460]	; (8000c78 <BL_voidUpdateHeaders+0x1e0>)
 8000aac:	f7ff fcd0 	bl	8000450 <BL_u32ReadAddressData>
 8000ab0:	6038      	str	r0, [r7, #0]
	//Structure LoRa Transmit
	BL_voidSetConfigLoRa();
 8000ab2:	f7ff fcdd 	bl	8000470 <BL_voidSetConfigLoRa>
	// get Config Synchronize
	/* MCU response MCU_ENTER_FBL to GW and expect get resp as GW_SYNC_CONFIG*/
	LORA_IF_Stransmit_Response(&SX1278, buffer_resp, ret, ADDR_NODE_1, MCU_ACCEPT_REQUEST);
 8000ab6:	4b71      	ldr	r3, [pc, #452]	; (8000c7c <BL_voidUpdateHeaders+0x1e4>)
 8000ab8:	781a      	ldrb	r2, [r3, #0]
 8000aba:	2302      	movs	r3, #2
 8000abc:	9300      	str	r3, [sp, #0]
 8000abe:	2301      	movs	r3, #1
 8000ac0:	496f      	ldr	r1, [pc, #444]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000ac2:	4870      	ldr	r0, [pc, #448]	; (8000c84 <BL_voidUpdateHeaders+0x1ec>)
 8000ac4:	f001 f988 	bl	8001dd8 <LORA_IF_Stransmit_Response>
	ret = SX1278_LoRaEntryRx(&SX1278, SIZE_BUFFER_16BYTES , 10000);
 8000ac8:	f242 7210 	movw	r2, #10000	; 0x2710
 8000acc:	2110      	movs	r1, #16
 8000ace:	486d      	ldr	r0, [pc, #436]	; (8000c84 <BL_voidUpdateHeaders+0x1ec>)
 8000ad0:	f000 fdac 	bl	800162c <SX1278_LoRaEntryRx>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	b2da      	uxtb	r2, r3
 8000ad8:	4b68      	ldr	r3, [pc, #416]	; (8000c7c <BL_voidUpdateHeaders+0x1e4>)
 8000ada:	701a      	strb	r2, [r3, #0]
	while(1){
		// Wait to get GW CONFIG
		// Request LoRa stransmit to get size of code
		if(LORA_IF_Stransmit_Request(&SX1278,(uint8_t*)  buffer_resp, ret, ADDR_NODE_1 , GW_SYNC_CONFIG ) == LORA_OKE)
 8000adc:	4b67      	ldr	r3, [pc, #412]	; (8000c7c <BL_voidUpdateHeaders+0x1e4>)
 8000ade:	781a      	ldrb	r2, [r3, #0]
 8000ae0:	2320      	movs	r3, #32
 8000ae2:	9300      	str	r3, [sp, #0]
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	4966      	ldr	r1, [pc, #408]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000ae8:	4866      	ldr	r0, [pc, #408]	; (8000c84 <BL_voidUpdateHeaders+0x1ec>)
 8000aea:	f001 f8df 	bl	8001cac <LORA_IF_Stransmit_Request>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d1f3      	bne.n	8000adc <BL_voidUpdateHeaders+0x44>
		{
			//Send response to GW
			LORA_IF_TransferData_Frame(&SX1278, (uint8_t*)  buffer_req, ret, MAX_TIME_OUT, SIZE_BUFFER_16BYTES, MCU_RECEIVED_CONFIG);
 8000af4:	4b61      	ldr	r3, [pc, #388]	; (8000c7c <BL_voidUpdateHeaders+0x1e4>)
 8000af6:	781a      	ldrb	r2, [r3, #0]
 8000af8:	2321      	movs	r3, #33	; 0x21
 8000afa:	9301      	str	r3, [sp, #4]
 8000afc:	2310      	movs	r3, #16
 8000afe:	9300      	str	r3, [sp, #0]
 8000b00:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000b04:	4960      	ldr	r1, [pc, #384]	; (8000c88 <BL_voidUpdateHeaders+0x1f0>)
 8000b06:	485f      	ldr	r0, [pc, #380]	; (8000c84 <BL_voidUpdateHeaders+0x1ec>)
 8000b08:	f001 f88a 	bl	8001c20 <LORA_IF_TransferData_Frame>
			//Set Parameter and Configurate for LoRa
			u8SF= buffer_resp[3];
 8000b0c:	4b5c      	ldr	r3, [pc, #368]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b0e:	78da      	ldrb	r2, [r3, #3]
 8000b10:	4b5e      	ldr	r3, [pc, #376]	; (8000c8c <BL_voidUpdateHeaders+0x1f4>)
 8000b12:	701a      	strb	r2, [r3, #0]
			u8BW= buffer_resp[4];
 8000b14:	4b5a      	ldr	r3, [pc, #360]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b16:	791a      	ldrb	r2, [r3, #4]
 8000b18:	4b5d      	ldr	r3, [pc, #372]	; (8000c90 <BL_voidUpdateHeaders+0x1f8>)
 8000b1a:	701a      	strb	r2, [r3, #0]
			u8CR= buffer_resp[5];
 8000b1c:	4b58      	ldr	r3, [pc, #352]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b1e:	795a      	ldrb	r2, [r3, #5]
 8000b20:	4b5c      	ldr	r3, [pc, #368]	; (8000c94 <BL_voidUpdateHeaders+0x1fc>)
 8000b22:	701a      	strb	r2, [r3, #0]
			/*Response Goto Programming and Send Update Request */
			SX1278_init(&SX1278, 433000000, SX1278_POWER_17DBM, u8SF,
 8000b24:	4b59      	ldr	r3, [pc, #356]	; (8000c8c <BL_voidUpdateHeaders+0x1f4>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	4a59      	ldr	r2, [pc, #356]	; (8000c90 <BL_voidUpdateHeaders+0x1f8>)
 8000b2a:	7812      	ldrb	r2, [r2, #0]
 8000b2c:	4959      	ldr	r1, [pc, #356]	; (8000c94 <BL_voidUpdateHeaders+0x1fc>)
 8000b2e:	7809      	ldrb	r1, [r1, #0]
 8000b30:	2080      	movs	r0, #128	; 0x80
 8000b32:	9005      	str	r0, [sp, #20]
 8000b34:	2000      	movs	r0, #0
 8000b36:	9004      	str	r0, [sp, #16]
 8000b38:	9103      	str	r1, [sp, #12]
 8000b3a:	9202      	str	r2, [sp, #8]
 8000b3c:	9301      	str	r3, [sp, #4]
 8000b3e:	2301      	movs	r3, #1
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	a34b      	add	r3, pc, #300	; (adr r3, 8000c70 <BL_voidUpdateHeaders+0x1d8>)
 8000b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b48:	484e      	ldr	r0, [pc, #312]	; (8000c84 <BL_voidUpdateHeaders+0x1ec>)
 8000b4a:	f000 feb6 	bl	80018ba <SX1278_init>
									u8BW, u8CR, SX1278_LORA_CRC_EN, 128);
			/*Get the size code */
			Local_u32ImageSizeInBytes = (buffer_resp[9] << SHIFT_24_BIT) | (buffer_resp[8] << SHIFT_16_BIT) |
 8000b4e:	4b4c      	ldr	r3, [pc, #304]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b50:	7a5b      	ldrb	r3, [r3, #9]
 8000b52:	061a      	lsls	r2, r3, #24
 8000b54:	4b4a      	ldr	r3, [pc, #296]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b56:	7a1b      	ldrb	r3, [r3, #8]
 8000b58:	041b      	lsls	r3, r3, #16
 8000b5a:	431a      	orrs	r2, r3
					(buffer_resp[7] << SHIFT_8_BIT) | (buffer_resp[6] << SHIFT_0_BIT);
 8000b5c:	4b48      	ldr	r3, [pc, #288]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b5e:	79db      	ldrb	r3, [r3, #7]
 8000b60:	021b      	lsls	r3, r3, #8
			Local_u32ImageSizeInBytes = (buffer_resp[9] << SHIFT_24_BIT) | (buffer_resp[8] << SHIFT_16_BIT) |
 8000b62:	4313      	orrs	r3, r2
					(buffer_resp[7] << SHIFT_8_BIT) | (buffer_resp[6] << SHIFT_0_BIT);
 8000b64:	4a46      	ldr	r2, [pc, #280]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b66:	7992      	ldrb	r2, [r2, #6]
 8000b68:	4313      	orrs	r3, r2
			Local_u32ImageSizeInBytes = (buffer_resp[9] << SHIFT_24_BIT) | (buffer_resp[8] << SHIFT_16_BIT) |
 8000b6a:	60fb      	str	r3, [r7, #12]

			/*Get the Version Img*/
			Local_u32VerImage = (buffer_resp[11]<<SHIFT_8_BIT | buffer_resp[10] << SHIFT_0_BIT );
 8000b6c:	4b44      	ldr	r3, [pc, #272]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b6e:	7adb      	ldrb	r3, [r3, #11]
 8000b70:	021b      	lsls	r3, r3, #8
 8000b72:	4a43      	ldr	r2, [pc, #268]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b74:	7a92      	ldrb	r2, [r2, #10]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	607b      	str	r3, [r7, #4]
			/*Get the CRC */
			Local_u32CRCImage = (buffer_resp[15] << SHIFT_24_BIT) | (buffer_resp[14] << SHIFT_16_BIT) |
 8000b7a:	4b41      	ldr	r3, [pc, #260]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b7c:	7bdb      	ldrb	r3, [r3, #15]
 8000b7e:	061a      	lsls	r2, r3, #24
 8000b80:	4b3f      	ldr	r3, [pc, #252]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b82:	7b9b      	ldrb	r3, [r3, #14]
 8000b84:	041b      	lsls	r3, r3, #16
 8000b86:	431a      	orrs	r2, r3
					(buffer_resp[13] << SHIFT_8_BIT) | (buffer_resp[12] << SHIFT_0_BIT);
 8000b88:	4b3d      	ldr	r3, [pc, #244]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b8a:	7b5b      	ldrb	r3, [r3, #13]
 8000b8c:	021b      	lsls	r3, r3, #8
			Local_u32CRCImage = (buffer_resp[15] << SHIFT_24_BIT) | (buffer_resp[14] << SHIFT_16_BIT) |
 8000b8e:	4313      	orrs	r3, r2
					(buffer_resp[13] << SHIFT_8_BIT) | (buffer_resp[12] << SHIFT_0_BIT);
 8000b90:	4a3b      	ldr	r2, [pc, #236]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000b92:	7b12      	ldrb	r2, [r2, #12]
 8000b94:	4313      	orrs	r3, r2
			Local_u32CRCImage = (buffer_resp[15] << SHIFT_24_BIT) | (buffer_resp[14] << SHIFT_16_BIT) |
 8000b96:	60bb      	str	r3, [r7, #8]
			// Get total packets
			//gl_totalPacket  = (buffer_resp[11]<<SHIFT_8_BIT) | (buffer_resp[10] <<SHIFT_0_BIT);
			/* MCU response MCU_ENTER_FBL to GW and expect get resp as GW_SYNC_CONFIG*/

			if(BL_CheckSize(Local_u32ImageSizeInBytes) == BL_CHKS_ERROR){
 8000b98:	68f8      	ldr	r0, [r7, #12]
 8000b9a:	f7ff fca1 	bl	80004e0 <BL_CheckSize>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b03      	cmp	r3, #3
 8000ba2:	d10e      	bne.n	8000bc2 <BL_voidUpdateHeaders+0x12a>
				LORA_IF_TransferData_Frame(&SX1278 , (uint8_t*) buffer_resp , ret , MAX_TIME_OUT ,SIZE_BUFFER_16BYTES , BL_LARGE_SIZE );
 8000ba4:	4b35      	ldr	r3, [pc, #212]	; (8000c7c <BL_voidUpdateHeaders+0x1e4>)
 8000ba6:	781a      	ldrb	r2, [r3, #0]
 8000ba8:	233f      	movs	r3, #63	; 0x3f
 8000baa:	9301      	str	r3, [sp, #4]
 8000bac:	2310      	movs	r3, #16
 8000bae:	9300      	str	r3, [sp, #0]
 8000bb0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000bb4:	4932      	ldr	r1, [pc, #200]	; (8000c80 <BL_voidUpdateHeaders+0x1e8>)
 8000bb6:	4833      	ldr	r0, [pc, #204]	; (8000c84 <BL_voidUpdateHeaders+0x1ec>)
 8000bb8:	f001 f832 	bl	8001c20 <LORA_IF_TransferData_Frame>
				BL_voidSetBranchingFlagAndMakeSWR();
 8000bbc:	f7ff ff5e 	bl	8000a7c <BL_voidSetBranchingFlagAndMakeSWR>
 8000bc0:	e78c      	b.n	8000adc <BL_voidUpdateHeaders+0x44>
			}
			else{
				switch(Local_u32ActiveRegionRunning)
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bc8:	d032      	beq.n	8000c30 <BL_voidUpdateHeaders+0x198>
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	4a32      	ldr	r2, [pc, #200]	; (8000c98 <BL_voidUpdateHeaders+0x200>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d004      	beq.n	8000bdc <BL_voidUpdateHeaders+0x144>
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	4a31      	ldr	r2, [pc, #196]	; (8000c9c <BL_voidUpdateHeaders+0x204>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d015      	beq.n	8000c06 <BL_voidUpdateHeaders+0x16e>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKFIRST_REGION_ADDRESS,BR_SET_IMAGE_CORRUPTED);
					//update imgsize
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS,Local_u32ImageSizeInBytes);
					BL_voidEraseBank(BANKFIRST_IMAGE);
					break;
				default: break;
 8000bda:	e03e      	b.n	8000c5a <BL_voidUpdateHeaders+0x1c2>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKSECOND_APP_VER_ADDRESS,Local_u32VerImage );
 8000bdc:	6879      	ldr	r1, [r7, #4]
 8000bde:	4830      	ldr	r0, [pc, #192]	; (8000ca0 <BL_voidUpdateHeaders+0x208>)
 8000be0:	f7ff feb6 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_CRC_BANKSECOND_REGION_ADDRESS,Local_u32CRCImage);
 8000be4:	68b9      	ldr	r1, [r7, #8]
 8000be6:	482f      	ldr	r0, [pc, #188]	; (8000ca4 <BL_voidUpdateHeaders+0x20c>)
 8000be8:	f7ff feb2 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKSECOND_REGION_ADDRESS,BR_SET_IMAGE_CORRUPTED);
 8000bec:	f06f 010b 	mvn.w	r1, #11
 8000bf0:	482d      	ldr	r0, [pc, #180]	; (8000ca8 <BL_voidUpdateHeaders+0x210>)
 8000bf2:	f7ff fead 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_BANKSECOND_REGION_ADDRESS,Local_u32ImageSizeInBytes);
 8000bf6:	68f9      	ldr	r1, [r7, #12]
 8000bf8:	482c      	ldr	r0, [pc, #176]	; (8000cac <BL_voidUpdateHeaders+0x214>)
 8000bfa:	f7ff fea9 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseBank(BANKSECOND_IMAGE);
 8000bfe:	4827      	ldr	r0, [pc, #156]	; (8000c9c <BL_voidUpdateHeaders+0x204>)
 8000c00:	f7ff fcdc 	bl	80005bc <BL_voidEraseBank>
					break;
 8000c04:	e029      	b.n	8000c5a <BL_voidUpdateHeaders+0x1c2>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKFIRST_APP_VER_ADDRESS,Local_u32VerImage );
 8000c06:	6879      	ldr	r1, [r7, #4]
 8000c08:	4829      	ldr	r0, [pc, #164]	; (8000cb0 <BL_voidUpdateHeaders+0x218>)
 8000c0a:	f7ff fea1 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_CRC_BANKFIRST_REGION_ADDRESS,Local_u32CRCImage);
 8000c0e:	68b9      	ldr	r1, [r7, #8]
 8000c10:	4828      	ldr	r0, [pc, #160]	; (8000cb4 <BL_voidUpdateHeaders+0x21c>)
 8000c12:	f7ff fe9d 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKFIRST_REGION_ADDRESS,BR_SET_IMAGE_CORRUPTED);
 8000c16:	f06f 010b 	mvn.w	r1, #11
 8000c1a:	4827      	ldr	r0, [pc, #156]	; (8000cb8 <BL_voidUpdateHeaders+0x220>)
 8000c1c:	f7ff fe98 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS,Local_u32ImageSizeInBytes);
 8000c20:	68f9      	ldr	r1, [r7, #12]
 8000c22:	4826      	ldr	r0, [pc, #152]	; (8000cbc <BL_voidUpdateHeaders+0x224>)
 8000c24:	f7ff fe94 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseBank(BANKFIRST_IMAGE);
 8000c28:	481b      	ldr	r0, [pc, #108]	; (8000c98 <BL_voidUpdateHeaders+0x200>)
 8000c2a:	f7ff fcc7 	bl	80005bc <BL_voidEraseBank>
					break;
 8000c2e:	e014      	b.n	8000c5a <BL_voidUpdateHeaders+0x1c2>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKFIRST_APP_VER_ADDRESS,Local_u32VerImage );
 8000c30:	6879      	ldr	r1, [r7, #4]
 8000c32:	481f      	ldr	r0, [pc, #124]	; (8000cb0 <BL_voidUpdateHeaders+0x218>)
 8000c34:	f7ff fe8c 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_CRC_BANKFIRST_REGION_ADDRESS,Local_u32CRCImage);
 8000c38:	68b9      	ldr	r1, [r7, #8]
 8000c3a:	481e      	ldr	r0, [pc, #120]	; (8000cb4 <BL_voidUpdateHeaders+0x21c>)
 8000c3c:	f7ff fe88 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKFIRST_REGION_ADDRESS,BR_SET_IMAGE_CORRUPTED);
 8000c40:	f06f 010b 	mvn.w	r1, #11
 8000c44:	481c      	ldr	r0, [pc, #112]	; (8000cb8 <BL_voidUpdateHeaders+0x220>)
 8000c46:	f7ff fe83 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS,Local_u32ImageSizeInBytes);
 8000c4a:	68f9      	ldr	r1, [r7, #12]
 8000c4c:	481b      	ldr	r0, [pc, #108]	; (8000cbc <BL_voidUpdateHeaders+0x224>)
 8000c4e:	f7ff fe7f 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
					BL_voidEraseBank(BANKFIRST_IMAGE);
 8000c52:	4811      	ldr	r0, [pc, #68]	; (8000c98 <BL_voidUpdateHeaders+0x200>)
 8000c54:	f7ff fcb2 	bl	80005bc <BL_voidEraseBank>
					break;
 8000c58:	bf00      	nop
				}
				BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER , BL_RESET_BRANCHING_FLAG);
 8000c5a:	f04f 31ff 	mov.w	r1, #4294967295
 8000c5e:	4818      	ldr	r0, [pc, #96]	; (8000cc0 <BL_voidUpdateHeaders+0x228>)
 8000c60:	f7ff fe76 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
				BL_voidReceiveUpdate();
 8000c64:	f000 f830 	bl	8000cc8 <BL_voidReceiveUpdate>
		if(LORA_IF_Stransmit_Request(&SX1278,(uint8_t*)  buffer_resp, ret, ADDR_NODE_1 , GW_SYNC_CONFIG ) == LORA_OKE)
 8000c68:	e738      	b.n	8000adc <BL_voidUpdateHeaders+0x44>
 8000c6a:	bf00      	nop
 8000c6c:	f3af 8000 	nop.w
 8000c70:	19cf0e40 	.word	0x19cf0e40
 8000c74:	00000000 	.word	0x00000000
 8000c78:	0801fc44 	.word	0x0801fc44
 8000c7c:	20000178 	.word	0x20000178
 8000c80:	20000160 	.word	0x20000160
 8000c84:	200003c0 	.word	0x200003c0
 8000c88:	2000006c 	.word	0x2000006c
 8000c8c:	20000172 	.word	0x20000172
 8000c90:	20000173 	.word	0x20000173
 8000c94:	20000174 	.word	0x20000174
 8000c98:	08005000 	.word	0x08005000
 8000c9c:	0800d000 	.word	0x0800d000
 8000ca0:	0801fc30 	.word	0x0801fc30
 8000ca4:	0801fc3c 	.word	0x0801fc3c
 8000ca8:	0801fc34 	.word	0x0801fc34
 8000cac:	0801fc38 	.word	0x0801fc38
 8000cb0:	0801fc10 	.word	0x0801fc10
 8000cb4:	0801fc1c 	.word	0x0801fc1c
 8000cb8:	0801fc14 	.word	0x0801fc14
 8000cbc:	0801fc18 	.word	0x0801fc18
 8000cc0:	0801fc00 	.word	0x0801fc00
 8000cc4:	00000000 	.word	0x00000000

08000cc8 <BL_voidReceiveUpdate>:
	//BL_voidMakeSoftWareReset();
	}
}

void BL_voidReceiveUpdate(void)
{
 8000cc8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000ccc:	b098      	sub	sp, #96	; 0x60
 8000cce:	af06      	add	r7, sp, #24
	uint32_t Local_u32ExpectActiveAddr 							= BL_INITIALIZE_WITH_ZERO;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t Local_u32OffsetVector_H							= BL_INITIALIZE_WITH_ZERO;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t Local_u32OffsetVector_L							= BL_INITIALIZE_WITH_ZERO;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	623b      	str	r3, [r7, #32]
	uint32_t Local_u32HighByteDataReceive  						= BL_INITIALIZE_WITH_ZERO;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	643b      	str	r3, [r7, #64]	; 0x40
	uint32_t Local_u32LowByteDataReceive  						= BL_INITIALIZE_WITH_ZERO;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t Local_u32PageError;
	uint32_t Local_u32InactiveImageAddressCounter_Base			= BL_INITIALIZE_WITH_ZERO;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t Local_u32InactiveImageAddressCounter 				= BL_INITIALIZE_WITH_ZERO;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	637b      	str	r3, [r7, #52]	; 0x34
	Local_u16index_fragment							  	        = BL_INITIALIZE_WITH_ZERO;
 8000cec:	4b84      	ldr	r3, [pc, #528]	; (8000f00 <BL_voidReceiveUpdate+0x238>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	801a      	strh	r2, [r3, #0]
	uint16_t  Local_u16index_fragment_previous					= BL_INITIALIZE_WITH_ZERO;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	83fb      	strh	r3, [r7, #30]
	uint16_t  Local_u16counter_packet_loss						= BL_INITIALIZE_WITH_ZERO;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	83bb      	strh	r3, [r7, #28]
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32ActiveRegionRunning                       = BL_u32ReadAddressData(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS);
 8000cfa:	4882      	ldr	r0, [pc, #520]	; (8000f04 <BL_voidReceiveUpdate+0x23c>)
 8000cfc:	f7ff fba8 	bl	8000450 <BL_u32ReadAddressData>
 8000d00:	61b8      	str	r0, [r7, #24]
	uint16_t Local_u16MaxPacket 								= BL_INITIALIZE_WITH_ZERO;
 8000d02:	2300      	movs	r3, #0
 8000d04:	82fb      	strh	r3, [r7, #22]
	uint16_t local_totalPacket									=BL_INITIALIZE_WITH_ZERO;
 8000d06:	2300      	movs	r3, #0
 8000d08:	867b      	strh	r3, [r7, #50]	; 0x32
	switch (Local_u32ActiveRegionRunning) {
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d10:	d01e      	beq.n	8000d50 <BL_voidReceiveUpdate+0x88>
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	4a7c      	ldr	r2, [pc, #496]	; (8000f08 <BL_voidReceiveUpdate+0x240>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d004      	beq.n	8000d24 <BL_voidReceiveUpdate+0x5c>
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	4a7b      	ldr	r2, [pc, #492]	; (8000f0c <BL_voidReceiveUpdate+0x244>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d00b      	beq.n	8000d3a <BL_voidReceiveUpdate+0x72>
			Local_u32SizeOfCode 								= BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS);
			Local_u32InactiveImageAddressCounter_Base               = FIRST_IMAGE_START_ADDRESS;
			Local_u32ExpectActiveAddr 								= FIRST_IMAGE_START_ADDRESS;
			break;
		default:
			break;
 8000d22:	e020      	b.n	8000d66 <BL_voidReceiveUpdate+0x9e>
			Local_u32SizeOfCode 								= BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKSECOND_REGION_ADDRESS);
 8000d24:	487a      	ldr	r0, [pc, #488]	; (8000f10 <BL_voidReceiveUpdate+0x248>)
 8000d26:	f7ff fb93 	bl	8000450 <BL_u32ReadAddressData>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	4a79      	ldr	r2, [pc, #484]	; (8000f14 <BL_voidReceiveUpdate+0x24c>)
 8000d2e:	6013      	str	r3, [r2, #0]
			Local_u32InactiveImageAddressCounter_Base               = SECOND_IMAGE_START_ADDRESS;
 8000d30:	4b76      	ldr	r3, [pc, #472]	; (8000f0c <BL_voidReceiveUpdate+0x244>)
 8000d32:	63bb      	str	r3, [r7, #56]	; 0x38
			Local_u32ExpectActiveAddr 								= SECOND_IMAGE_START_ADDRESS;
 8000d34:	4b75      	ldr	r3, [pc, #468]	; (8000f0c <BL_voidReceiveUpdate+0x244>)
 8000d36:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 8000d38:	e015      	b.n	8000d66 <BL_voidReceiveUpdate+0x9e>
			Local_u32SizeOfCode 								= BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS);
 8000d3a:	4877      	ldr	r0, [pc, #476]	; (8000f18 <BL_voidReceiveUpdate+0x250>)
 8000d3c:	f7ff fb88 	bl	8000450 <BL_u32ReadAddressData>
 8000d40:	4603      	mov	r3, r0
 8000d42:	4a74      	ldr	r2, [pc, #464]	; (8000f14 <BL_voidReceiveUpdate+0x24c>)
 8000d44:	6013      	str	r3, [r2, #0]
			Local_u32InactiveImageAddressCounter_Base               = FIRST_IMAGE_START_ADDRESS;
 8000d46:	4b70      	ldr	r3, [pc, #448]	; (8000f08 <BL_voidReceiveUpdate+0x240>)
 8000d48:	63bb      	str	r3, [r7, #56]	; 0x38
			Local_u32ExpectActiveAddr 								= FIRST_IMAGE_START_ADDRESS;
 8000d4a:	4b6f      	ldr	r3, [pc, #444]	; (8000f08 <BL_voidReceiveUpdate+0x240>)
 8000d4c:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 8000d4e:	e00a      	b.n	8000d66 <BL_voidReceiveUpdate+0x9e>
			Local_u32SizeOfCode 								= BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS);
 8000d50:	4871      	ldr	r0, [pc, #452]	; (8000f18 <BL_voidReceiveUpdate+0x250>)
 8000d52:	f7ff fb7d 	bl	8000450 <BL_u32ReadAddressData>
 8000d56:	4603      	mov	r3, r0
 8000d58:	4a6e      	ldr	r2, [pc, #440]	; (8000f14 <BL_voidReceiveUpdate+0x24c>)
 8000d5a:	6013      	str	r3, [r2, #0]
			Local_u32InactiveImageAddressCounter_Base               = FIRST_IMAGE_START_ADDRESS;
 8000d5c:	4b6a      	ldr	r3, [pc, #424]	; (8000f08 <BL_voidReceiveUpdate+0x240>)
 8000d5e:	63bb      	str	r3, [r7, #56]	; 0x38
			Local_u32ExpectActiveAddr 								= FIRST_IMAGE_START_ADDRESS;
 8000d60:	4b69      	ldr	r3, [pc, #420]	; (8000f08 <BL_voidReceiveUpdate+0x240>)
 8000d62:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 8000d64:	bf00      	nop
	}
	//Loop to receive code update
	memset((uint8_t*) buffer_mark_packet_loss ,0xff , 112 );
 8000d66:	2270      	movs	r2, #112	; 0x70
 8000d68:	21ff      	movs	r1, #255	; 0xff
 8000d6a:	486c      	ldr	r0, [pc, #432]	; (8000f1c <BL_voidReceiveUpdate+0x254>)
 8000d6c:	f003 fb36 	bl	80043dc <memset>
	local_totalPacket = (uint16_t)(Local_u32SizeOfCode/64)+1;
 8000d70:	4b68      	ldr	r3, [pc, #416]	; (8000f14 <BL_voidReceiveUpdate+0x24c>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	099b      	lsrs	r3, r3, #6
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	3301      	adds	r3, #1
 8000d7a:	867b      	strh	r3, [r7, #50]	; 0x32
	Local_u16MaxPacket = local_totalPacket;
 8000d7c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8000d7e:	82fb      	strh	r3, [r7, #22]
	// Init bitmask
	initBitMask(&bm);
 8000d80:	4867      	ldr	r0, [pc, #412]	; (8000f20 <BL_voidReceiveUpdate+0x258>)
 8000d82:	f7ff fc43 	bl	800060c <initBitMask>
	while(local_totalPacket>=0 && local_totalPacket != 0xFFFF )
 8000d86:	e17c      	b.n	8001082 <BL_voidReceiveUpdate+0x3ba>
	{
		/*Initial in the first time start up speed*/
		if(Local_u16index_fragment == 0)
 8000d88:	4b5d      	ldr	r3, [pc, #372]	; (8000f00 <BL_voidReceiveUpdate+0x238>)
 8000d8a:	881b      	ldrh	r3, [r3, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d114      	bne.n	8000dba <BL_voidReceiveUpdate+0xf2>
			SX1278_init(&SX1278, 433000000, SX1278_POWER_17DBM, u8SF,
 8000d90:	4b64      	ldr	r3, [pc, #400]	; (8000f24 <BL_voidReceiveUpdate+0x25c>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4a64      	ldr	r2, [pc, #400]	; (8000f28 <BL_voidReceiveUpdate+0x260>)
 8000d96:	7812      	ldrb	r2, [r2, #0]
 8000d98:	4964      	ldr	r1, [pc, #400]	; (8000f2c <BL_voidReceiveUpdate+0x264>)
 8000d9a:	7809      	ldrb	r1, [r1, #0]
 8000d9c:	2080      	movs	r0, #128	; 0x80
 8000d9e:	9005      	str	r0, [sp, #20]
 8000da0:	2000      	movs	r0, #0
 8000da2:	9004      	str	r0, [sp, #16]
 8000da4:	9103      	str	r1, [sp, #12]
 8000da6:	9202      	str	r2, [sp, #8]
 8000da8:	9301      	str	r3, [sp, #4]
 8000daa:	2301      	movs	r3, #1
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	a352      	add	r3, pc, #328	; (adr r3, 8000ef8 <BL_voidReceiveUpdate+0x230>)
 8000db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db4:	485e      	ldr	r0, [pc, #376]	; (8000f30 <BL_voidReceiveUpdate+0x268>)
 8000db6:	f000 fd80 	bl	80018ba <SX1278_init>
												u8BW, u8CR, SX1278_LORA_CRC_EN, 128);
		AES_init_ctx_iv(&ctx_fw, AES_CBC_128_Key, AES_CBC_128_IV);
 8000dba:	4a5e      	ldr	r2, [pc, #376]	; (8000f34 <BL_voidReceiveUpdate+0x26c>)
 8000dbc:	495e      	ldr	r1, [pc, #376]	; (8000f38 <BL_voidReceiveUpdate+0x270>)
 8000dbe:	485f      	ldr	r0, [pc, #380]	; (8000f3c <BL_voidReceiveUpdate+0x274>)
 8000dc0:	f001 f922 	bl	8002008 <AES_init_ctx_iv>
		memset((uint8_t*)buffer_packet , 0xff , 80);
 8000dc4:	2250      	movs	r2, #80	; 0x50
 8000dc6:	21ff      	movs	r1, #255	; 0xff
 8000dc8:	485d      	ldr	r0, [pc, #372]	; (8000f40 <BL_voidReceiveUpdate+0x278>)
 8000dca:	f003 fb07 	bl	80043dc <memset>
		//Receive code update Fragment firmware
		Local_u16index_fragment = LORA_IF_GetFragment_Firmware(&SX1278,(uint8_t*) buffer_packet,(uint8_t*) buffer_flashing_data,
 8000dce:	2301      	movs	r3, #1
 8000dd0:	4a5c      	ldr	r2, [pc, #368]	; (8000f44 <BL_voidReceiveUpdate+0x27c>)
 8000dd2:	495b      	ldr	r1, [pc, #364]	; (8000f40 <BL_voidReceiveUpdate+0x278>)
 8000dd4:	4856      	ldr	r0, [pc, #344]	; (8000f30 <BL_voidReceiveUpdate+0x268>)
 8000dd6:	f000 fe9f 	bl	8001b18 <LORA_IF_GetFragment_Firmware>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	461a      	mov	r2, r3
 8000dde:	4b48      	ldr	r3, [pc, #288]	; (8000f00 <BL_voidReceiveUpdate+0x238>)
 8000de0:	801a      	strh	r2, [r3, #0]
						ADDR_NODE_1 );
		// Get RSSI && SNR
		gl_RSSI = SX1278_RSSI_LoRa(&SX1278);
 8000de2:	4853      	ldr	r0, [pc, #332]	; (8000f30 <BL_voidReceiveUpdate+0x268>)
 8000de4:	f000 fdbc 	bl	8001960 <SX1278_RSSI_LoRa>
 8000de8:	4603      	mov	r3, r0
 8000dea:	461a      	mov	r2, r3
 8000dec:	4b56      	ldr	r3, [pc, #344]	; (8000f48 <BL_voidReceiveUpdate+0x280>)
 8000dee:	701a      	strb	r2, [r3, #0]
		gl_SNR  = SX1278_SNR(&SX1278);
 8000df0:	484f      	ldr	r0, [pc, #316]	; (8000f30 <BL_voidReceiveUpdate+0x268>)
 8000df2:	f000 fdc7 	bl	8001984 <SX1278_SNR>
 8000df6:	4603      	mov	r3, r0
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4b54      	ldr	r3, [pc, #336]	; (8000f4c <BL_voidReceiveUpdate+0x284>)
 8000dfc:	701a      	strb	r2, [r3, #0]
		if(Local_u16index_fragment == 0){
 8000dfe:	4b40      	ldr	r3, [pc, #256]	; (8000f00 <BL_voidReceiveUpdate+0x238>)
 8000e00:	881b      	ldrh	r3, [r3, #0]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d10e      	bne.n	8000e24 <BL_voidReceiveUpdate+0x15c>
			BL_voidSetConfigLoRa();
 8000e06:	f7ff fb33 	bl	8000470 <BL_voidSetConfigLoRa>
			LORA_IF_TransferData_Frame(&SX1278, (uint8_t*)  buffer_req, ret, MAX_TIME_OUT, SIZE_BUFFER_16BYTES, MCU_RECEIVED_CONFIG);
 8000e0a:	4b51      	ldr	r3, [pc, #324]	; (8000f50 <BL_voidReceiveUpdate+0x288>)
 8000e0c:	781a      	ldrb	r2, [r3, #0]
 8000e0e:	2321      	movs	r3, #33	; 0x21
 8000e10:	9301      	str	r3, [sp, #4]
 8000e12:	2310      	movs	r3, #16
 8000e14:	9300      	str	r3, [sp, #0]
 8000e16:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000e1a:	494e      	ldr	r1, [pc, #312]	; (8000f54 <BL_voidReceiveUpdate+0x28c>)
 8000e1c:	4844      	ldr	r0, [pc, #272]	; (8000f30 <BL_voidReceiveUpdate+0x268>)
 8000e1e:	f000 feff 	bl	8001c20 <LORA_IF_TransferData_Frame>
 8000e22:	e12e      	b.n	8001082 <BL_voidReceiveUpdate+0x3ba>
		}
		else if(Local_u16index_fragment == GW_SEND_DONE &&local_totalPacket >= 1){
 8000e24:	4b36      	ldr	r3, [pc, #216]	; (8000f00 <BL_voidReceiveUpdate+0x238>)
 8000e26:	881b      	ldrh	r3, [r3, #0]
 8000e28:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d12f      	bne.n	8000e90 <BL_voidReceiveUpdate+0x1c8>
 8000e30:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d02c      	beq.n	8000e90 <BL_voidReceiveUpdate+0x1c8>
			// encrypt packet send
			// add bitmask to buffer
			memset(buffer_mark_packet_loss , 0x00 , 80);
 8000e36:	2250      	movs	r2, #80	; 0x50
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4838      	ldr	r0, [pc, #224]	; (8000f1c <BL_voidReceiveUpdate+0x254>)
 8000e3c:	f003 face 	bl	80043dc <memset>
			buffer_mark_packet_loss[0] = ADDR_UNICAST ;
 8000e40:	4b36      	ldr	r3, [pc, #216]	; (8000f1c <BL_voidReceiveUpdate+0x254>)
 8000e42:	2203      	movs	r2, #3
 8000e44:	701a      	strb	r2, [r3, #0]
			buffer_mark_packet_loss[1] = ADDR_NODE_1;
 8000e46:	4b35      	ldr	r3, [pc, #212]	; (8000f1c <BL_voidReceiveUpdate+0x254>)
 8000e48:	2201      	movs	r2, #1
 8000e4a:	705a      	strb	r2, [r3, #1]
			buffer_mark_packet_loss[3] = local_totalPacket << SHIFT_8_BIT;
 8000e4c:	4b33      	ldr	r3, [pc, #204]	; (8000f1c <BL_voidReceiveUpdate+0x254>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	70da      	strb	r2, [r3, #3]
			buffer_mark_packet_loss[4] = local_totalPacket << SHIFT_0_BIT;
 8000e52:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4b31      	ldr	r3, [pc, #196]	; (8000f1c <BL_voidReceiveUpdate+0x254>)
 8000e58:	711a      	strb	r2, [r3, #4]
			for(uint32_t i =0 ; i < NUM_PACKETS_MAX/8 ; i++){
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e5e:	e00a      	b.n	8000e76 <BL_voidReceiveUpdate+0x1ae>
				buffer_mark_packet_loss[i+16] =bm.bitmask[i];
 8000e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e62:	3310      	adds	r3, #16
 8000e64:	492e      	ldr	r1, [pc, #184]	; (8000f20 <BL_voidReceiveUpdate+0x258>)
 8000e66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e68:	440a      	add	r2, r1
 8000e6a:	7811      	ldrb	r1, [r2, #0]
 8000e6c:	4a2b      	ldr	r2, [pc, #172]	; (8000f1c <BL_voidReceiveUpdate+0x254>)
 8000e6e:	54d1      	strb	r1, [r2, r3]
			for(uint32_t i =0 ; i < NUM_PACKETS_MAX/8 ; i++){
 8000e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e72:	3301      	adds	r3, #1
 8000e74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e78:	2b3f      	cmp	r3, #63	; 0x3f
 8000e7a:	d9f1      	bls.n	8000e60 <BL_voidReceiveUpdate+0x198>
			}
			LORA_IF_Stransmit_Response_Flashing(&SX1278, (uint8_t*) buffer_mark_packet_loss
 8000e7c:	4b34      	ldr	r3, [pc, #208]	; (8000f50 <BL_voidReceiveUpdate+0x288>)
 8000e7e:	781a      	ldrb	r2, [r3, #0]
 8000e80:	2376      	movs	r3, #118	; 0x76
 8000e82:	9300      	str	r3, [sp, #0]
 8000e84:	2301      	movs	r3, #1
 8000e86:	4925      	ldr	r1, [pc, #148]	; (8000f1c <BL_voidReceiveUpdate+0x254>)
 8000e88:	4829      	ldr	r0, [pc, #164]	; (8000f30 <BL_voidReceiveUpdate+0x268>)
 8000e8a:	f000 ff5d 	bl	8001d48 <LORA_IF_Stransmit_Response_Flashing>
 8000e8e:	e0f8      	b.n	8001082 <BL_voidReceiveUpdate+0x3ba>
					, ret, ADDR_NODE_1, MCU_REQUEST_PACKET_FW_LOSS);
		}
		else if (local_totalPacket >0 && Local_u16index_fragment != 0 && Local_u16index_fragment != GW_SEND_DONE && Local_u16index_fragment <= Local_u16MaxPacket && buffer_packet[2] == FL_FRAGMENT_FIRMWARE )
 8000e90:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	f000 80f5 	beq.w	8001082 <BL_voidReceiveUpdate+0x3ba>
 8000e98:	4b19      	ldr	r3, [pc, #100]	; (8000f00 <BL_voidReceiveUpdate+0x238>)
 8000e9a:	881b      	ldrh	r3, [r3, #0]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	f000 80f0 	beq.w	8001082 <BL_voidReceiveUpdate+0x3ba>
 8000ea2:	4b17      	ldr	r3, [pc, #92]	; (8000f00 <BL_voidReceiveUpdate+0x238>)
 8000ea4:	881b      	ldrh	r3, [r3, #0]
 8000ea6:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	f000 80e9 	beq.w	8001082 <BL_voidReceiveUpdate+0x3ba>
 8000eb0:	4b13      	ldr	r3, [pc, #76]	; (8000f00 <BL_voidReceiveUpdate+0x238>)
 8000eb2:	881b      	ldrh	r3, [r3, #0]
 8000eb4:	8afa      	ldrh	r2, [r7, #22]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	f0c0 80e3 	bcc.w	8001082 <BL_voidReceiveUpdate+0x3ba>
 8000ebc:	4b20      	ldr	r3, [pc, #128]	; (8000f40 <BL_voidReceiveUpdate+0x278>)
 8000ebe:	789b      	ldrb	r3, [r3, #2]
 8000ec0:	2bfe      	cmp	r3, #254	; 0xfe
 8000ec2:	f040 80de 	bne.w	8001082 <BL_voidReceiveUpdate+0x3ba>
		{
				// Build bitMask for checking Lost Packet
				// set the position packet recieved
			    setBit_BitMask(&bm,Local_u16index_fragment );
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	; (8000f00 <BL_voidReceiveUpdate+0x238>)
 8000ec8:	881b      	ldrh	r3, [r3, #0]
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4814      	ldr	r0, [pc, #80]	; (8000f20 <BL_voidReceiveUpdate+0x258>)
 8000ece:	f7ff fbb5 	bl	800063c <setBit_BitMask>
			    Local_u32InactiveImageAddressCounter = Local_u32InactiveImageAddressCounter_Base +(Local_u16index_fragment-1)*64;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <BL_voidReceiveUpdate+0x238>)
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	3b01      	subs	r3, #1
 8000ed8:	019b      	lsls	r3, r3, #6
 8000eda:	461a      	mov	r2, r3
 8000edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ede:	4413      	add	r3, r2
 8000ee0:	637b      	str	r3, [r7, #52]	; 0x34
				copy_Array_BL((uint8_t*) buffer_flashing_data ,(uint8_t*) buffer_packet, 64);
 8000ee2:	2240      	movs	r2, #64	; 0x40
 8000ee4:	4916      	ldr	r1, [pc, #88]	; (8000f40 <BL_voidReceiveUpdate+0x278>)
 8000ee6:	4817      	ldr	r0, [pc, #92]	; (8000f44 <BL_voidReceiveUpdate+0x27c>)
 8000ee8:	f001 fbe9 	bl	80026be <copy_Array_BL>
				//Encrypt packet
				//for(uint8_t local_counter_Encrypt = Local_u8index_fragment_previous ;local_counter_Encrypt< Local_u8index_fragment ;  local_counter_Encrypt++)
				//AES_CTR_xcrypt_buffer(&ctx_fw, (uint8_t*) buffer_flashing_data, 112);
				for(uint8_t i = 0 ; i <8 ; i++){
 8000eec:	2300      	movs	r3, #0
 8000eee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8000ef2:	e0a7      	b.n	8001044 <BL_voidReceiveUpdate+0x37c>
 8000ef4:	f3af 8000 	nop.w
 8000ef8:	19cf0e40 	.word	0x19cf0e40
 8000efc:	00000000 	.word	0x00000000
 8000f00:	20000170 	.word	0x20000170
 8000f04:	0801fc44 	.word	0x0801fc44
 8000f08:	08005000 	.word	0x08005000
 8000f0c:	0800d000 	.word	0x0800d000
 8000f10:	0801fc38 	.word	0x0801fc38
 8000f14:	2000015c 	.word	0x2000015c
 8000f18:	0801fc18 	.word	0x0801fc18
 8000f1c:	200000bc 	.word	0x200000bc
 8000f20:	2000023c 	.word	0x2000023c
 8000f24:	20000172 	.word	0x20000172
 8000f28:	20000173 	.word	0x20000173
 8000f2c:	20000174 	.word	0x20000174
 8000f30:	200003c0 	.word	0x200003c0
 8000f34:	20000010 	.word	0x20000010
 8000f38:	20000000 	.word	0x20000000
 8000f3c:	2000017c 	.word	0x2000017c
 8000f40:	2000010c 	.word	0x2000010c
 8000f44:	2000007c 	.word	0x2000007c
 8000f48:	20000179 	.word	0x20000179
 8000f4c:	2000017a 	.word	0x2000017a
 8000f50:	20000178 	.word	0x20000178
 8000f54:	2000006c 	.word	0x2000006c
					uint8_t byte_shift = (8*i);
 8000f58:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000f5c:	00db      	lsls	r3, r3, #3
 8000f5e:	757b      	strb	r3, [r7, #21]
					Local_u32HighByteDataReceive = (buffer_flashing_data[7+byte_shift] << SHIFT_24_BIT)  | (buffer_flashing_data[6+byte_shift] << SHIFT_16_BIT)
 8000f60:	7d7b      	ldrb	r3, [r7, #21]
 8000f62:	3307      	adds	r3, #7
 8000f64:	4a4d      	ldr	r2, [pc, #308]	; (800109c <BL_voidReceiveUpdate+0x3d4>)
 8000f66:	5cd3      	ldrb	r3, [r2, r3]
 8000f68:	061a      	lsls	r2, r3, #24
 8000f6a:	7d7b      	ldrb	r3, [r7, #21]
 8000f6c:	3306      	adds	r3, #6
 8000f6e:	494b      	ldr	r1, [pc, #300]	; (800109c <BL_voidReceiveUpdate+0x3d4>)
 8000f70:	5ccb      	ldrb	r3, [r1, r3]
 8000f72:	041b      	lsls	r3, r3, #16
 8000f74:	431a      	orrs	r2, r3
												 | (buffer_flashing_data[5+byte_shift] << SHIFT_8_BIT)  | (buffer_flashing_data[4+byte_shift] << SHIFT_0_BIT);
 8000f76:	7d7b      	ldrb	r3, [r7, #21]
 8000f78:	3305      	adds	r3, #5
 8000f7a:	4948      	ldr	r1, [pc, #288]	; (800109c <BL_voidReceiveUpdate+0x3d4>)
 8000f7c:	5ccb      	ldrb	r3, [r1, r3]
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	4313      	orrs	r3, r2
 8000f82:	7d7a      	ldrb	r2, [r7, #21]
 8000f84:	3204      	adds	r2, #4
 8000f86:	4945      	ldr	r1, [pc, #276]	; (800109c <BL_voidReceiveUpdate+0x3d4>)
 8000f88:	5c8a      	ldrb	r2, [r1, r2]
 8000f8a:	4313      	orrs	r3, r2
					Local_u32HighByteDataReceive = (buffer_flashing_data[7+byte_shift] << SHIFT_24_BIT)  | (buffer_flashing_data[6+byte_shift] << SHIFT_16_BIT)
 8000f8c:	643b      	str	r3, [r7, #64]	; 0x40
					Local_u32LowByteDataReceive = (buffer_flashing_data[3+byte_shift] << SHIFT_24_BIT)  | (buffer_flashing_data[2+byte_shift] << SHIFT_16_BIT)
 8000f8e:	7d7b      	ldrb	r3, [r7, #21]
 8000f90:	3303      	adds	r3, #3
 8000f92:	4a42      	ldr	r2, [pc, #264]	; (800109c <BL_voidReceiveUpdate+0x3d4>)
 8000f94:	5cd3      	ldrb	r3, [r2, r3]
 8000f96:	061a      	lsls	r2, r3, #24
 8000f98:	7d7b      	ldrb	r3, [r7, #21]
 8000f9a:	3302      	adds	r3, #2
 8000f9c:	493f      	ldr	r1, [pc, #252]	; (800109c <BL_voidReceiveUpdate+0x3d4>)
 8000f9e:	5ccb      	ldrb	r3, [r1, r3]
 8000fa0:	041b      	lsls	r3, r3, #16
 8000fa2:	431a      	orrs	r2, r3
												| (buffer_flashing_data[1+byte_shift] << SHIFT_8_BIT)  | (buffer_flashing_data[0+byte_shift] << SHIFT_0_BIT);
 8000fa4:	7d7b      	ldrb	r3, [r7, #21]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	493c      	ldr	r1, [pc, #240]	; (800109c <BL_voidReceiveUpdate+0x3d4>)
 8000faa:	5ccb      	ldrb	r3, [r1, r3]
 8000fac:	021b      	lsls	r3, r3, #8
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	7d7a      	ldrb	r2, [r7, #21]
 8000fb2:	493a      	ldr	r1, [pc, #232]	; (800109c <BL_voidReceiveUpdate+0x3d4>)
 8000fb4:	5c8a      	ldrb	r2, [r1, r2]
 8000fb6:	4313      	orrs	r3, r2
					Local_u32LowByteDataReceive = (buffer_flashing_data[3+byte_shift] << SHIFT_24_BIT)  | (buffer_flashing_data[2+byte_shift] << SHIFT_16_BIT)
 8000fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
					//Set to rebuild vector table
					Local_u32OffsetVector_L = Local_u32LowByteDataReceive - BANKFIRST_IMAGE;
 8000fba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fbc:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8000fc0:	f5a3 43a0 	sub.w	r3, r3, #20480	; 0x5000
 8000fc4:	623b      	str	r3, [r7, #32]
					Local_u32OffsetVector_H = Local_u32HighByteDataReceive - BANKFIRST_IMAGE;
 8000fc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000fc8:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8000fcc:	f5a3 43a0 	sub.w	r3, r3, #20480	; 0x5000
 8000fd0:	627b      	str	r3, [r7, #36]	; 0x24
					// Low Vector Addr
					if(Local_u32OffsetVector_L < 0xFFFF && Local_u32OffsetVector_L >0)
 8000fd2:	6a3b      	ldr	r3, [r7, #32]
 8000fd4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d806      	bhi.n	8000fea <BL_voidReceiveUpdate+0x322>
 8000fdc:	6a3b      	ldr	r3, [r7, #32]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d003      	beq.n	8000fea <BL_voidReceiveUpdate+0x322>
					{
						Local_u32LowByteDataReceive = Local_u32ExpectActiveAddr + Local_u32OffsetVector_L;
 8000fe2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000fe4:	6a3b      	ldr	r3, [r7, #32]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	63fb      	str	r3, [r7, #60]	; 0x3c
					}
					// High Vector Addr
					if(Local_u32OffsetVector_H < 0xFFFF && Local_u32OffsetVector_H >0)
 8000fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d806      	bhi.n	8001002 <BL_voidReceiveUpdate+0x33a>
 8000ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d003      	beq.n	8001002 <BL_voidReceiveUpdate+0x33a>
					{
						Local_u32HighByteDataReceive = Local_u32ExpectActiveAddr + Local_u32OffsetVector_H;
 8000ffa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ffe:	4413      	add	r3, r2
 8001000:	643b      	str	r3, [r7, #64]	; 0x40
					}
					HAL_FLASH_Unlock(); //Unlocks the flash memory
 8001002:	f001 fe45 	bl	8002c90 <HAL_FLASH_Unlock>
					HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter, Local_u32LowByteDataReceive);
 8001006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001008:	2200      	movs	r2, #0
 800100a:	461c      	mov	r4, r3
 800100c:	4615      	mov	r5, r2
 800100e:	4622      	mov	r2, r4
 8001010:	462b      	mov	r3, r5
 8001012:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001014:	2002      	movs	r0, #2
 8001016:	f001 fdcb 	bl	8002bb0 <HAL_FLASH_Program>
					HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter + 4, Local_u32HighByteDataReceive);
 800101a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800101c:	1d19      	adds	r1, r3, #4
 800101e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001020:	2200      	movs	r2, #0
 8001022:	4698      	mov	r8, r3
 8001024:	4691      	mov	r9, r2
 8001026:	4642      	mov	r2, r8
 8001028:	464b      	mov	r3, r9
 800102a:	2002      	movs	r0, #2
 800102c:	f001 fdc0 	bl	8002bb0 <HAL_FLASH_Program>
					Local_u32InactiveImageAddressCounter+=8;
 8001030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001032:	3308      	adds	r3, #8
 8001034:	637b      	str	r3, [r7, #52]	; 0x34
					HAL_FLASH_Lock();  //Locks again the flash memory
 8001036:	f001 fe51 	bl	8002cdc <HAL_FLASH_Lock>
				for(uint8_t i = 0 ; i <8 ; i++){
 800103a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800103e:	3301      	adds	r3, #1
 8001040:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001044:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001048:	2b07      	cmp	r3, #7
 800104a:	d985      	bls.n	8000f58 <BL_voidReceiveUpdate+0x290>

				}
				packet_current = local_totalPacket;
 800104c:	4a14      	ldr	r2, [pc, #80]	; (80010a0 <BL_voidReceiveUpdate+0x3d8>)
 800104e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001050:	8013      	strh	r3, [r2, #0]
				local_totalPacket -= 0x01;
 8001052:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001054:	3b01      	subs	r3, #1
 8001056:	867b      	strh	r3, [r7, #50]	; 0x32

				// get 128bytes in Flash
				// clear buffer packet
				memset((uint8_t*) buffer_packet, 0xff,80 );
 8001058:	2250      	movs	r2, #80	; 0x50
 800105a:	21ff      	movs	r1, #255	; 0xff
 800105c:	4811      	ldr	r0, [pc, #68]	; (80010a4 <BL_voidReceiveUpdate+0x3dc>)
 800105e:	f003 f9bd 	bl	80043dc <memset>
				memset((uint8_t*) buffer_flashing_data, 0xff,64 );
 8001062:	2240      	movs	r2, #64	; 0x40
 8001064:	21ff      	movs	r1, #255	; 0xff
 8001066:	480d      	ldr	r0, [pc, #52]	; (800109c <BL_voidReceiveUpdate+0x3d4>)
 8001068:	f003 f9b8 	bl	80043dc <memset>
				Local_u16index_fragment_previous = Local_u16index_fragment;
 800106c:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <BL_voidReceiveUpdate+0x3e0>)
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	83fb      	strh	r3, [r7, #30]
				if(local_totalPacket == 0x00 && Local_u16counter_packet_loss ==0){
 8001072:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001074:	2b00      	cmp	r3, #0
 8001076:	d104      	bne.n	8001082 <BL_voidReceiveUpdate+0x3ba>
 8001078:	8bbb      	ldrh	r3, [r7, #28]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d101      	bne.n	8001082 <BL_voidReceiveUpdate+0x3ba>
					BL_voidFinishBootLoader();
 800107e:	f000 f815 	bl	80010ac <BL_voidFinishBootLoader>
	while(local_totalPacket>=0 && local_totalPacket != 0xFFFF )
 8001082:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001084:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001088:	4293      	cmp	r3, r2
 800108a:	f47f ae7d 	bne.w	8000d88 <BL_voidReceiveUpdate+0xc0>
				}
		}

	}
}
 800108e:	bf00      	nop
 8001090:	bf00      	nop
 8001092:	3748      	adds	r7, #72	; 0x48
 8001094:	46bd      	mov	sp, r7
 8001096:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800109a:	bf00      	nop
 800109c:	2000007c 	.word	0x2000007c
 80010a0:	20000176 	.word	0x20000176
 80010a4:	2000010c 	.word	0x2000010c
 80010a8:	20000170 	.word	0x20000170

080010ac <BL_voidFinishBootLoader>:
void BL_voidFinishBootLoader(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af02      	add	r7, sp, #8
	uint8_t Local_u8Count										= BL_INITIALIZE_WITH_ZERO;
 80010b2:	2300      	movs	r3, #0
 80010b4:	73fb      	strb	r3, [r7, #15]
	uint32_t Local_u32SizeActiveRegionRunning 					= BL_INITIALIZE_WITH_ZERO;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60bb      	str	r3, [r7, #8]
	uint32_t Local_u32CRCActiveRegionRunning 					= BL_INITIALIZE_WITH_ZERO;
 80010ba:	2300      	movs	r3, #0
 80010bc:	607b      	str	r3, [r7, #4]
	uint32_t Local_u32ActiveRegionRunning                       = BL_u32ReadAddressData(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS);
 80010be:	483f      	ldr	r0, [pc, #252]	; (80011bc <BL_voidFinishBootLoader+0x110>)
 80010c0:	f7ff f9c6 	bl	8000450 <BL_u32ReadAddressData>
 80010c4:	6038      	str	r0, [r7, #0]

	switch (Local_u32ActiveRegionRunning)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010cc:	d01e      	beq.n	800110c <BL_voidFinishBootLoader+0x60>
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	4a3b      	ldr	r2, [pc, #236]	; (80011c0 <BL_voidFinishBootLoader+0x114>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d004      	beq.n	80010e0 <BL_voidFinishBootLoader+0x34>
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	4a3a      	ldr	r2, [pc, #232]	; (80011c4 <BL_voidFinishBootLoader+0x118>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d00b      	beq.n	80010f6 <BL_voidFinishBootLoader+0x4a>
			Local_u32SizeActiveRegionRunning = BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS);
			Local_u32CRCActiveRegionRunning =BL_u32ReadAddressData(FLAG_STATUS_CRC_BANKFIRST_REGION_ADDRESS);
			Local_u32ActiveRegionRunning = BANKFIRST_IMAGE;
			break;
		default:
			break;
 80010de:	e020      	b.n	8001122 <BL_voidFinishBootLoader+0x76>
			Local_u32SizeActiveRegionRunning = BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKSECOND_REGION_ADDRESS);
 80010e0:	4839      	ldr	r0, [pc, #228]	; (80011c8 <BL_voidFinishBootLoader+0x11c>)
 80010e2:	f7ff f9b5 	bl	8000450 <BL_u32ReadAddressData>
 80010e6:	60b8      	str	r0, [r7, #8]
			Local_u32CRCActiveRegionRunning =BL_u32ReadAddressData(FLAG_STATUS_CRC_BANKSECOND_REGION_ADDRESS);
 80010e8:	4838      	ldr	r0, [pc, #224]	; (80011cc <BL_voidFinishBootLoader+0x120>)
 80010ea:	f7ff f9b1 	bl	8000450 <BL_u32ReadAddressData>
 80010ee:	6078      	str	r0, [r7, #4]
			Local_u32ActiveRegionRunning = BANKSECOND_IMAGE;
 80010f0:	4b34      	ldr	r3, [pc, #208]	; (80011c4 <BL_voidFinishBootLoader+0x118>)
 80010f2:	603b      	str	r3, [r7, #0]
			break;
 80010f4:	e015      	b.n	8001122 <BL_voidFinishBootLoader+0x76>
			Local_u32SizeActiveRegionRunning = BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS);
 80010f6:	4836      	ldr	r0, [pc, #216]	; (80011d0 <BL_voidFinishBootLoader+0x124>)
 80010f8:	f7ff f9aa 	bl	8000450 <BL_u32ReadAddressData>
 80010fc:	60b8      	str	r0, [r7, #8]
			Local_u32CRCActiveRegionRunning =BL_u32ReadAddressData(FLAG_STATUS_CRC_BANKFIRST_REGION_ADDRESS);
 80010fe:	4835      	ldr	r0, [pc, #212]	; (80011d4 <BL_voidFinishBootLoader+0x128>)
 8001100:	f7ff f9a6 	bl	8000450 <BL_u32ReadAddressData>
 8001104:	6078      	str	r0, [r7, #4]
			Local_u32ActiveRegionRunning = BANKFIRST_IMAGE;
 8001106:	4b2e      	ldr	r3, [pc, #184]	; (80011c0 <BL_voidFinishBootLoader+0x114>)
 8001108:	603b      	str	r3, [r7, #0]
			break;
 800110a:	e00a      	b.n	8001122 <BL_voidFinishBootLoader+0x76>
			Local_u32SizeActiveRegionRunning = BL_u32ReadAddressData(FLAG_STATUS_SIZE_BANKFIRST_REGION_ADDRESS);
 800110c:	4830      	ldr	r0, [pc, #192]	; (80011d0 <BL_voidFinishBootLoader+0x124>)
 800110e:	f7ff f99f 	bl	8000450 <BL_u32ReadAddressData>
 8001112:	60b8      	str	r0, [r7, #8]
			Local_u32CRCActiveRegionRunning =BL_u32ReadAddressData(FLAG_STATUS_CRC_BANKFIRST_REGION_ADDRESS);
 8001114:	482f      	ldr	r0, [pc, #188]	; (80011d4 <BL_voidFinishBootLoader+0x128>)
 8001116:	f7ff f99b 	bl	8000450 <BL_u32ReadAddressData>
 800111a:	6078      	str	r0, [r7, #4]
			Local_u32ActiveRegionRunning = BANKFIRST_IMAGE;
 800111c:	4b28      	ldr	r3, [pc, #160]	; (80011c0 <BL_voidFinishBootLoader+0x114>)
 800111e:	603b      	str	r3, [r7, #0]
			break;
 8001120:	bf00      	nop
	}
	//Local_u32ActiveRegionRunning = BL_u32ReadAddressData(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS);
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER , BL_RESET_BRANCHING_FLAG);
 8001122:	f04f 31ff 	mov.w	r1, #4294967295
 8001126:	482c      	ldr	r0, [pc, #176]	; (80011d8 <BL_voidFinishBootLoader+0x12c>)
 8001128:	f7ff fc12 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
	HAL_Delay(100);
 800112c:	2064      	movs	r0, #100	; 0x64
 800112e:	f001 fc37 	bl	80029a0 <HAL_Delay>
	// Verify Indicate Image
	while(1){
		if(BL_VerifyCheckSum(Local_u32SizeActiveRegionRunning, Local_u32CRCActiveRegionRunning, Local_u32ActiveRegionRunning) == BL_OK){
 8001132:	683a      	ldr	r2, [r7, #0]
 8001134:	6879      	ldr	r1, [r7, #4]
 8001136:	68b8      	ldr	r0, [r7, #8]
 8001138:	f7ff f9e8 	bl	800050c <BL_VerifyCheckSum>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d131      	bne.n	80011a6 <BL_voidFinishBootLoader+0xfa>

			switch (Local_u32ActiveRegionRunning) {
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	4a1e      	ldr	r2, [pc, #120]	; (80011c0 <BL_voidFinishBootLoader+0x114>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d004      	beq.n	8001154 <BL_voidFinishBootLoader+0xa8>
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	4a1d      	ldr	r2, [pc, #116]	; (80011c4 <BL_voidFinishBootLoader+0x118>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d00a      	beq.n	8001168 <BL_voidFinishBootLoader+0xbc>
				BL_voidEraseRestoreHeaderPage(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS , BANKSECOND_IMAGE);
				BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKSECOND_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE);
				break;
			default:
				/*error*/
				break;
 8001152:	e013      	b.n	800117c <BL_voidFinishBootLoader+0xd0>
				BL_voidEraseRestoreHeaderPage(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS , BANKFIRST_IMAGE);
 8001154:	491a      	ldr	r1, [pc, #104]	; (80011c0 <BL_voidFinishBootLoader+0x114>)
 8001156:	4819      	ldr	r0, [pc, #100]	; (80011bc <BL_voidFinishBootLoader+0x110>)
 8001158:	f7ff fbfa 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
				BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKFIRST_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE);
 800115c:	f06f 010e 	mvn.w	r1, #14
 8001160:	481e      	ldr	r0, [pc, #120]	; (80011dc <BL_voidFinishBootLoader+0x130>)
 8001162:	f7ff fbf5 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
				break;
 8001166:	e009      	b.n	800117c <BL_voidFinishBootLoader+0xd0>
				BL_voidEraseRestoreHeaderPage(FLAG_INDICATE_ACTIVE_IMAGE_ADDRESS , BANKSECOND_IMAGE);
 8001168:	4916      	ldr	r1, [pc, #88]	; (80011c4 <BL_voidFinishBootLoader+0x118>)
 800116a:	4814      	ldr	r0, [pc, #80]	; (80011bc <BL_voidFinishBootLoader+0x110>)
 800116c:	f7ff fbf0 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
				BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BANKSECOND_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE);
 8001170:	f06f 010e 	mvn.w	r1, #14
 8001174:	481a      	ldr	r0, [pc, #104]	; (80011e0 <BL_voidFinishBootLoader+0x134>)
 8001176:	f7ff fbeb 	bl	8000950 <BL_voidEraseRestoreHeaderPage>
				break;
 800117a:	bf00      	nop
			}
			while(1){

				LORA_IF_Stransmit_Response_Flashing(&SX1278, (uint8_t*) buffer_packet , ret, ADDR_NODE_1, MCU_ACKNOWLEDGE_FINISHING);
 800117c:	4b19      	ldr	r3, [pc, #100]	; (80011e4 <BL_voidFinishBootLoader+0x138>)
 800117e:	781a      	ldrb	r2, [r3, #0]
 8001180:	2377      	movs	r3, #119	; 0x77
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2301      	movs	r3, #1
 8001186:	4918      	ldr	r1, [pc, #96]	; (80011e8 <BL_voidFinishBootLoader+0x13c>)
 8001188:	4818      	ldr	r0, [pc, #96]	; (80011ec <BL_voidFinishBootLoader+0x140>)
 800118a:	f000 fddd 	bl	8001d48 <LORA_IF_Stransmit_Response_Flashing>
	//							ADDR_NODE_1 ) != GW_SEND_DONE )
	//			{
	//				break;
	//			}
				//Delay 100ms after send
				HAL_Delay(100);
 800118e:	2064      	movs	r0, #100	; 0x64
 8001190:	f001 fc06 	bl	80029a0 <HAL_Delay>
				if(Local_u8Count == 10){
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	2b0a      	cmp	r3, #10
 8001198:	d101      	bne.n	800119e <BL_voidFinishBootLoader+0xf2>
					BL_voidMakeSoftWareReset();
 800119a:	f000 f82b 	bl	80011f4 <BL_voidMakeSoftWareReset>
				}
				Local_u8Count++;
 800119e:	7bfb      	ldrb	r3, [r7, #15]
 80011a0:	3301      	adds	r3, #1
 80011a2:	73fb      	strb	r3, [r7, #15]
				LORA_IF_Stransmit_Response_Flashing(&SX1278, (uint8_t*) buffer_packet , ret, ADDR_NODE_1, MCU_ACKNOWLEDGE_FINISHING);
 80011a4:	e7ea      	b.n	800117c <BL_voidFinishBootLoader+0xd0>
			}
		}

		else{
			LORA_IF_Stransmit_Response_Flashing(&SX1278, (uint8_t*) buffer_resp, ret, ADDR_NODE_1, MCU_ERROR_CRC);
 80011a6:	4b0f      	ldr	r3, [pc, #60]	; (80011e4 <BL_voidFinishBootLoader+0x138>)
 80011a8:	781a      	ldrb	r2, [r3, #0]
 80011aa:	234f      	movs	r3, #79	; 0x4f
 80011ac:	9300      	str	r3, [sp, #0]
 80011ae:	2301      	movs	r3, #1
 80011b0:	490f      	ldr	r1, [pc, #60]	; (80011f0 <BL_voidFinishBootLoader+0x144>)
 80011b2:	480e      	ldr	r0, [pc, #56]	; (80011ec <BL_voidFinishBootLoader+0x140>)
 80011b4:	f000 fdc8 	bl	8001d48 <LORA_IF_Stransmit_Response_Flashing>
		if(BL_VerifyCheckSum(Local_u32SizeActiveRegionRunning, Local_u32CRCActiveRegionRunning, Local_u32ActiveRegionRunning) == BL_OK){
 80011b8:	e7bb      	b.n	8001132 <BL_voidFinishBootLoader+0x86>
 80011ba:	bf00      	nop
 80011bc:	0801fc44 	.word	0x0801fc44
 80011c0:	08005000 	.word	0x08005000
 80011c4:	0800d000 	.word	0x0800d000
 80011c8:	0801fc38 	.word	0x0801fc38
 80011cc:	0801fc3c 	.word	0x0801fc3c
 80011d0:	0801fc18 	.word	0x0801fc18
 80011d4:	0801fc1c 	.word	0x0801fc1c
 80011d8:	0801fc00 	.word	0x0801fc00
 80011dc:	0801fc14 	.word	0x0801fc14
 80011e0:	0801fc34 	.word	0x0801fc34
 80011e4:	20000178 	.word	0x20000178
 80011e8:	2000010c 	.word	0x2000010c
 80011ec:	200003c0 	.word	0x200003c0
 80011f0:	20000160 	.word	0x20000160

080011f4 <BL_voidMakeSoftWareReset>:
	}
	/*Wait for User Reset*/
}

void BL_voidMakeSoftWareReset(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
	// make software reset after flashing success
#ifdef Debug
	__HAL_DBGMCU_FREEZE_IWDG();
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <BL_voidMakeSoftWareReset+0x38>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	4a0b      	ldr	r2, [pc, #44]	; (800122c <BL_voidMakeSoftWareReset+0x38>)
 80011fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001202:	6053      	str	r3, [r2, #4]
#endif

	hiwdg.Instance = IWDG;
 8001204:	4b0a      	ldr	r3, [pc, #40]	; (8001230 <BL_voidMakeSoftWareReset+0x3c>)
 8001206:	4a0b      	ldr	r2, [pc, #44]	; (8001234 <BL_voidMakeSoftWareReset+0x40>)
 8001208:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800120a:	4b09      	ldr	r3, [pc, #36]	; (8001230 <BL_voidMakeSoftWareReset+0x3c>)
 800120c:	2200      	movs	r2, #0
 800120e:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = 9;
 8001210:	4b07      	ldr	r3, [pc, #28]	; (8001230 <BL_voidMakeSoftWareReset+0x3c>)
 8001212:	2209      	movs	r2, #9
 8001214:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001216:	4806      	ldr	r0, [pc, #24]	; (8001230 <BL_voidMakeSoftWareReset+0x3c>)
 8001218:	f002 f896 	bl	8003348 <HAL_IWDG_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <BL_voidMakeSoftWareReset+0x32>
	{
		Error_Handler();
 8001222:	f001 fa47 	bl	80026b4 <Error_Handler>
	}
}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	e0042000 	.word	0xe0042000
 8001230:	20000340 	.word	0x20000340
 8001234:	40003000 	.word	0x40003000

08001238 <SX1278_SPIRead>:
 * https://github.com/realspinner/SX1278_LoRa
 */
#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	78fa      	ldrb	r2, [r7, #3]
 800124a:	4611      	mov	r1, r2
 800124c:	4618      	mov	r0, r3
 800124e:	f000 fbfb 	bl	8001a48 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f000 fc16 	bl	8001a88 <SX1278_hw_SPIReadByte>
 800125c:	4603      	mov	r3, r0
 800125e:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2101      	movs	r1, #1
 8001266:	4618      	mov	r0, r3
 8001268:	f000 fbb3 	bl	80019d2 <SX1278_hw_SetNSS>
	return tmp;
 800126c:	7bfb      	ldrb	r3, [r7, #15]
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 8001276:	b580      	push	{r7, lr}
 8001278:	b082      	sub	sp, #8
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
 800127e:	460b      	mov	r3, r1
 8001280:	70fb      	strb	r3, [r7, #3]
 8001282:	4613      	mov	r3, r2
 8001284:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2100      	movs	r1, #0
 800128c:	4618      	mov	r0, r3
 800128e:	f000 fba0 	bl	80019d2 <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	78fb      	ldrb	r3, [r7, #3]
 8001298:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800129c:	b2db      	uxtb	r3, r3
 800129e:	4619      	mov	r1, r3
 80012a0:	4610      	mov	r0, r2
 80012a2:	f000 fbd1 	bl	8001a48 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	78ba      	ldrb	r2, [r7, #2]
 80012ac:	4611      	mov	r1, r2
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 fbca 	bl	8001a48 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2101      	movs	r1, #1
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 fb89 	bl	80019d2 <SX1278_hw_SetNSS>
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 80012c8:	b590      	push	{r4, r7, lr}
 80012ca:	b087      	sub	sp, #28
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	607a      	str	r2, [r7, #4]
 80012d2:	461a      	mov	r2, r3
 80012d4:	460b      	mov	r3, r1
 80012d6:	72fb      	strb	r3, [r7, #11]
 80012d8:	4613      	mov	r3, r2
 80012da:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 80012dc:	7abb      	ldrb	r3, [r7, #10]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d927      	bls.n	8001332 <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2100      	movs	r1, #0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f000 fb72 	bl	80019d2 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	7afa      	ldrb	r2, [r7, #11]
 80012f4:	4611      	mov	r1, r2
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 fba6 	bl	8001a48 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80012fc:	2300      	movs	r3, #0
 80012fe:	75fb      	strb	r3, [r7, #23]
 8001300:	e00c      	b.n	800131c <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	6819      	ldr	r1, [r3, #0]
 8001306:	7dfb      	ldrb	r3, [r7, #23]
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	18d4      	adds	r4, r2, r3
 800130c:	4608      	mov	r0, r1
 800130e:	f000 fbbb 	bl	8001a88 <SX1278_hw_SPIReadByte>
 8001312:	4603      	mov	r3, r0
 8001314:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8001316:	7dfb      	ldrb	r3, [r7, #23]
 8001318:	3301      	adds	r3, #1
 800131a:	75fb      	strb	r3, [r7, #23]
 800131c:	7dfa      	ldrb	r2, [r7, #23]
 800131e:	7abb      	ldrb	r3, [r7, #10]
 8001320:	429a      	cmp	r2, r3
 8001322:	d3ee      	bcc.n	8001302 <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2101      	movs	r1, #1
 800132a:	4618      	mov	r0, r3
 800132c:	f000 fb51 	bl	80019d2 <SX1278_hw_SetNSS>
 8001330:	e000      	b.n	8001334 <SX1278_SPIBurstRead+0x6c>
		return;
 8001332:	bf00      	nop
	}
}
 8001334:	371c      	adds	r7, #28
 8001336:	46bd      	mov	sp, r7
 8001338:	bd90      	pop	{r4, r7, pc}

0800133a <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 800133a:	b580      	push	{r7, lr}
 800133c:	b086      	sub	sp, #24
 800133e:	af00      	add	r7, sp, #0
 8001340:	60f8      	str	r0, [r7, #12]
 8001342:	607a      	str	r2, [r7, #4]
 8001344:	461a      	mov	r2, r3
 8001346:	460b      	mov	r3, r1
 8001348:	72fb      	strb	r3, [r7, #11]
 800134a:	4613      	mov	r3, r2
 800134c:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 800134e:	7abb      	ldrb	r3, [r7, #10]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d929      	bls.n	80013a8 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2100      	movs	r1, #0
 800135a:	4618      	mov	r0, r3
 800135c:	f000 fb39 	bl	80019d2 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	7afb      	ldrb	r3, [r7, #11]
 8001366:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800136a:	b2db      	uxtb	r3, r3
 800136c:	4619      	mov	r1, r3
 800136e:	4610      	mov	r0, r2
 8001370:	f000 fb6a 	bl	8001a48 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8001374:	2300      	movs	r3, #0
 8001376:	75fb      	strb	r3, [r7, #23]
 8001378:	e00b      	b.n	8001392 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	6818      	ldr	r0, [r3, #0]
 800137e:	7dfb      	ldrb	r3, [r7, #23]
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	4413      	add	r3, r2
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	4619      	mov	r1, r3
 8001388:	f000 fb5e 	bl	8001a48 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800138c:	7dfb      	ldrb	r3, [r7, #23]
 800138e:	3301      	adds	r3, #1
 8001390:	75fb      	strb	r3, [r7, #23]
 8001392:	7dfa      	ldrb	r2, [r7, #23]
 8001394:	7abb      	ldrb	r3, [r7, #10]
 8001396:	429a      	cmp	r2, r3
 8001398:	d3ef      	bcc.n	800137a <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2101      	movs	r1, #1
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 fb16 	bl	80019d2 <SX1278_hw_SetNSS>
 80013a6:	e000      	b.n	80013aa <SX1278_SPIBurstWrite+0x70>
		return;
 80013a8:	bf00      	nop
	}
}
 80013aa:	3718      	adds	r7, #24
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f000 f90d 	bl	80015d8 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 80013be:	200f      	movs	r0, #15
 80013c0:	f000 fb88 	bl	8001ad4 <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f000 f917 	bl	80015f8 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	684a      	ldr	r2, [r1, #4]
 80013ce:	688b      	ldr	r3, [r1, #8]
 80013d0:	f04f 0000 	mov.w	r0, #0
 80013d4:	f04f 0100 	mov.w	r1, #0
 80013d8:	04d9      	lsls	r1, r3, #19
 80013da:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 80013de:	04d0      	lsls	r0, r2, #19
 80013e0:	4a6f      	ldr	r2, [pc, #444]	; (80015a0 <SX1278_config+0x1f0>)
 80013e2:	f04f 0300 	mov.w	r3, #0
 80013e6:	f7fe feb3 	bl	8000150 <__aeabi_uldivmod>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 80013f2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	f04f 0300 	mov.w	r3, #0
 80013fe:	0c02      	lsrs	r2, r0, #16
 8001400:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001404:	0c0b      	lsrs	r3, r1, #16
 8001406:	b2d3      	uxtb	r3, r2
 8001408:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 800140a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 0300 	mov.w	r3, #0
 8001416:	0a02      	lsrs	r2, r0, #8
 8001418:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800141c:	0a0b      	lsrs	r3, r1, #8
 800141e:	b2d3      	uxtb	r3, r2
 8001420:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8001422:	7c3b      	ldrb	r3, [r7, #16]
 8001424:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 8001426:	f107 020c 	add.w	r2, r7, #12
 800142a:	2303      	movs	r3, #3
 800142c:	2106      	movs	r1, #6
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f7ff ff83 	bl	800133a <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8001434:	2234      	movs	r2, #52	; 0x34
 8001436:	2139      	movs	r1, #57	; 0x39
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff ff1c 	bl	8001276 <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	7b1b      	ldrb	r3, [r3, #12]
 8001442:	461a      	mov	r2, r3
 8001444:	4b57      	ldr	r3, [pc, #348]	; (80015a4 <SX1278_config+0x1f4>)
 8001446:	5c9b      	ldrb	r3, [r3, r2]
 8001448:	461a      	mov	r2, r3
 800144a:	2109      	movs	r1, #9
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff ff12 	bl	8001276 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8001452:	220b      	movs	r2, #11
 8001454:	210b      	movs	r1, #11
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f7ff ff0d 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 800145c:	2223      	movs	r2, #35	; 0x23
 800145e:	210c      	movs	r1, #12
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ff08 	bl	8001276 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	7b5b      	ldrb	r3, [r3, #13]
 800146a:	461a      	mov	r2, r3
 800146c:	4b4e      	ldr	r3, [pc, #312]	; (80015a8 <SX1278_config+0x1f8>)
 800146e:	5c9b      	ldrb	r3, [r3, r2]
 8001470:	2b06      	cmp	r3, #6
 8001472:	d147      	bne.n	8001504 <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	7b9b      	ldrb	r3, [r3, #14]
 8001478:	461a      	mov	r2, r3
 800147a:	4b4c      	ldr	r3, [pc, #304]	; (80015ac <SX1278_config+0x1fc>)
 800147c:	5c9b      	ldrb	r3, [r3, r2]
 800147e:	011b      	lsls	r3, r3, #4
 8001480:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	7bdb      	ldrb	r3, [r3, #15]
 8001486:	4619      	mov	r1, r3
 8001488:	4b49      	ldr	r3, [pc, #292]	; (80015b0 <SX1278_config+0x200>)
 800148a:	5c5b      	ldrb	r3, [r3, r1]
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	b2db      	uxtb	r3, r3
 8001490:	4413      	add	r3, r2
 8001492:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8001494:	3301      	adds	r3, #1
 8001496:	b2db      	uxtb	r3, r3
 8001498:	461a      	mov	r2, r3
 800149a:	211d      	movs	r1, #29
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f7ff feea 	bl	8001276 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	7b5b      	ldrb	r3, [r3, #13]
 80014a6:	461a      	mov	r2, r3
 80014a8:	4b3f      	ldr	r3, [pc, #252]	; (80015a8 <SX1278_config+0x1f8>)
 80014aa:	5c9b      	ldrb	r3, [r3, r2]
 80014ac:	011b      	lsls	r3, r3, #4
 80014ae:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	7c1b      	ldrb	r3, [r3, #16]
 80014b4:	4619      	mov	r1, r3
 80014b6:	4b3f      	ldr	r3, [pc, #252]	; (80015b4 <SX1278_config+0x204>)
 80014b8:	5c5b      	ldrb	r3, [r3, r1]
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	4413      	add	r3, r2
 80014c0:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80014c2:	3303      	adds	r3, #3
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	461a      	mov	r2, r3
 80014c8:	211e      	movs	r1, #30
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff fed3 	bl	8001276 <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 80014d0:	2131      	movs	r1, #49	; 0x31
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff feb0 	bl	8001238 <SX1278_SPIRead>
 80014d8:	4603      	mov	r3, r0
 80014da:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	f023 0307 	bic.w	r3, r3, #7
 80014e2:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	f043 0305 	orr.w	r3, r3, #5
 80014ea:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
 80014ee:	461a      	mov	r2, r3
 80014f0:	2131      	movs	r1, #49	; 0x31
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff febf 	bl	8001276 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 80014f8:	220c      	movs	r2, #12
 80014fa:	2137      	movs	r1, #55	; 0x37
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f7ff feba 	bl	8001276 <SX1278_SPIWrite>
 8001502:	e029      	b.n	8001558 <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	7b9b      	ldrb	r3, [r3, #14]
 8001508:	461a      	mov	r2, r3
 800150a:	4b28      	ldr	r3, [pc, #160]	; (80015ac <SX1278_config+0x1fc>)
 800150c:	5c9b      	ldrb	r3, [r3, r2]
 800150e:	011b      	lsls	r3, r3, #4
 8001510:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	7bdb      	ldrb	r3, [r3, #15]
 8001516:	4619      	mov	r1, r3
 8001518:	4b25      	ldr	r3, [pc, #148]	; (80015b0 <SX1278_config+0x200>)
 800151a:	5c5b      	ldrb	r3, [r3, r1]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8001520:	4413      	add	r3, r2
 8001522:	b2db      	uxtb	r3, r3
 8001524:	461a      	mov	r2, r3
 8001526:	211d      	movs	r1, #29
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7ff fea4 	bl	8001276 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	7b5b      	ldrb	r3, [r3, #13]
 8001532:	461a      	mov	r2, r3
 8001534:	4b1c      	ldr	r3, [pc, #112]	; (80015a8 <SX1278_config+0x1f8>)
 8001536:	5c9b      	ldrb	r3, [r3, r2]
 8001538:	011b      	lsls	r3, r3, #4
 800153a:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	7c1b      	ldrb	r3, [r3, #16]
 8001540:	4619      	mov	r1, r3
 8001542:	4b1c      	ldr	r3, [pc, #112]	; (80015b4 <SX1278_config+0x204>)
 8001544:	5c5b      	ldrb	r3, [r3, r1]
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 800154a:	4413      	add	r3, r2
 800154c:	b2db      	uxtb	r3, r3
 800154e:	461a      	mov	r2, r3
 8001550:	211e      	movs	r1, #30
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff fe8f 	bl	8001276 <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 8001558:	2204      	movs	r2, #4
 800155a:	2126      	movs	r1, #38	; 0x26
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff fe8a 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8001562:	2208      	movs	r2, #8
 8001564:	211f      	movs	r1, #31
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff fe85 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 800156c:	2200      	movs	r2, #0
 800156e:	2120      	movs	r1, #32
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff fe80 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 8001576:	2208      	movs	r2, #8
 8001578:	2121      	movs	r1, #33	; 0x21
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff fe7b 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8001580:	2201      	movs	r2, #1
 8001582:	2141      	movs	r1, #65	; 0x41
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f7ff fe76 	bl	8001276 <SX1278_SPIWrite>
	module->readBytes = 0;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
	SX1278_standby(module); //Entry standby mode
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f000 f810 	bl	80015b8 <SX1278_standby>
}
 8001598:	bf00      	nop
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	01e84800 	.word	0x01e84800
 80015a4:	08004468 	.word	0x08004468
 80015a8:	0800446c 	.word	0x0800446c
 80015ac:	08004474 	.word	0x08004474
 80015b0:	08004480 	.word	0x08004480
 80015b4:	08004484 	.word	0x08004484

080015b8 <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 80015c0:	2209      	movs	r2, #9
 80015c2:	2101      	movs	r1, #1
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f7ff fe56 	bl	8001276 <SX1278_SPIWrite>
	module->status = STANDBY;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2201      	movs	r2, #1
 80015ce:	749a      	strb	r2, [r3, #18]
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 80015e0:	2208      	movs	r2, #8
 80015e2:	2101      	movs	r1, #1
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7ff fe46 	bl	8001276 <SX1278_SPIWrite>
	module->status = SLEEP;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	749a      	strb	r2, [r3, #18]
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8001600:	2288      	movs	r2, #136	; 0x88
 8001602:	2101      	movs	r1, #1
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff fe36 	bl	8001276 <SX1278_SPIWrite>
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800161a:	22ff      	movs	r2, #255	; 0xff
 800161c:	2112      	movs	r1, #18
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff fe29 	bl	8001276 <SX1278_SPIWrite>
}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	460b      	mov	r3, r1
 8001636:	607a      	str	r2, [r7, #4]
 8001638:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	7afa      	ldrb	r2, [r7, #11]
 800163e:	745a      	strb	r2, [r3, #17]

	SX1278_config(module);		//Setting base parameter
 8001640:	68f8      	ldr	r0, [r7, #12]
 8001642:	f7ff feb5 	bl	80013b0 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8001646:	2284      	movs	r2, #132	; 0x84
 8001648:	214d      	movs	r1, #77	; 0x4d
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	f7ff fe13 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8001650:	22ff      	movs	r2, #255	; 0xff
 8001652:	2124      	movs	r1, #36	; 0x24
 8001654:	68f8      	ldr	r0, [r7, #12]
 8001656:	f7ff fe0e 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 800165a:	2201      	movs	r2, #1
 800165c:	2140      	movs	r1, #64	; 0x40
 800165e:	68f8      	ldr	r0, [r7, #12]
 8001660:	f7ff fe09 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8001664:	223f      	movs	r2, #63	; 0x3f
 8001666:	2111      	movs	r1, #17
 8001668:	68f8      	ldr	r0, [r7, #12]
 800166a:	f7ff fe04 	bl	8001276 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 800166e:	68f8      	ldr	r0, [r7, #12]
 8001670:	f7ff ffcf 	bl	8001612 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8001674:	7afb      	ldrb	r3, [r7, #11]
 8001676:	461a      	mov	r2, r3
 8001678:	2122      	movs	r1, #34	; 0x22
 800167a:	68f8      	ldr	r0, [r7, #12]
 800167c:	f7ff fdfb 	bl	8001276 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8001680:	210f      	movs	r1, #15
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f7ff fdd8 	bl	8001238 <SX1278_SPIRead>
 8001688:	4603      	mov	r3, r0
 800168a:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 800168c:	7dfb      	ldrb	r3, [r7, #23]
 800168e:	461a      	mov	r2, r3
 8001690:	210d      	movs	r1, #13
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f7ff fdef 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8001698:	228d      	movs	r2, #141	; 0x8d
 800169a:	2101      	movs	r1, #1
 800169c:	68f8      	ldr	r0, [r7, #12]
 800169e:	f7ff fdea 	bl	8001276 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80016aa:	2118      	movs	r1, #24
 80016ac:	68f8      	ldr	r0, [r7, #12]
 80016ae:	f7ff fdc3 	bl	8001238 <SX1278_SPIRead>
 80016b2:	4603      	mov	r3, r0
 80016b4:	f003 0304 	and.w	r3, r3, #4
 80016b8:	2b04      	cmp	r3, #4
 80016ba:	d104      	bne.n	80016c6 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2203      	movs	r2, #3
 80016c0:	749a      	strb	r2, [r3, #18]
			return 1;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e013      	b.n	80016ee <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	3b01      	subs	r3, #1
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d109      	bne.n	80016e6 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f000 f992 	bl	8001a00 <SX1278_hw_Reset>
			SX1278_config(module);
 80016dc:	68f8      	ldr	r0, [r7, #12]
 80016de:	f7ff fe67 	bl	80013b0 <SX1278_config>
			return 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	e003      	b.n	80016ee <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 80016e6:	2001      	movs	r0, #1
 80016e8:	f000 f9f4 	bl	8001ad4 <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80016ec:	e7dd      	b.n	80016aa <SX1278_LoRaEntryRx+0x7e>
	}
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3718      	adds	r7, #24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
	...

080016f8 <SX1278_LoRaRxPacket>:

	unsigned char addr;
uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4618      	mov	r0, r3
 8001706:	f000 f9f0 	bl	8001aea <SX1278_hw_GetDIO0>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d033      	beq.n	8001778 <SX1278_LoRaRxPacket+0x80>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3313      	adds	r3, #19
 8001714:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001718:	2100      	movs	r1, #0
 800171a:	4618      	mov	r0, r3
 800171c:	f002 fe5e 	bl	80043dc <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8001720:	2110      	movs	r1, #16
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff fd88 	bl	8001238 <SX1278_SPIRead>
 8001728:	4603      	mov	r3, r0
 800172a:	461a      	mov	r2, r3
 800172c:	4b16      	ldr	r3, [pc, #88]	; (8001788 <SX1278_LoRaRxPacket+0x90>)
 800172e:	701a      	strb	r2, [r3, #0]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8001730:	4b15      	ldr	r3, [pc, #84]	; (8001788 <SX1278_LoRaRxPacket+0x90>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	461a      	mov	r2, r3
 8001736:	210d      	movs	r1, #13
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff fd9c 	bl	8001276 <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	7b5b      	ldrb	r3, [r3, #13]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d103      	bne.n	800174e <SX1278_LoRaRxPacket+0x56>
			packet_size = module->packetLength;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	7c5b      	ldrb	r3, [r3, #17]
 800174a:	73fb      	strb	r3, [r7, #15]
 800174c:	e005      	b.n	800175a <SX1278_LoRaRxPacket+0x62>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 800174e:	2113      	movs	r1, #19
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff fd71 	bl	8001238 <SX1278_SPIRead>
 8001756:	4603      	mov	r3, r0
 8001758:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f103 0213 	add.w	r2, r3, #19
 8001760:	7bfb      	ldrb	r3, [r7, #15]
 8001762:	2100      	movs	r1, #0
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f7ff fdaf 	bl	80012c8 <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	7bfa      	ldrb	r2, [r7, #15]
 800176e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
		SX1278_clearLoRaIrq(module);
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f7ff ff4d 	bl	8001612 <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	2000027c 	.word	0x2000027c

0800178c <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	460b      	mov	r3, r1
 8001796:	607a      	str	r2, [r7, #4]
 8001798:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	7afa      	ldrb	r2, [r7, #11]
 800179e:	745a      	strb	r2, [r3, #17]

	SX1278_config(module); //setting base parameter
 80017a0:	68f8      	ldr	r0, [r7, #12]
 80017a2:	f7ff fe05 	bl	80013b0 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 80017a6:	2287      	movs	r2, #135	; 0x87
 80017a8:	214d      	movs	r1, #77	; 0x4d
 80017aa:	68f8      	ldr	r0, [r7, #12]
 80017ac:	f7ff fd63 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 80017b0:	2200      	movs	r2, #0
 80017b2:	2124      	movs	r1, #36	; 0x24
 80017b4:	68f8      	ldr	r0, [r7, #12]
 80017b6:	f7ff fd5e 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 80017ba:	2241      	movs	r2, #65	; 0x41
 80017bc:	2140      	movs	r1, #64	; 0x40
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f7ff fd59 	bl	8001276 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 80017c4:	68f8      	ldr	r0, [r7, #12]
 80017c6:	f7ff ff24 	bl	8001612 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 80017ca:	22f7      	movs	r2, #247	; 0xf7
 80017cc:	2111      	movs	r1, #17
 80017ce:	68f8      	ldr	r0, [r7, #12]
 80017d0:	f7ff fd51 	bl	8001276 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 80017d4:	7afb      	ldrb	r3, [r7, #11]
 80017d6:	461a      	mov	r2, r3
 80017d8:	2122      	movs	r1, #34	; 0x22
 80017da:	68f8      	ldr	r0, [r7, #12]
 80017dc:	f7ff fd4b 	bl	8001276 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 80017e0:	210e      	movs	r1, #14
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f7ff fd28 	bl	8001238 <SX1278_SPIRead>
 80017e8:	4603      	mov	r3, r0
 80017ea:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 80017ec:	7dfb      	ldrb	r3, [r7, #23]
 80017ee:	461a      	mov	r2, r3
 80017f0:	210d      	movs	r1, #13
 80017f2:	68f8      	ldr	r0, [r7, #12]
 80017f4:	f7ff fd3f 	bl	8001276 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 80017f8:	2122      	movs	r1, #34	; 0x22
 80017fa:	68f8      	ldr	r0, [r7, #12]
 80017fc:	f7ff fd1c 	bl	8001238 <SX1278_SPIRead>
 8001800:	4603      	mov	r3, r0
 8001802:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8001804:	7dba      	ldrb	r2, [r7, #22]
 8001806:	7afb      	ldrb	r3, [r7, #11]
 8001808:	429a      	cmp	r2, r3
 800180a:	d104      	bne.n	8001816 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2202      	movs	r2, #2
 8001810:	749a      	strb	r2, [r3, #18]
			return 1;
 8001812:	2301      	movs	r3, #1
 8001814:	e00e      	b.n	8001834 <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	3b01      	subs	r3, #1
 800181a:	607b      	str	r3, [r7, #4]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1ea      	bne.n	80017f8 <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f000 f8ea 	bl	8001a00 <SX1278_hw_Reset>
			SX1278_config(module);
 800182c:	68f8      	ldr	r0, [r7, #12]
 800182e:	f7ff fdbf 	bl	80013b0 <SX1278_config>
			return 0;
 8001832:	2300      	movs	r3, #0
		}
	}
}
 8001834:	4618      	mov	r0, r3
 8001836:	3718      	adds	r7, #24
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	4613      	mov	r3, r2
 800184a:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 800184c:	79fb      	ldrb	r3, [r7, #7]
 800184e:	68ba      	ldr	r2, [r7, #8]
 8001850:	2100      	movs	r1, #0
 8001852:	68f8      	ldr	r0, [r7, #12]
 8001854:	f7ff fd71 	bl	800133a <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 8001858:	228b      	movs	r2, #139	; 0x8b
 800185a:	2101      	movs	r1, #1
 800185c:	68f8      	ldr	r0, [r7, #12]
 800185e:	f7ff fd0a 	bl	8001276 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f000 f93f 	bl	8001aea <SX1278_hw_GetDIO0>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00b      	beq.n	800188a <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 8001872:	2112      	movs	r1, #18
 8001874:	68f8      	ldr	r0, [r7, #12]
 8001876:	f7ff fcdf 	bl	8001238 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 800187a:	68f8      	ldr	r0, [r7, #12]
 800187c:	f7ff fec9 	bl	8001612 <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 8001880:	68f8      	ldr	r0, [r7, #12]
 8001882:	f7ff fe99 	bl	80015b8 <SX1278_standby>
			return 1;
 8001886:	2301      	movs	r3, #1
 8001888:	e013      	b.n	80018b2 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	3b01      	subs	r3, #1
 800188e:	603b      	str	r3, [r7, #0]
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d109      	bne.n	80018aa <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f000 f8b0 	bl	8001a00 <SX1278_hw_Reset>
			SX1278_config(module);
 80018a0:	68f8      	ldr	r0, [r7, #12]
 80018a2:	f7ff fd85 	bl	80013b0 <SX1278_config>
			return 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	e003      	b.n	80018b2 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 80018aa:	2001      	movs	r0, #1
 80018ac:	f000 f912 	bl	8001ad4 <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 80018b0:	e7d7      	b.n	8001862 <SX1278_LoRaTxPacket+0x26>
	}
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b084      	sub	sp, #16
 80018be:	af00      	add	r7, sp, #0
 80018c0:	60f8      	str	r0, [r7, #12]
 80018c2:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f000 f86c 	bl	80019a8 <SX1278_hw_init>
	module->frequency = frequency;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	683a      	ldr	r2, [r7, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	609a      	str	r2, [r3, #8]
	module->power = power;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	7e3a      	ldrb	r2, [r7, #24]
 80018de:	731a      	strb	r2, [r3, #12]
	module->LoRa_SF = LoRa_SF;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	7f3a      	ldrb	r2, [r7, #28]
 80018e4:	735a      	strb	r2, [r3, #13]
	module->LoRa_BW = LoRa_BW;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80018ec:	739a      	strb	r2, [r3, #14]
	module->LoRa_CR = LoRa_CR;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80018f4:	73da      	strb	r2, [r3, #15]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80018fc:	741a      	strb	r2, [r3, #16]
	module->packetLength = packetLength;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001904:	745a      	strb	r2, [r3, #17]
	SX1278_config(module);
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f7ff fd52 	bl	80013b0 <SX1278_config>
}
 800190c:	bf00      	nop
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	4613      	mov	r3, r2
 8001920:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8001928:	79fa      	ldrb	r2, [r7, #7]
 800192a:	429a      	cmp	r2, r3
 800192c:	d003      	beq.n	8001936 <SX1278_read+0x22>
		length = module->readBytes;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8001934:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	3313      	adds	r3, #19
 800193a:	79fa      	ldrb	r2, [r7, #7]
 800193c:	4619      	mov	r1, r3
 800193e:	68b8      	ldr	r0, [r7, #8]
 8001940:	f002 fd78 	bl	8004434 <memcpy>
	rxBuf[length] = '\0';
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	4413      	add	r3, r2
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2200      	movs	r2, #0
 8001952:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
	return length;
 8001956:	79fb      	ldrb	r3, [r7, #7]
}
 8001958:	4618      	mov	r0, r3
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <SX1278_RSSI_LoRa>:

uint8_t SX1278_RSSI_LoRa(SX1278_t *module) {
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
	uint32_t temp = 10;
 8001968:	230a      	movs	r3, #10
 800196a:	60fb      	str	r3, [r7, #12]
	temp = SX1278_SPIRead(module, LR_RegRssiValue); //Read RegRssiValue, Rssi value
 800196c:	211b      	movs	r1, #27
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff fc62 	bl	8001238 <SX1278_SPIRead>
 8001974:	4603      	mov	r3, r0
 8001976:	60fb      	str	r3, [r7, #12]
	//temp = temp + 127 - 137; //127:Max RSSI, 137:RSSI offset
	return (uint8_t) temp;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	b2db      	uxtb	r3, r3
}
 800197c:	4618      	mov	r0, r3
 800197e:	3710      	adds	r7, #16
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <SX1278_SNR>:
	temp = SX1278_SPIRead(module, RegRssiValue);
	temp = 127 - (temp >> 1);	//127:Max RSSI
	return temp;
}

uint8_t SX1278_SNR(SX1278_t *module){
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0xff;
 800198c:	23ff      	movs	r3, #255	; 0xff
 800198e:	60fb      	str	r3, [r7, #12]
	temp = SX1278_SPIRead(module, LR_RegPktSnrValue);
 8001990:	2119      	movs	r1, #25
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f7ff fc50 	bl	8001238 <SX1278_SPIRead>
 8001998:	4603      	mov	r3, r0
 800199a:	60fb      	str	r3, [r7, #12]
	return temp;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	b2db      	uxtb	r3, r3
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3710      	adds	r7, #16
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <SX1278_hw_init>:
#include "SX1278_hw.h"
#include <string.h>
#include "main.h"


__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 80019b0:	2101      	movs	r1, #1
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f000 f80d 	bl	80019d2 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6858      	ldr	r0, [r3, #4]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	2201      	movs	r2, #1
 80019c4:	4619      	mov	r1, r3
 80019c6:	f001 fc8e 	bl	80032e6 <HAL_GPIO_WritePin>
}
 80019ca:	bf00      	nop
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
 80019da:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6958      	ldr	r0, [r3, #20]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	691b      	ldr	r3, [r3, #16]
 80019e4:	b299      	uxth	r1, r3
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	bf0c      	ite	eq
 80019ec:	2301      	moveq	r3, #1
 80019ee:	2300      	movne	r3, #0
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	461a      	mov	r2, r3
 80019f4:	f001 fc77 	bl	80032e6 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80019f8:	bf00      	nop
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8001a08:	2101      	movs	r1, #1
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff ffe1 	bl	80019d2 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6858      	ldr	r0, [r3, #4]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f001 fc62 	bl	80032e6 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 8001a22:	2001      	movs	r0, #1
 8001a24:	f000 f856 	bl	8001ad4 <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6858      	ldr	r0, [r3, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	2201      	movs	r2, #1
 8001a34:	4619      	mov	r1, r3
 8001a36:	f001 fc56 	bl	80032e6 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 8001a3a:	2064      	movs	r0, #100	; 0x64
 8001a3c:	f000 f84a 	bl	8001ad4 <SX1278_hw_DelayMs>
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 8001a54:	2100      	movs	r1, #0
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f7ff ffbb 	bl	80019d2 <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6998      	ldr	r0, [r3, #24]
 8001a60:	1cf9      	adds	r1, r7, #3
 8001a62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a66:	2201      	movs	r2, #1
 8001a68:	f002 f912 	bl	8003c90 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001a6c:	bf00      	nop
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f002 fbff 	bl	8004276 <HAL_SPI_GetState>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d1f7      	bne.n	8001a6e <SX1278_hw_SPICommand+0x26>
		;
}
 8001a7e:	bf00      	nop
 8001a80:	bf00      	nop
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af02      	add	r7, sp, #8
 8001a8e:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8001a90:	2300      	movs	r3, #0
 8001a92:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8001a94:	2300      	movs	r3, #0
 8001a96:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8001a98:	2100      	movs	r1, #0
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff ff99 	bl	80019d2 <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6998      	ldr	r0, [r3, #24]
 8001aa4:	f107 020e 	add.w	r2, r7, #14
 8001aa8:	f107 010f 	add.w	r1, r7, #15
 8001aac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ab0:	9300      	str	r3, [sp, #0]
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	f002 fa2f 	bl	8003f16 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001ab8:	bf00      	nop
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f002 fbd9 	bl	8004276 <HAL_SPI_GetState>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d1f7      	bne.n	8001aba <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8001aca:	7bbb      	ldrb	r3, [r7, #14]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3710      	adds	r7, #16
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f000 ff5f 	bl	80029a0 <HAL_Delay>
}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b082      	sub	sp, #8
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	68da      	ldr	r2, [r3, #12]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	4619      	mov	r1, r3
 8001afe:	4610      	mov	r0, r2
 8001b00:	f001 fbda 	bl	80032b8 <HAL_GPIO_ReadPin>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	bf0c      	ite	eq
 8001b0a:	2301      	moveq	r3, #1
 8001b0c:	2300      	movne	r3, #0
 8001b0e:	b2db      	uxtb	r3, r3
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <LORA_IF_GetFragment_Firmware>:
uint8_t counter ;
static uint8_t AES_CBC_128_Key[] = { 0x2b, 0x7e, 0x15, 0x16, 0x28, 0xae, 0xd2, 0xa6, 0xab, 0xf7, 0x15, 0x88, 0x09, 0xcf, 0x4f, 0x3c };
static uint8_t AES_CBC_128_IV[]  = { 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f };
struct AES_ctx ctx;
uint16_t  LORA_IF_GetFragment_Firmware(SX1278_t *module , uint8_t* buffer_packet ,uint8_t* buffer_flashing_data ,
		uint8_t addr){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	70fb      	strb	r3, [r7, #3]
	counter = 0 ;
 8001b26:	4b38      	ldr	r3, [pc, #224]	; (8001c08 <LORA_IF_GetFragment_Firmware+0xf0>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]
	uint16_t index_fragmemt = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	82fb      	strh	r3, [r7, #22]
	//clear data buffer
	//clearDataBuffer((uint8_t*) buffer_packet,132);
	/* Configuration LoRa to Receive firmware*/
	ret = SX1278_LoRaEntryRx(module, SIZE_BUFFER_80BYTES , MAX_TIME_OUT);
 8001b30:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001b34:	2150      	movs	r1, #80	; 0x50
 8001b36:	68f8      	ldr	r0, [r7, #12]
 8001b38:	f7ff fd78 	bl	800162c <SX1278_LoRaEntryRx>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	b2da      	uxtb	r2, r3
 8001b40:	4b32      	ldr	r3, [pc, #200]	; (8001c0c <LORA_IF_GetFragment_Firmware+0xf4>)
 8001b42:	701a      	strb	r2, [r3, #0]
	while(1){
		ret = SX1278_LoRaRxPacket(module);
 8001b44:	68f8      	ldr	r0, [r7, #12]
 8001b46:	f7ff fdd7 	bl	80016f8 <SX1278_LoRaRxPacket>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b2f      	ldr	r3, [pc, #188]	; (8001c0c <LORA_IF_GetFragment_Firmware+0xf4>)
 8001b50:	701a      	strb	r2, [r3, #0]
		if ( ret > 0 ) {
 8001b52:	4b2e      	ldr	r3, [pc, #184]	; (8001c0c <LORA_IF_GetFragment_Firmware+0xf4>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d0f4      	beq.n	8001b44 <LORA_IF_GetFragment_Firmware+0x2c>
			ret = SX1278_read(module, (uint8_t*) buffer_packet, ret);
 8001b5a:	4b2c      	ldr	r3, [pc, #176]	; (8001c0c <LORA_IF_GetFragment_Firmware+0xf4>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	68b9      	ldr	r1, [r7, #8]
 8001b62:	68f8      	ldr	r0, [r7, #12]
 8001b64:	f7ff fed6 	bl	8001914 <SX1278_read>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	4b27      	ldr	r3, [pc, #156]	; (8001c0c <LORA_IF_GetFragment_Firmware+0xf4>)
 8001b6e:	701a      	strb	r2, [r3, #0]
			AES_init_ctx_iv(&ctx, AES_CBC_128_Key, AES_CBC_128_IV);
 8001b70:	4a27      	ldr	r2, [pc, #156]	; (8001c10 <LORA_IF_GetFragment_Firmware+0xf8>)
 8001b72:	4928      	ldr	r1, [pc, #160]	; (8001c14 <LORA_IF_GetFragment_Firmware+0xfc>)
 8001b74:	4828      	ldr	r0, [pc, #160]	; (8001c18 <LORA_IF_GetFragment_Firmware+0x100>)
 8001b76:	f000 fa47 	bl	8002008 <AES_init_ctx_iv>
			AES_CTR_xcrypt_buffer(&ctx, (uint8_t*) buffer_packet, SIZE_BUFFER_80BYTES);
 8001b7a:	2250      	movs	r2, #80	; 0x50
 8001b7c:	68b9      	ldr	r1, [r7, #8]
 8001b7e:	4826      	ldr	r0, [pc, #152]	; (8001c18 <LORA_IF_GetFragment_Firmware+0x100>)
 8001b80:	f000 fc05 	bl	800238e <AES_CTR_xcrypt_buffer>
			if(buffer_packet[0] == ADDR_BOARDCAST  && buffer_packet[1] == addr  && buffer_packet[2] == FL_FRAGMENT_FIRMWARE){
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2bff      	cmp	r3, #255	; 0xff
 8001b8a:	d11d      	bne.n	8001bc8 <LORA_IF_GetFragment_Firmware+0xb0>
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	78fa      	ldrb	r2, [r7, #3]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d117      	bne.n	8001bc8 <LORA_IF_GetFragment_Firmware+0xb0>
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	3302      	adds	r3, #2
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2bfe      	cmp	r3, #254	; 0xfe
 8001ba0:	d112      	bne.n	8001bc8 <LORA_IF_GetFragment_Firmware+0xb0>
				/* Copy data from buffer packet to buffer flashing data*/
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001ba2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ba6:	481d      	ldr	r0, [pc, #116]	; (8001c1c <LORA_IF_GetFragment_Firmware+0x104>)
 8001ba8:	f001 fbb5 	bl	8003316 <HAL_GPIO_TogglePin>
				index_fragmemt =(buffer_packet[3]<<SHIFT_8_BIT)|(buffer_packet[4] <<SHIFT_0_BIT);
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	3303      	adds	r3, #3
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	021b      	lsls	r3, r3, #8
 8001bb4:	b21a      	sxth	r2, r3
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	3304      	adds	r3, #4
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	b21b      	sxth	r3, r3
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	82fb      	strh	r3, [r7, #22]
				return  index_fragmemt;
 8001bc4:	8afb      	ldrh	r3, [r7, #22]
 8001bc6:	e01b      	b.n	8001c00 <LORA_IF_GetFragment_Firmware+0xe8>
			}
			else if ( buffer_packet[0] == ADDR_BOARDCAST  && buffer_packet[1] == addr  && buffer_packet[2] == GW_ACKNOWLEDGE_FINISHING_SENDING_CODE ){
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2bff      	cmp	r3, #255	; 0xff
 8001bce:	d10d      	bne.n	8001bec <LORA_IF_GetFragment_Firmware+0xd4>
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	78fa      	ldrb	r2, [r7, #3]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d107      	bne.n	8001bec <LORA_IF_GetFragment_Firmware+0xd4>
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	3302      	adds	r3, #2
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b39      	cmp	r3, #57	; 0x39
 8001be4:	d102      	bne.n	8001bec <LORA_IF_GetFragment_Firmware+0xd4>
				return  GW_SEND_DONE;
 8001be6:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8001bea:	e009      	b.n	8001c00 <LORA_IF_GetFragment_Firmware+0xe8>
			}
			else{
				counter++;
 8001bec:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <LORA_IF_GetFragment_Firmware+0xf0>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	b2da      	uxtb	r2, r3
 8001bf4:	4b04      	ldr	r3, [pc, #16]	; (8001c08 <LORA_IF_GetFragment_Firmware+0xf0>)
 8001bf6:	701a      	strb	r2, [r3, #0]
				HAL_Delay(1);
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	f000 fed1 	bl	80029a0 <HAL_Delay>
		ret = SX1278_LoRaRxPacket(module);
 8001bfe:	e7a1      	b.n	8001b44 <LORA_IF_GetFragment_Firmware+0x2c>
				}
			}
		}
	}

}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3718      	adds	r7, #24
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	2000027d 	.word	0x2000027d
 8001c0c:	20000178 	.word	0x20000178
 8001c10:	20000030 	.word	0x20000030
 8001c14:	20000020 	.word	0x20000020
 8001c18:	20000280 	.word	0x20000280
 8001c1c:	40011000 	.word	0x40011000

08001c20 <LORA_IF_TransferData_Frame>:


uint8_t LORA_IF_TransferData_Frame(SX1278_t *module , uint8_t* buffer_req , uint8_t ret , uint32_t timeout , uint8_t length , uint8_t ACK_req)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	603b      	str	r3, [r7, #0]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	71fb      	strb	r3, [r7, #7]
	buffer_req[0] = ADDR_UNICAST;
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	2203      	movs	r2, #3
 8001c34:	701a      	strb	r2, [r3, #0]
	buffer_req[1] = ADDR_NODE_1;
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	701a      	strb	r2, [r3, #0]
	buffer_req[2] = ACK_req;
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	3302      	adds	r3, #2
 8001c42:	7f3a      	ldrb	r2, [r7, #28]
 8001c44:	701a      	strb	r2, [r3, #0]
	AES_init_ctx_iv(&ctx, AES_CBC_128_Key, AES_CBC_128_IV);
 8001c46:	4a15      	ldr	r2, [pc, #84]	; (8001c9c <LORA_IF_TransferData_Frame+0x7c>)
 8001c48:	4915      	ldr	r1, [pc, #84]	; (8001ca0 <LORA_IF_TransferData_Frame+0x80>)
 8001c4a:	4816      	ldr	r0, [pc, #88]	; (8001ca4 <LORA_IF_TransferData_Frame+0x84>)
 8001c4c:	f000 f9dc 	bl	8002008 <AES_init_ctx_iv>
	AES_CTR_xcrypt_buffer(&ctx, (uint8_t*) buffer_req, 16);
 8001c50:	2210      	movs	r2, #16
 8001c52:	68b9      	ldr	r1, [r7, #8]
 8001c54:	4813      	ldr	r0, [pc, #76]	; (8001ca4 <LORA_IF_TransferData_Frame+0x84>)
 8001c56:	f000 fb9a 	bl	800238e <AES_CTR_xcrypt_buffer>
	ret = SX1278_LoRaEntryTx(module, length, timeout);
 8001c5a:	7e3b      	ldrb	r3, [r7, #24]
 8001c5c:	683a      	ldr	r2, [r7, #0]
 8001c5e:	4619      	mov	r1, r3
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f7ff fd93 	bl	800178c <SX1278_LoRaEntryTx>
 8001c66:	4603      	mov	r3, r0
 8001c68:	71fb      	strb	r3, [r7, #7]
	ret = SX1278_LoRaTxPacket(module, (uint8_t*) buffer_req, SIZE_BUFFER_16BYTES, MAX_TIME_OUT);
 8001c6a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001c6e:	2210      	movs	r2, #16
 8001c70:	68b9      	ldr	r1, [r7, #8]
 8001c72:	68f8      	ldr	r0, [r7, #12]
 8001c74:	f7ff fde2 	bl	800183c <SX1278_LoRaTxPacket>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	71fb      	strb	r3, [r7, #7]
		if (ret) {
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d006      	beq.n	8001c90 <LORA_IF_TransferData_Frame+0x70>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001c82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c86:	4808      	ldr	r0, [pc, #32]	; (8001ca8 <LORA_IF_TransferData_Frame+0x88>)
 8001c88:	f001 fb45 	bl	8003316 <HAL_GPIO_TogglePin>
			return 1;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e000      	b.n	8001c92 <LORA_IF_TransferData_Frame+0x72>
		}
		else{
			return 0;
 8001c90:	2300      	movs	r3, #0
		}
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000030 	.word	0x20000030
 8001ca0:	20000020 	.word	0x20000020
 8001ca4:	20000280 	.word	0x20000280
 8001ca8:	40011000 	.word	0x40011000

08001cac <LORA_IF_Stransmit_Request>:

LoRa_Return_t LORA_IF_Stransmit_Request(SX1278_t *module  , uint8_t* buffer_resp ,
		uint8_t ret, uint8_t addr  , uint8_t ACK_resp){
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	4611      	mov	r1, r2
 8001cb8:	461a      	mov	r2, r3
 8001cba:	460b      	mov	r3, r1
 8001cbc:	71fb      	strb	r3, [r7, #7]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	71bb      	strb	r3, [r7, #6]
	counter = 0;
 8001cc2:	4b1c      	ldr	r3, [pc, #112]	; (8001d34 <LORA_IF_Stransmit_Request+0x88>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	701a      	strb	r2, [r3, #0]
	ret = SX1278_LoRaRxPacket(module);
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f7ff fd15 	bl	80016f8 <SX1278_LoRaRxPacket>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
	if(ret > 0){
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d028      	beq.n	8001d2a <LORA_IF_Stransmit_Request+0x7e>
		/*Read the first Frame
		 *counter to retry connect until get resp signal
		 */
		 ret = SX1278_read(module, (uint8_t*) buffer_resp, ret);
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	68b9      	ldr	r1, [r7, #8]
 8001cde:	68f8      	ldr	r0, [r7, #12]
 8001ce0:	f7ff fe18 	bl	8001914 <SX1278_read>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	71fb      	strb	r3, [r7, #7]
		 AES_init_ctx_iv(&ctx, AES_CBC_128_Key, AES_CBC_128_IV);
 8001ce8:	4a13      	ldr	r2, [pc, #76]	; (8001d38 <LORA_IF_Stransmit_Request+0x8c>)
 8001cea:	4914      	ldr	r1, [pc, #80]	; (8001d3c <LORA_IF_Stransmit_Request+0x90>)
 8001cec:	4814      	ldr	r0, [pc, #80]	; (8001d40 <LORA_IF_Stransmit_Request+0x94>)
 8001cee:	f000 f98b 	bl	8002008 <AES_init_ctx_iv>
		 AES_CTR_xcrypt_buffer(&ctx,(uint8_t*)buffer_resp, 16);
 8001cf2:	2210      	movs	r2, #16
 8001cf4:	68b9      	ldr	r1, [r7, #8]
 8001cf6:	4812      	ldr	r0, [pc, #72]	; (8001d40 <LORA_IF_Stransmit_Request+0x94>)
 8001cf8:	f000 fb49 	bl	800238e <AES_CTR_xcrypt_buffer>
		 if(buffer_resp[0]== ADDR_BOARDCAST  && buffer_resp[1] == addr && buffer_resp[2]  == ACK_resp){
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2bff      	cmp	r3, #255	; 0xff
 8001d02:	d112      	bne.n	8001d2a <LORA_IF_Stransmit_Request+0x7e>
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	3301      	adds	r3, #1
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	79ba      	ldrb	r2, [r7, #6]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d10c      	bne.n	8001d2a <LORA_IF_Stransmit_Request+0x7e>
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	3302      	adds	r3, #2
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	7e3a      	ldrb	r2, [r7, #24]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d106      	bne.n	8001d2a <LORA_IF_Stransmit_Request+0x7e>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001d1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d20:	4808      	ldr	r0, [pc, #32]	; (8001d44 <LORA_IF_Stransmit_Request+0x98>)
 8001d22:	f001 faf8 	bl	8003316 <HAL_GPIO_TogglePin>
			// Response packet
			return LORA_OKE ;
 8001d26:	2300      	movs	r3, #0
 8001d28:	e000      	b.n	8001d2c <LORA_IF_Stransmit_Request+0x80>
		 }
	 }
	return LORA_BUSSY;
 8001d2a:	2301      	movs	r3, #1
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3710      	adds	r7, #16
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	2000027d 	.word	0x2000027d
 8001d38:	20000030 	.word	0x20000030
 8001d3c:	20000020 	.word	0x20000020
 8001d40:	20000280 	.word	0x20000280
 8001d44:	40011000 	.word	0x40011000

08001d48 <LORA_IF_Stransmit_Response_Flashing>:

LoRa_Return_t LORA_IF_Stransmit_Response_Flashing(SX1278_t *module ,uint8_t* TxBuffer
	, uint8_t ret, uint8_t addr ,uint8_t ACK_resp){
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	4611      	mov	r1, r2
 8001d54:	461a      	mov	r2, r3
 8001d56:	460b      	mov	r3, r1
 8001d58:	71fb      	strb	r3, [r7, #7]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	71bb      	strb	r3, [r7, #6]
	TxBuffer[0] = ADDR_UNICAST;
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	2203      	movs	r2, #3
 8001d62:	701a      	strb	r2, [r3, #0]
	TxBuffer[1] = addr;
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	3301      	adds	r3, #1
 8001d68:	79ba      	ldrb	r2, [r7, #6]
 8001d6a:	701a      	strb	r2, [r3, #0]
	TxBuffer[2] = ACK_resp;
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	3302      	adds	r3, #2
 8001d70:	7e3a      	ldrb	r2, [r7, #24]
 8001d72:	701a      	strb	r2, [r3, #0]
	//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
	//AES_CTR_xcrypt_buffer(&ctx,(uint8_t*)buffer_resp, 128);
	ret = SX1278_LoRaEntryTx(module, SIZE_BUFFER_128BYTES  , MAX_TIME_OUT);
 8001d74:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001d78:	2180      	movs	r1, #128	; 0x80
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	f7ff fd06 	bl	800178c <SX1278_LoRaEntryTx>
 8001d80:	4603      	mov	r3, r0
 8001d82:	71fb      	strb	r3, [r7, #7]
	AES_init_ctx_iv(&ctx, AES_CBC_128_Key, AES_CBC_128_IV);
 8001d84:	4a10      	ldr	r2, [pc, #64]	; (8001dc8 <LORA_IF_Stransmit_Response_Flashing+0x80>)
 8001d86:	4911      	ldr	r1, [pc, #68]	; (8001dcc <LORA_IF_Stransmit_Response_Flashing+0x84>)
 8001d88:	4811      	ldr	r0, [pc, #68]	; (8001dd0 <LORA_IF_Stransmit_Response_Flashing+0x88>)
 8001d8a:	f000 f93d 	bl	8002008 <AES_init_ctx_iv>
	AES_CTR_xcrypt_buffer(&ctx,(uint8_t*)TxBuffer, SIZE_BUFFER_128BYTES);
 8001d8e:	2280      	movs	r2, #128	; 0x80
 8001d90:	68b9      	ldr	r1, [r7, #8]
 8001d92:	480f      	ldr	r0, [pc, #60]	; (8001dd0 <LORA_IF_Stransmit_Response_Flashing+0x88>)
 8001d94:	f000 fafb 	bl	800238e <AES_CTR_xcrypt_buffer>
	ret = SX1278_LoRaTxPacket(module, (uint8_t*) TxBuffer, SIZE_BUFFER_128BYTES, MAX_TIME_OUT);
 8001d98:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001d9c:	2280      	movs	r2, #128	; 0x80
 8001d9e:	68b9      	ldr	r1, [r7, #8]
 8001da0:	68f8      	ldr	r0, [r7, #12]
 8001da2:	f7ff fd4b 	bl	800183c <SX1278_LoRaTxPacket>
 8001da6:	4603      	mov	r3, r0
 8001da8:	71fb      	strb	r3, [r7, #7]
	if(ret){
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d006      	beq.n	8001dbe <LORA_IF_Stransmit_Response_Flashing+0x76>
		// Toggle pin led to notify response
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001db0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001db4:	4807      	ldr	r0, [pc, #28]	; (8001dd4 <LORA_IF_Stransmit_Response_Flashing+0x8c>)
 8001db6:	f001 faae 	bl	8003316 <HAL_GPIO_TogglePin>
		return LORA_OKE;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	e000      	b.n	8001dc0 <LORA_IF_Stransmit_Response_Flashing+0x78>

	}
	return LORA_ERROR;
 8001dbe:	2302      	movs	r3, #2
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000030 	.word	0x20000030
 8001dcc:	20000020 	.word	0x20000020
 8001dd0:	20000280 	.word	0x20000280
 8001dd4:	40011000 	.word	0x40011000

08001dd8 <LORA_IF_Stransmit_Response>:
	 }
	}
}


LoRa_Return_t LORA_IF_Stransmit_Response(SX1278_t *module , uint8_t* buffer_resp , uint8_t ret , uint8_t addr , uint8_t ACK_resp){
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	4611      	mov	r1, r2
 8001de4:	461a      	mov	r2, r3
 8001de6:	460b      	mov	r3, r1
 8001de8:	71fb      	strb	r3, [r7, #7]
 8001dea:	4613      	mov	r3, r2
 8001dec:	71bb      	strb	r3, [r7, #6]
	buffer_resp[0]= ADDR_UNICAST;
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	2203      	movs	r2, #3
 8001df2:	701a      	strb	r2, [r3, #0]
	buffer_resp[1] = addr;
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	3301      	adds	r3, #1
 8001df8:	79ba      	ldrb	r2, [r7, #6]
 8001dfa:	701a      	strb	r2, [r3, #0]
	buffer_resp[2]= ACK_resp;
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	3302      	adds	r3, #2
 8001e00:	7e3a      	ldrb	r2, [r7, #24]
 8001e02:	701a      	strb	r2, [r3, #0]
	ret = SX1278_LoRaEntryTx(module, SIZE_BUFFER_16BYTES  , MAX_TIME_OUT);
 8001e04:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001e08:	2110      	movs	r1, #16
 8001e0a:	68f8      	ldr	r0, [r7, #12]
 8001e0c:	f7ff fcbe 	bl	800178c <SX1278_LoRaEntryTx>
 8001e10:	4603      	mov	r3, r0
 8001e12:	71fb      	strb	r3, [r7, #7]
	AES_init_ctx_iv(&ctx, AES_CBC_128_Key, AES_CBC_128_IV);
 8001e14:	4a10      	ldr	r2, [pc, #64]	; (8001e58 <LORA_IF_Stransmit_Response+0x80>)
 8001e16:	4911      	ldr	r1, [pc, #68]	; (8001e5c <LORA_IF_Stransmit_Response+0x84>)
 8001e18:	4811      	ldr	r0, [pc, #68]	; (8001e60 <LORA_IF_Stransmit_Response+0x88>)
 8001e1a:	f000 f8f5 	bl	8002008 <AES_init_ctx_iv>
	AES_CTR_xcrypt_buffer(&ctx,(uint8_t*)buffer_resp, SIZE_BUFFER_16BYTES);
 8001e1e:	2210      	movs	r2, #16
 8001e20:	68b9      	ldr	r1, [r7, #8]
 8001e22:	480f      	ldr	r0, [pc, #60]	; (8001e60 <LORA_IF_Stransmit_Response+0x88>)
 8001e24:	f000 fab3 	bl	800238e <AES_CTR_xcrypt_buffer>
	ret = SX1278_LoRaTxPacket(module, (uint8_t*) buffer_resp, SIZE_BUFFER_16BYTES, MAX_TIME_OUT);
 8001e28:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001e2c:	2210      	movs	r2, #16
 8001e2e:	68b9      	ldr	r1, [r7, #8]
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	f7ff fd03 	bl	800183c <SX1278_LoRaTxPacket>
 8001e36:	4603      	mov	r3, r0
 8001e38:	71fb      	strb	r3, [r7, #7]
	if(ret){
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d006      	beq.n	8001e4e <LORA_IF_Stransmit_Response+0x76>
		// Toggle pin led to notify response
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001e40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e44:	4807      	ldr	r0, [pc, #28]	; (8001e64 <LORA_IF_Stransmit_Response+0x8c>)
 8001e46:	f001 fa66 	bl	8003316 <HAL_GPIO_TogglePin>
		//HAL_Delay(1000);
		return LORA_OKE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	e000      	b.n	8001e50 <LORA_IF_Stransmit_Response+0x78>
	}
	return LORA_ERROR;
 8001e4e:	2302      	movs	r3, #2
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3710      	adds	r7, #16
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000030 	.word	0x20000030
 8001e5c:	20000020 	.word	0x20000020
 8001e60:	20000280 	.word	0x20000280
 8001e64:	40011000 	.word	0x40011000

08001e68 <KeyExpansion>:
*/
#define getSBoxValue(num) (sbox[(num)])

// This function produces Nb(Nr+1) round keys. The round keys are used in each round to decrypt the states.
static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b089      	sub	sp, #36	; 0x24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
  unsigned i, j, k;
  uint8_t tempa[4]; // Used for the column/row operations

  // The first round key is the key itself.
  for (i = 0; i < Nk; ++i)
 8001e72:	2300      	movs	r3, #0
 8001e74:	61fb      	str	r3, [r7, #28]
 8001e76:	e030      	b.n	8001eda <KeyExpansion+0x72>
  {
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	441a      	add	r2, r3
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	6879      	ldr	r1, [r7, #4]
 8001e86:	440b      	add	r3, r1
 8001e88:	7812      	ldrb	r2, [r2, #0]
 8001e8a:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	3301      	adds	r3, #1
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	441a      	add	r2, r3
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	6879      	ldr	r1, [r7, #4]
 8001e9e:	440b      	add	r3, r1
 8001ea0:	7812      	ldrb	r2, [r2, #0]
 8001ea2:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	3302      	adds	r3, #2
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	441a      	add	r2, r3
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	3302      	adds	r3, #2
 8001eb4:	6879      	ldr	r1, [r7, #4]
 8001eb6:	440b      	add	r3, r1
 8001eb8:	7812      	ldrb	r2, [r2, #0]
 8001eba:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	3303      	adds	r3, #3
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	441a      	add	r2, r3
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	3303      	adds	r3, #3
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	440b      	add	r3, r1
 8001ed0:	7812      	ldrb	r2, [r2, #0]
 8001ed2:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < Nk; ++i)
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	61fb      	str	r3, [r7, #28]
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	2b03      	cmp	r3, #3
 8001ede:	d9cb      	bls.n	8001e78 <KeyExpansion+0x10>
  }

  // All other round keys are found from the previous round keys.
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 8001ee0:	2304      	movs	r3, #4
 8001ee2:	61fb      	str	r3, [r7, #28]
 8001ee4:	e081      	b.n	8001fea <KeyExpansion+0x182>
  {
    {
      k = (i - 1) * 4;
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	61bb      	str	r3, [r7, #24]
      tempa[0]=RoundKey[k + 0];
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	733b      	strb	r3, [r7, #12]
      tempa[1]=RoundKey[k + 1];
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	3301      	adds	r3, #1
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	4413      	add	r3, r2
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	737b      	strb	r3, [r7, #13]
      tempa[2]=RoundKey[k + 2];
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	3302      	adds	r3, #2
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	73bb      	strb	r3, [r7, #14]
      tempa[3]=RoundKey[k + 3];
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	3303      	adds	r3, #3
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	4413      	add	r3, r2
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	73fb      	strb	r3, [r7, #15]

    }

    if (i % Nk == 0)
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	f003 0303 	and.w	r3, r3, #3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d125      	bne.n	8001f72 <KeyExpansion+0x10a>
      // This function shifts the 4 bytes in a word to the left once.
      // [a0,a1,a2,a3] becomes [a1,a2,a3,a0]

      // Function RotWord()
      {
        const uint8_t u8tmp = tempa[0];
 8001f26:	7b3b      	ldrb	r3, [r7, #12]
 8001f28:	75fb      	strb	r3, [r7, #23]
        tempa[0] = tempa[1];
 8001f2a:	7b7b      	ldrb	r3, [r7, #13]
 8001f2c:	733b      	strb	r3, [r7, #12]
        tempa[1] = tempa[2];
 8001f2e:	7bbb      	ldrb	r3, [r7, #14]
 8001f30:	737b      	strb	r3, [r7, #13]
        tempa[2] = tempa[3];
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
 8001f34:	73bb      	strb	r3, [r7, #14]
        tempa[3] = u8tmp;
 8001f36:	7dfb      	ldrb	r3, [r7, #23]
 8001f38:	73fb      	strb	r3, [r7, #15]
      // SubWord() is a function that takes a four-byte input word and
      // applies the S-box to each of the four bytes to produce an output word.

      // Function Subword()
      {
        tempa[0] = getSBoxValue(tempa[0]);
 8001f3a:	7b3b      	ldrb	r3, [r7, #12]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4b30      	ldr	r3, [pc, #192]	; (8002000 <KeyExpansion+0x198>)
 8001f40:	5c9b      	ldrb	r3, [r3, r2]
 8001f42:	733b      	strb	r3, [r7, #12]
        tempa[1] = getSBoxValue(tempa[1]);
 8001f44:	7b7b      	ldrb	r3, [r7, #13]
 8001f46:	461a      	mov	r2, r3
 8001f48:	4b2d      	ldr	r3, [pc, #180]	; (8002000 <KeyExpansion+0x198>)
 8001f4a:	5c9b      	ldrb	r3, [r3, r2]
 8001f4c:	737b      	strb	r3, [r7, #13]
        tempa[2] = getSBoxValue(tempa[2]);
 8001f4e:	7bbb      	ldrb	r3, [r7, #14]
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b2b      	ldr	r3, [pc, #172]	; (8002000 <KeyExpansion+0x198>)
 8001f54:	5c9b      	ldrb	r3, [r3, r2]
 8001f56:	73bb      	strb	r3, [r7, #14]
        tempa[3] = getSBoxValue(tempa[3]);
 8001f58:	7bfb      	ldrb	r3, [r7, #15]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	4b28      	ldr	r3, [pc, #160]	; (8002000 <KeyExpansion+0x198>)
 8001f5e:	5c9b      	ldrb	r3, [r3, r2]
 8001f60:	73fb      	strb	r3, [r7, #15]
      }

      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 8001f62:	7b3a      	ldrb	r2, [r7, #12]
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	089b      	lsrs	r3, r3, #2
 8001f68:	4926      	ldr	r1, [pc, #152]	; (8002004 <KeyExpansion+0x19c>)
 8001f6a:	5ccb      	ldrb	r3, [r1, r3]
 8001f6c:	4053      	eors	r3, r2
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	733b      	strb	r3, [r7, #12]
        tempa[2] = getSBoxValue(tempa[2]);
        tempa[3] = getSBoxValue(tempa[3]);
      }
    }
#endif
    j = i * 4; k=(i - Nk) * 4;
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	3b04      	subs	r3, #4
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	61bb      	str	r3, [r7, #24]
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	4413      	add	r3, r2
 8001f86:	7819      	ldrb	r1, [r3, #0]
 8001f88:	7b3a      	ldrb	r2, [r7, #12]
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	4403      	add	r3, r0
 8001f90:	404a      	eors	r2, r1
 8001f92:	b2d2      	uxtb	r2, r2
 8001f94:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	7819      	ldrb	r1, [r3, #0]
 8001fa0:	7b7a      	ldrb	r2, [r7, #13]
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	4403      	add	r3, r0
 8001faa:	404a      	eors	r2, r1
 8001fac:	b2d2      	uxtb	r2, r2
 8001fae:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	3302      	adds	r3, #2
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	7819      	ldrb	r1, [r3, #0]
 8001fba:	7bba      	ldrb	r2, [r7, #14]
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	3302      	adds	r3, #2
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	4403      	add	r3, r0
 8001fc4:	404a      	eors	r2, r1
 8001fc6:	b2d2      	uxtb	r2, r2
 8001fc8:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	3303      	adds	r3, #3
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	7819      	ldrb	r1, [r3, #0]
 8001fd4:	7bfa      	ldrb	r2, [r7, #15]
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	3303      	adds	r3, #3
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	4403      	add	r3, r0
 8001fde:	404a      	eors	r2, r1
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	701a      	strb	r2, [r3, #0]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	61fb      	str	r3, [r7, #28]
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	2b2b      	cmp	r3, #43	; 0x2b
 8001fee:	f67f af7a 	bls.w	8001ee6 <KeyExpansion+0x7e>
  }
}
 8001ff2:	bf00      	nop
 8001ff4:	bf00      	nop
 8001ff6:	3724      	adds	r7, #36	; 0x24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	08004488 	.word	0x08004488
 8002004:	08004588 	.word	0x08004588

08002008 <AES_init_ctx_iv>:
{
  KeyExpansion(ctx->RoundKey, key);
}
#if (defined(CBC) && (CBC == 1)) || (defined(CTR) && (CTR == 1))
void AES_init_ctx_iv(struct AES_ctx* ctx, const uint8_t* key, const uint8_t* iv)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
  KeyExpansion(ctx->RoundKey, key);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	68b9      	ldr	r1, [r7, #8]
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff ff25 	bl	8001e68 <KeyExpansion>
  memcpy (ctx->Iv, iv, AES_BLOCKLEN);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	33b0      	adds	r3, #176	; 0xb0
 8002022:	2210      	movs	r2, #16
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	4618      	mov	r0, r3
 8002028:	f002 fa04 	bl	8004434 <memcpy>
}
 800202c:	bf00      	nop
 800202e:	3710      	adds	r7, #16
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <AddRoundKey>:
#endif

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKey(uint8_t round, state_t* state, const uint8_t* RoundKey)
{
 8002034:	b480      	push	{r7}
 8002036:	b087      	sub	sp, #28
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	73fb      	strb	r3, [r7, #15]
  uint8_t i,j;
  for (i = 0; i < 4; ++i)
 8002042:	2300      	movs	r3, #0
 8002044:	75fb      	strb	r3, [r7, #23]
 8002046:	e027      	b.n	8002098 <AddRoundKey+0x64>
  {
    for (j = 0; j < 4; ++j)
 8002048:	2300      	movs	r3, #0
 800204a:	75bb      	strb	r3, [r7, #22]
 800204c:	e01e      	b.n	800208c <AddRoundKey+0x58>
    {
      (*state)[i][j] ^= RoundKey[(round * Nb * 4) + (i * Nb) + j];
 800204e:	7dfa      	ldrb	r2, [r7, #23]
 8002050:	7dbb      	ldrb	r3, [r7, #22]
 8002052:	68b9      	ldr	r1, [r7, #8]
 8002054:	0092      	lsls	r2, r2, #2
 8002056:	440a      	add	r2, r1
 8002058:	4413      	add	r3, r2
 800205a:	7818      	ldrb	r0, [r3, #0]
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	009a      	lsls	r2, r3, #2
 8002060:	7dfb      	ldrb	r3, [r7, #23]
 8002062:	4413      	add	r3, r2
 8002064:	009a      	lsls	r2, r3, #2
 8002066:	7dbb      	ldrb	r3, [r7, #22]
 8002068:	4413      	add	r3, r2
 800206a:	461a      	mov	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4413      	add	r3, r2
 8002070:	7819      	ldrb	r1, [r3, #0]
 8002072:	7dfa      	ldrb	r2, [r7, #23]
 8002074:	7dbb      	ldrb	r3, [r7, #22]
 8002076:	4041      	eors	r1, r0
 8002078:	b2c8      	uxtb	r0, r1
 800207a:	68b9      	ldr	r1, [r7, #8]
 800207c:	0092      	lsls	r2, r2, #2
 800207e:	440a      	add	r2, r1
 8002080:	4413      	add	r3, r2
 8002082:	4602      	mov	r2, r0
 8002084:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 8002086:	7dbb      	ldrb	r3, [r7, #22]
 8002088:	3301      	adds	r3, #1
 800208a:	75bb      	strb	r3, [r7, #22]
 800208c:	7dbb      	ldrb	r3, [r7, #22]
 800208e:	2b03      	cmp	r3, #3
 8002090:	d9dd      	bls.n	800204e <AddRoundKey+0x1a>
  for (i = 0; i < 4; ++i)
 8002092:	7dfb      	ldrb	r3, [r7, #23]
 8002094:	3301      	adds	r3, #1
 8002096:	75fb      	strb	r3, [r7, #23]
 8002098:	7dfb      	ldrb	r3, [r7, #23]
 800209a:	2b03      	cmp	r3, #3
 800209c:	d9d4      	bls.n	8002048 <AddRoundKey+0x14>
    }
  }
}
 800209e:	bf00      	nop
 80020a0:	bf00      	nop
 80020a2:	371c      	adds	r7, #28
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr
	...

080020ac <SubBytes>:

// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void SubBytes(state_t* state)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for (i = 0; i < 4; ++i)
 80020b4:	2300      	movs	r3, #0
 80020b6:	73fb      	strb	r3, [r7, #15]
 80020b8:	e01d      	b.n	80020f6 <SubBytes+0x4a>
  {
    for (j = 0; j < 4; ++j)
 80020ba:	2300      	movs	r3, #0
 80020bc:	73bb      	strb	r3, [r7, #14]
 80020be:	e014      	b.n	80020ea <SubBytes+0x3e>
    {
      (*state)[j][i] = getSBoxValue((*state)[j][i]);
 80020c0:	7bba      	ldrb	r2, [r7, #14]
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	6879      	ldr	r1, [r7, #4]
 80020c6:	0092      	lsls	r2, r2, #2
 80020c8:	440a      	add	r2, r1
 80020ca:	4413      	add	r3, r2
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	7bba      	ldrb	r2, [r7, #14]
 80020d2:	7bfb      	ldrb	r3, [r7, #15]
 80020d4:	490c      	ldr	r1, [pc, #48]	; (8002108 <SubBytes+0x5c>)
 80020d6:	5c08      	ldrb	r0, [r1, r0]
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	0092      	lsls	r2, r2, #2
 80020dc:	440a      	add	r2, r1
 80020de:	4413      	add	r3, r2
 80020e0:	4602      	mov	r2, r0
 80020e2:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 80020e4:	7bbb      	ldrb	r3, [r7, #14]
 80020e6:	3301      	adds	r3, #1
 80020e8:	73bb      	strb	r3, [r7, #14]
 80020ea:	7bbb      	ldrb	r3, [r7, #14]
 80020ec:	2b03      	cmp	r3, #3
 80020ee:	d9e7      	bls.n	80020c0 <SubBytes+0x14>
  for (i = 0; i < 4; ++i)
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	3301      	adds	r3, #1
 80020f4:	73fb      	strb	r3, [r7, #15]
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
 80020f8:	2b03      	cmp	r3, #3
 80020fa:	d9de      	bls.n	80020ba <SubBytes+0xe>
    }
  }
}
 80020fc:	bf00      	nop
 80020fe:	bf00      	nop
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	bc80      	pop	{r7}
 8002106:	4770      	bx	lr
 8002108:	08004488 	.word	0x08004488

0800210c <ShiftRows>:

// The ShiftRows() function shifts the rows in the state to the left.
// Each row is shifted with different offset.
// Offset = Row number. So the first row is not shifted.
static void ShiftRows(state_t* state)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to left
  temp           = (*state)[0][1];
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	785b      	ldrb	r3, [r3, #1]
 8002118:	73fb      	strb	r3, [r7, #15]
  (*state)[0][1] = (*state)[1][1];
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	795a      	ldrb	r2, [r3, #5]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	705a      	strb	r2, [r3, #1]
  (*state)[1][1] = (*state)[2][1];
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	7a5a      	ldrb	r2, [r3, #9]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	715a      	strb	r2, [r3, #5]
  (*state)[2][1] = (*state)[3][1];
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	7b5a      	ldrb	r2, [r3, #13]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	725a      	strb	r2, [r3, #9]
  (*state)[3][1] = temp;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	7bfa      	ldrb	r2, [r7, #15]
 8002136:	735a      	strb	r2, [r3, #13]

  // Rotate second row 2 columns to left
  temp           = (*state)[0][2];
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	789b      	ldrb	r3, [r3, #2]
 800213c:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2] = (*state)[2][2];
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	7a9a      	ldrb	r2, [r3, #10]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	709a      	strb	r2, [r3, #2]
  (*state)[2][2] = temp;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	7bfa      	ldrb	r2, [r7, #15]
 800214a:	729a      	strb	r2, [r3, #10]

  temp           = (*state)[1][2];
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	799b      	ldrb	r3, [r3, #6]
 8002150:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2] = (*state)[3][2];
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	7b9a      	ldrb	r2, [r3, #14]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	719a      	strb	r2, [r3, #6]
  (*state)[3][2] = temp;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	7bfa      	ldrb	r2, [r7, #15]
 800215e:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to left
  temp           = (*state)[0][3];
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	78db      	ldrb	r3, [r3, #3]
 8002164:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3] = (*state)[3][3];
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	7bda      	ldrb	r2, [r3, #15]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	70da      	strb	r2, [r3, #3]
  (*state)[3][3] = (*state)[2][3];
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	7ada      	ldrb	r2, [r3, #11]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	73da      	strb	r2, [r3, #15]
  (*state)[2][3] = (*state)[1][3];
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	79da      	ldrb	r2, [r3, #7]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	72da      	strb	r2, [r3, #11]
  (*state)[1][3] = temp;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	7bfa      	ldrb	r2, [r7, #15]
 8002182:	71da      	strb	r2, [r3, #7]
}
 8002184:	bf00      	nop
 8002186:	3714      	adds	r7, #20
 8002188:	46bd      	mov	sp, r7
 800218a:	bc80      	pop	{r7}
 800218c:	4770      	bx	lr

0800218e <xtime>:

static uint8_t xtime(uint8_t x)
{
 800218e:	b480      	push	{r7}
 8002190:	b083      	sub	sp, #12
 8002192:	af00      	add	r7, sp, #0
 8002194:	4603      	mov	r3, r0
 8002196:	71fb      	strb	r3, [r7, #7]
  return ((x<<1) ^ (((x>>7) & 1) * 0x1b));
 8002198:	79fb      	ldrb	r3, [r7, #7]
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	b25a      	sxtb	r2, r3
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	09db      	lsrs	r3, r3, #7
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	4619      	mov	r1, r3
 80021a6:	0049      	lsls	r1, r1, #1
 80021a8:	440b      	add	r3, r1
 80021aa:	4619      	mov	r1, r3
 80021ac:	00c8      	lsls	r0, r1, #3
 80021ae:	4619      	mov	r1, r3
 80021b0:	4603      	mov	r3, r0
 80021b2:	440b      	add	r3, r1
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	b25b      	sxtb	r3, r3
 80021b8:	4053      	eors	r3, r2
 80021ba:	b25b      	sxtb	r3, r3
 80021bc:	b2db      	uxtb	r3, r3
}
 80021be:	4618      	mov	r0, r3
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr

080021c8 <MixColumns>:

// MixColumns function mixes the columns of the state matrix
static void MixColumns(state_t* state)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint8_t Tmp, Tm, t;
  for (i = 0; i < 4; ++i)
 80021d0:	2300      	movs	r3, #0
 80021d2:	73fb      	strb	r3, [r7, #15]
 80021d4:	e0a4      	b.n	8002320 <MixColumns+0x158>
  {
    t   = (*state)[i][0];
 80021d6:	7bfa      	ldrb	r2, [r7, #15]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 80021de:	73bb      	strb	r3, [r7, #14]
    Tmp = (*state)[i][0] ^ (*state)[i][1] ^ (*state)[i][2] ^ (*state)[i][3] ;
 80021e0:	7bfa      	ldrb	r2, [r7, #15]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	6879      	ldr	r1, [r7, #4]
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	440b      	add	r3, r1
 80021f0:	785b      	ldrb	r3, [r3, #1]
 80021f2:	4053      	eors	r3, r2
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	7bfb      	ldrb	r3, [r7, #15]
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	440b      	add	r3, r1
 80021fe:	789b      	ldrb	r3, [r3, #2]
 8002200:	4053      	eors	r3, r2
 8002202:	b2da      	uxtb	r2, r3
 8002204:	7bfb      	ldrb	r3, [r7, #15]
 8002206:	6879      	ldr	r1, [r7, #4]
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	440b      	add	r3, r1
 800220c:	78db      	ldrb	r3, [r3, #3]
 800220e:	4053      	eors	r3, r2
 8002210:	737b      	strb	r3, [r7, #13]
    Tm  = (*state)[i][0] ^ (*state)[i][1] ; Tm = xtime(Tm);  (*state)[i][0] ^= Tm ^ Tmp ;
 8002212:	7bfa      	ldrb	r2, [r7, #15]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 800221a:	7bfb      	ldrb	r3, [r7, #15]
 800221c:	6879      	ldr	r1, [r7, #4]
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	440b      	add	r3, r1
 8002222:	785b      	ldrb	r3, [r3, #1]
 8002224:	4053      	eors	r3, r2
 8002226:	733b      	strb	r3, [r7, #12]
 8002228:	7b3b      	ldrb	r3, [r7, #12]
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff ffaf 	bl	800218e <xtime>
 8002230:	4603      	mov	r3, r0
 8002232:	733b      	strb	r3, [r7, #12]
 8002234:	7bfa      	ldrb	r2, [r7, #15]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
 800223c:	7b3a      	ldrb	r2, [r7, #12]
 800223e:	7b7b      	ldrb	r3, [r7, #13]
 8002240:	4053      	eors	r3, r2
 8002242:	b2db      	uxtb	r3, r3
 8002244:	7bfa      	ldrb	r2, [r7, #15]
 8002246:	404b      	eors	r3, r1
 8002248:	b2d9      	uxtb	r1, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 8002250:	7bfb      	ldrb	r3, [r7, #15]
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4413      	add	r3, r2
 8002258:	785a      	ldrb	r2, [r3, #1]
 800225a:	7bfb      	ldrb	r3, [r7, #15]
 800225c:	6879      	ldr	r1, [r7, #4]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	789b      	ldrb	r3, [r3, #2]
 8002264:	4053      	eors	r3, r2
 8002266:	733b      	strb	r3, [r7, #12]
 8002268:	7b3b      	ldrb	r3, [r7, #12]
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff ff8f 	bl	800218e <xtime>
 8002270:	4603      	mov	r3, r0
 8002272:	733b      	strb	r3, [r7, #12]
 8002274:	7bfb      	ldrb	r3, [r7, #15]
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	4413      	add	r3, r2
 800227c:	7859      	ldrb	r1, [r3, #1]
 800227e:	7b3a      	ldrb	r2, [r7, #12]
 8002280:	7b7b      	ldrb	r3, [r7, #13]
 8002282:	4053      	eors	r3, r2
 8002284:	b2da      	uxtb	r2, r3
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	404a      	eors	r2, r1
 800228a:	b2d1      	uxtb	r1, r2
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4413      	add	r3, r2
 8002292:	460a      	mov	r2, r1
 8002294:	705a      	strb	r2, [r3, #1]
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 8002296:	7bfb      	ldrb	r3, [r7, #15]
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	789a      	ldrb	r2, [r3, #2]
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	440b      	add	r3, r1
 80022a8:	78db      	ldrb	r3, [r3, #3]
 80022aa:	4053      	eors	r3, r2
 80022ac:	733b      	strb	r3, [r7, #12]
 80022ae:	7b3b      	ldrb	r3, [r7, #12]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7ff ff6c 	bl	800218e <xtime>
 80022b6:	4603      	mov	r3, r0
 80022b8:	733b      	strb	r3, [r7, #12]
 80022ba:	7bfb      	ldrb	r3, [r7, #15]
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	4413      	add	r3, r2
 80022c2:	7899      	ldrb	r1, [r3, #2]
 80022c4:	7b3a      	ldrb	r2, [r7, #12]
 80022c6:	7b7b      	ldrb	r3, [r7, #13]
 80022c8:	4053      	eors	r3, r2
 80022ca:	b2da      	uxtb	r2, r3
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	404a      	eors	r2, r1
 80022d0:	b2d1      	uxtb	r1, r2
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	4413      	add	r3, r2
 80022d8:	460a      	mov	r2, r1
 80022da:	709a      	strb	r2, [r3, #2]
    Tm  = (*state)[i][3] ^ t ;              Tm = xtime(Tm);  (*state)[i][3] ^= Tm ^ Tmp ;
 80022dc:	7bfb      	ldrb	r3, [r7, #15]
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	78da      	ldrb	r2, [r3, #3]
 80022e6:	7bbb      	ldrb	r3, [r7, #14]
 80022e8:	4053      	eors	r3, r2
 80022ea:	733b      	strb	r3, [r7, #12]
 80022ec:	7b3b      	ldrb	r3, [r7, #12]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff ff4d 	bl	800218e <xtime>
 80022f4:	4603      	mov	r3, r0
 80022f6:	733b      	strb	r3, [r7, #12]
 80022f8:	7bfb      	ldrb	r3, [r7, #15]
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4413      	add	r3, r2
 8002300:	78d9      	ldrb	r1, [r3, #3]
 8002302:	7b3a      	ldrb	r2, [r7, #12]
 8002304:	7b7b      	ldrb	r3, [r7, #13]
 8002306:	4053      	eors	r3, r2
 8002308:	b2da      	uxtb	r2, r3
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	404a      	eors	r2, r1
 800230e:	b2d1      	uxtb	r1, r2
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4413      	add	r3, r2
 8002316:	460a      	mov	r2, r1
 8002318:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < 4; ++i)
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	3301      	adds	r3, #1
 800231e:	73fb      	strb	r3, [r7, #15]
 8002320:	7bfb      	ldrb	r3, [r7, #15]
 8002322:	2b03      	cmp	r3, #3
 8002324:	f67f af57 	bls.w	80021d6 <MixColumns+0xe>
  }
}
 8002328:	bf00      	nop
 800232a:	bf00      	nop
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <Cipher>:
}
#endif // #if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)

// Cipher is the main function that encrypts the PlainText.
static void Cipher(state_t* state, const uint8_t* RoundKey)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b084      	sub	sp, #16
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
 800233a:	6039      	str	r1, [r7, #0]
  uint8_t round = 0;
 800233c:	2300      	movs	r3, #0
 800233e:	73fb      	strb	r3, [r7, #15]

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(0, state, RoundKey);
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	6879      	ldr	r1, [r7, #4]
 8002344:	2000      	movs	r0, #0
 8002346:	f7ff fe75 	bl	8002034 <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without MixColumns()
  for (round = 1; ; ++round)
 800234a:	2301      	movs	r3, #1
 800234c:	73fb      	strb	r3, [r7, #15]
  {
    SubBytes(state);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f7ff feac 	bl	80020ac <SubBytes>
    ShiftRows(state);
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f7ff fed9 	bl	800210c <ShiftRows>
    if (round == Nr) {
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	2b0a      	cmp	r3, #10
 800235e:	d00c      	beq.n	800237a <Cipher+0x48>
      break;
    }
    MixColumns(state);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f7ff ff31 	bl	80021c8 <MixColumns>
    AddRoundKey(round, state, RoundKey);
 8002366:	7bfb      	ldrb	r3, [r7, #15]
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	6879      	ldr	r1, [r7, #4]
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff fe61 	bl	8002034 <AddRoundKey>
  for (round = 1; ; ++round)
 8002372:	7bfb      	ldrb	r3, [r7, #15]
 8002374:	3301      	adds	r3, #1
 8002376:	73fb      	strb	r3, [r7, #15]
    SubBytes(state);
 8002378:	e7e9      	b.n	800234e <Cipher+0x1c>
      break;
 800237a:	bf00      	nop
  }
  // Add round key to last round
  AddRoundKey(Nr, state, RoundKey);
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	200a      	movs	r0, #10
 8002382:	f7ff fe57 	bl	8002034 <AddRoundKey>
}
 8002386:	bf00      	nop
 8002388:	3710      	adds	r7, #16
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <AES_CTR_xcrypt_buffer>:

#if defined(CTR) && (CTR == 1)

/* Symmetrical operation: same function for encrypting as for decrypting. Note any IV/nonce should never be reused with the same key */
void AES_CTR_xcrypt_buffer(struct AES_ctx* ctx, uint8_t* buf, size_t length)
{
 800238e:	b590      	push	{r4, r7, lr}
 8002390:	b08b      	sub	sp, #44	; 0x2c
 8002392:	af00      	add	r7, sp, #0
 8002394:	60f8      	str	r0, [r7, #12]
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
  uint8_t buffer[AES_BLOCKLEN];

  size_t i;
  int bi;
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 800239a:	2300      	movs	r3, #0
 800239c:	627b      	str	r3, [r7, #36]	; 0x24
 800239e:	2310      	movs	r3, #16
 80023a0:	623b      	str	r3, [r7, #32]
 80023a2:	e04e      	b.n	8002442 <AES_CTR_xcrypt_buffer+0xb4>
  {
    if (bi == AES_BLOCKLEN) /* we need to regen xor compliment in buffer */
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	2b10      	cmp	r3, #16
 80023a8:	d136      	bne.n	8002418 <AES_CTR_xcrypt_buffer+0x8a>
    {

      memcpy(buffer, ctx->Iv, AES_BLOCKLEN);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	33b0      	adds	r3, #176	; 0xb0
 80023ae:	f107 0410 	add.w	r4, r7, #16
 80023b2:	6818      	ldr	r0, [r3, #0]
 80023b4:	6859      	ldr	r1, [r3, #4]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
      Cipher((state_t*)buffer,ctx->RoundKey);
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	f107 0310 	add.w	r3, r7, #16
 80023c2:	4611      	mov	r1, r2
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff ffb4 	bl	8002332 <Cipher>

      /* Increment Iv and handle overflow */
      for (bi = (AES_BLOCKLEN - 1); bi >= 0; --bi)
 80023ca:	230f      	movs	r3, #15
 80023cc:	623b      	str	r3, [r7, #32]
 80023ce:	e01e      	b.n	800240e <AES_CTR_xcrypt_buffer+0x80>
      {
	/* inc will overflow */
        if (ctx->Iv[bi] == 255)
 80023d0:	68fa      	ldr	r2, [r7, #12]
 80023d2:	6a3b      	ldr	r3, [r7, #32]
 80023d4:	4413      	add	r3, r2
 80023d6:	33b0      	adds	r3, #176	; 0xb0
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	2bff      	cmp	r3, #255	; 0xff
 80023dc:	d106      	bne.n	80023ec <AES_CTR_xcrypt_buffer+0x5e>
	{
          ctx->Iv[bi] = 0;
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	6a3b      	ldr	r3, [r7, #32]
 80023e2:	4413      	add	r3, r2
 80023e4:	33b0      	adds	r3, #176	; 0xb0
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]
          continue;
 80023ea:	e00d      	b.n	8002408 <AES_CTR_xcrypt_buffer+0x7a>
        }
        ctx->Iv[bi] += 1;
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	4413      	add	r3, r2
 80023f2:	33b0      	adds	r3, #176	; 0xb0
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	3301      	adds	r3, #1
 80023f8:	b2d9      	uxtb	r1, r3
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	6a3b      	ldr	r3, [r7, #32]
 80023fe:	4413      	add	r3, r2
 8002400:	33b0      	adds	r3, #176	; 0xb0
 8002402:	460a      	mov	r2, r1
 8002404:	701a      	strb	r2, [r3, #0]
        break;
 8002406:	e005      	b.n	8002414 <AES_CTR_xcrypt_buffer+0x86>
      for (bi = (AES_BLOCKLEN - 1); bi >= 0; --bi)
 8002408:	6a3b      	ldr	r3, [r7, #32]
 800240a:	3b01      	subs	r3, #1
 800240c:	623b      	str	r3, [r7, #32]
 800240e:	6a3b      	ldr	r3, [r7, #32]
 8002410:	2b00      	cmp	r3, #0
 8002412:	dadd      	bge.n	80023d0 <AES_CTR_xcrypt_buffer+0x42>
      }
      bi = 0;
 8002414:	2300      	movs	r3, #0
 8002416:	623b      	str	r3, [r7, #32]
    }

    buf[i] = (buf[i] ^ buffer[bi]);
 8002418:	68ba      	ldr	r2, [r7, #8]
 800241a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241c:	4413      	add	r3, r2
 800241e:	7819      	ldrb	r1, [r3, #0]
 8002420:	f107 0210 	add.w	r2, r7, #16
 8002424:	6a3b      	ldr	r3, [r7, #32]
 8002426:	4413      	add	r3, r2
 8002428:	781a      	ldrb	r2, [r3, #0]
 800242a:	68b8      	ldr	r0, [r7, #8]
 800242c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242e:	4403      	add	r3, r0
 8002430:	404a      	eors	r2, r1
 8002432:	b2d2      	uxtb	r2, r2
 8002434:	701a      	strb	r2, [r3, #0]
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 8002436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002438:	3301      	adds	r3, #1
 800243a:	627b      	str	r3, [r7, #36]	; 0x24
 800243c:	6a3b      	ldr	r3, [r7, #32]
 800243e:	3301      	adds	r3, #1
 8002440:	623b      	str	r3, [r7, #32]
 8002442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	429a      	cmp	r2, r3
 8002448:	d3ac      	bcc.n	80023a4 <AES_CTR_xcrypt_buffer+0x16>
  }
}
 800244a:	bf00      	nop
 800244c:	bf00      	nop
 800244e:	372c      	adds	r7, #44	; 0x2c
 8002450:	46bd      	mov	sp, r7
 8002452:	bd90      	pop	{r4, r7, pc}

08002454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002458:	f000 fa22 	bl	80028a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800245c:	f000 f82a 	bl	80024b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002460:	f000 f8a6 	bl	80025b0 <MX_GPIO_Init>
  //MX_IWDG_Init();
  MX_SPI1_Init();
 8002464:	f000 f86e 	bl	8002544 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  //initialize LoRa module
  SX1278_hw.dio0.port = DIO0_GPIO_Port;
 8002468:	4b0d      	ldr	r3, [pc, #52]	; (80024a0 <main+0x4c>)
 800246a:	4a0e      	ldr	r2, [pc, #56]	; (80024a4 <main+0x50>)
 800246c:	60da      	str	r2, [r3, #12]
  SX1278_hw.dio0.pin = DIO0_Pin;
 800246e:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <main+0x4c>)
 8002470:	2202      	movs	r2, #2
 8002472:	609a      	str	r2, [r3, #8]
  SX1278_hw.nss.port = NSS_GPIO_Port;
 8002474:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <main+0x4c>)
 8002476:	4a0c      	ldr	r2, [pc, #48]	; (80024a8 <main+0x54>)
 8002478:	615a      	str	r2, [r3, #20]
  SX1278_hw.nss.pin = NSS_Pin;
 800247a:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <main+0x4c>)
 800247c:	2210      	movs	r2, #16
 800247e:	611a      	str	r2, [r3, #16]
  SX1278_hw.reset.port = RESET_GPIO_Port;
 8002480:	4b07      	ldr	r3, [pc, #28]	; (80024a0 <main+0x4c>)
 8002482:	4a08      	ldr	r2, [pc, #32]	; (80024a4 <main+0x50>)
 8002484:	605a      	str	r2, [r3, #4]
  SX1278_hw.reset.pin = RESET_Pin;
 8002486:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <main+0x4c>)
 8002488:	2201      	movs	r2, #1
 800248a:	601a      	str	r2, [r3, #0]
  SX1278_hw.spi = &hspi1;
 800248c:	4b04      	ldr	r3, [pc, #16]	; (80024a0 <main+0x4c>)
 800248e:	4a07      	ldr	r2, [pc, #28]	; (80024ac <main+0x58>)
 8002490:	619a      	str	r2, [r3, #24]
  SX1278.hw = &SX1278_hw;
 8002492:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <main+0x5c>)
 8002494:	4a02      	ldr	r2, [pc, #8]	; (80024a0 <main+0x4c>)
 8002496:	601a      	str	r2, [r3, #0]
//  SX1278_init(&SX1278, 434000000, SX1278_POWER_17DBM, SX1278_LORA_SF_9,
//  			SX1278_LORA_BW_125KHZ, SX1278_LORA_CR_4_8, SX1278_LORA_CRC_EN, 16);
  BL_voidBootLoader_Init();
 8002498:	f7fe f808 	bl	80004ac <BL_voidBootLoader_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800249c:	e7fe      	b.n	800249c <main+0x48>
 800249e:	bf00      	nop
 80024a0:	200003a4 	.word	0x200003a4
 80024a4:	40010c00 	.word	0x40010c00
 80024a8:	40010800 	.word	0x40010800
 80024ac:	2000034c 	.word	0x2000034c
 80024b0:	200003c0 	.word	0x200003c0

080024b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b090      	sub	sp, #64	; 0x40
 80024b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024ba:	f107 0318 	add.w	r3, r7, #24
 80024be:	2228      	movs	r2, #40	; 0x28
 80024c0:	2100      	movs	r1, #0
 80024c2:	4618      	mov	r0, r3
 80024c4:	f001 ff8a 	bl	80043dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024c8:	1d3b      	adds	r3, r7, #4
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	605a      	str	r2, [r3, #4]
 80024d0:	609a      	str	r2, [r3, #8]
 80024d2:	60da      	str	r2, [r3, #12]
 80024d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80024d6:	2309      	movs	r3, #9
 80024d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80024e0:	2300      	movs	r3, #0
 80024e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024e4:	2301      	movs	r3, #1
 80024e6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80024e8:	2301      	movs	r3, #1
 80024ea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024ec:	2302      	movs	r3, #2
 80024ee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80024f6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80024fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024fc:	f107 0318 	add.w	r3, r7, #24
 8002500:	4618      	mov	r0, r3
 8002502:	f000 ff63 	bl	80033cc <HAL_RCC_OscConfig>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800250c:	f000 f8d2 	bl	80026b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002510:	230f      	movs	r3, #15
 8002512:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002514:	2302      	movs	r3, #2
 8002516:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002518:	2300      	movs	r3, #0
 800251a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800251c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002520:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002526:	1d3b      	adds	r3, r7, #4
 8002528:	2102      	movs	r1, #2
 800252a:	4618      	mov	r0, r3
 800252c:	f001 f9d0 	bl	80038d0 <HAL_RCC_ClockConfig>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002536:	f000 f8bd 	bl	80026b4 <Error_Handler>
  }
}
 800253a:	bf00      	nop
 800253c:	3740      	adds	r7, #64	; 0x40
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
	...

08002544 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002548:	4b17      	ldr	r3, [pc, #92]	; (80025a8 <MX_SPI1_Init+0x64>)
 800254a:	4a18      	ldr	r2, [pc, #96]	; (80025ac <MX_SPI1_Init+0x68>)
 800254c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800254e:	4b16      	ldr	r3, [pc, #88]	; (80025a8 <MX_SPI1_Init+0x64>)
 8002550:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002554:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002556:	4b14      	ldr	r3, [pc, #80]	; (80025a8 <MX_SPI1_Init+0x64>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800255c:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <MX_SPI1_Init+0x64>)
 800255e:	2200      	movs	r2, #0
 8002560:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002562:	4b11      	ldr	r3, [pc, #68]	; (80025a8 <MX_SPI1_Init+0x64>)
 8002564:	2200      	movs	r2, #0
 8002566:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002568:	4b0f      	ldr	r3, [pc, #60]	; (80025a8 <MX_SPI1_Init+0x64>)
 800256a:	2200      	movs	r2, #0
 800256c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800256e:	4b0e      	ldr	r3, [pc, #56]	; (80025a8 <MX_SPI1_Init+0x64>)
 8002570:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002574:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002576:	4b0c      	ldr	r3, [pc, #48]	; (80025a8 <MX_SPI1_Init+0x64>)
 8002578:	2210      	movs	r2, #16
 800257a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800257c:	4b0a      	ldr	r3, [pc, #40]	; (80025a8 <MX_SPI1_Init+0x64>)
 800257e:	2200      	movs	r2, #0
 8002580:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002582:	4b09      	ldr	r3, [pc, #36]	; (80025a8 <MX_SPI1_Init+0x64>)
 8002584:	2200      	movs	r2, #0
 8002586:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002588:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <MX_SPI1_Init+0x64>)
 800258a:	2200      	movs	r2, #0
 800258c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800258e:	4b06      	ldr	r3, [pc, #24]	; (80025a8 <MX_SPI1_Init+0x64>)
 8002590:	220a      	movs	r2, #10
 8002592:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002594:	4804      	ldr	r0, [pc, #16]	; (80025a8 <MX_SPI1_Init+0x64>)
 8002596:	f001 faf7 	bl	8003b88 <HAL_SPI_Init>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80025a0:	f000 f888 	bl	80026b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025a4:	bf00      	nop
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	2000034c 	.word	0x2000034c
 80025ac:	40013000 	.word	0x40013000

080025b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b088      	sub	sp, #32
 80025b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b6:	f107 0310 	add.w	r3, r7, #16
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	605a      	str	r2, [r3, #4]
 80025c0:	609a      	str	r2, [r3, #8]
 80025c2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025c4:	4b37      	ldr	r3, [pc, #220]	; (80026a4 <MX_GPIO_Init+0xf4>)
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	4a36      	ldr	r2, [pc, #216]	; (80026a4 <MX_GPIO_Init+0xf4>)
 80025ca:	f043 0310 	orr.w	r3, r3, #16
 80025ce:	6193      	str	r3, [r2, #24]
 80025d0:	4b34      	ldr	r3, [pc, #208]	; (80026a4 <MX_GPIO_Init+0xf4>)
 80025d2:	699b      	ldr	r3, [r3, #24]
 80025d4:	f003 0310 	and.w	r3, r3, #16
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025dc:	4b31      	ldr	r3, [pc, #196]	; (80026a4 <MX_GPIO_Init+0xf4>)
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	4a30      	ldr	r2, [pc, #192]	; (80026a4 <MX_GPIO_Init+0xf4>)
 80025e2:	f043 0320 	orr.w	r3, r3, #32
 80025e6:	6193      	str	r3, [r2, #24]
 80025e8:	4b2e      	ldr	r3, [pc, #184]	; (80026a4 <MX_GPIO_Init+0xf4>)
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	f003 0320 	and.w	r3, r3, #32
 80025f0:	60bb      	str	r3, [r7, #8]
 80025f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f4:	4b2b      	ldr	r3, [pc, #172]	; (80026a4 <MX_GPIO_Init+0xf4>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	4a2a      	ldr	r2, [pc, #168]	; (80026a4 <MX_GPIO_Init+0xf4>)
 80025fa:	f043 0304 	orr.w	r3, r3, #4
 80025fe:	6193      	str	r3, [r2, #24]
 8002600:	4b28      	ldr	r3, [pc, #160]	; (80026a4 <MX_GPIO_Init+0xf4>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	f003 0304 	and.w	r3, r3, #4
 8002608:	607b      	str	r3, [r7, #4]
 800260a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800260c:	4b25      	ldr	r3, [pc, #148]	; (80026a4 <MX_GPIO_Init+0xf4>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a24      	ldr	r2, [pc, #144]	; (80026a4 <MX_GPIO_Init+0xf4>)
 8002612:	f043 0308 	orr.w	r3, r3, #8
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b22      	ldr	r3, [pc, #136]	; (80026a4 <MX_GPIO_Init+0xf4>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f003 0308 	and.w	r3, r3, #8
 8002620:	603b      	str	r3, [r7, #0]
 8002622:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002624:	2200      	movs	r2, #0
 8002626:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800262a:	481f      	ldr	r0, [pc, #124]	; (80026a8 <MX_GPIO_Init+0xf8>)
 800262c:	f000 fe5b 	bl	80032e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8002630:	2200      	movs	r2, #0
 8002632:	2110      	movs	r1, #16
 8002634:	481d      	ldr	r0, [pc, #116]	; (80026ac <MX_GPIO_Init+0xfc>)
 8002636:	f000 fe56 	bl	80032e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIO0_Pin|RESET_Pin|MODE_Pin, GPIO_PIN_RESET);
 800263a:	2200      	movs	r2, #0
 800263c:	2107      	movs	r1, #7
 800263e:	481c      	ldr	r0, [pc, #112]	; (80026b0 <MX_GPIO_Init+0x100>)
 8002640:	f000 fe51 	bl	80032e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002644:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002648:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800264a:	2301      	movs	r3, #1
 800264c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002652:	2302      	movs	r3, #2
 8002654:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002656:	f107 0310 	add.w	r3, r7, #16
 800265a:	4619      	mov	r1, r3
 800265c:	4812      	ldr	r0, [pc, #72]	; (80026a8 <MX_GPIO_Init+0xf8>)
 800265e:	f000 fca7 	bl	8002fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 8002662:	2310      	movs	r3, #16
 8002664:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002666:	2301      	movs	r3, #1
 8002668:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266a:	2300      	movs	r3, #0
 800266c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266e:	2302      	movs	r3, #2
 8002670:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 8002672:	f107 0310 	add.w	r3, r7, #16
 8002676:	4619      	mov	r1, r3
 8002678:	480c      	ldr	r0, [pc, #48]	; (80026ac <MX_GPIO_Init+0xfc>)
 800267a:	f000 fc99 	bl	8002fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO0_Pin RESET_Pin MODE_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin|RESET_Pin|MODE_Pin;
 800267e:	2307      	movs	r3, #7
 8002680:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002682:	2301      	movs	r3, #1
 8002684:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002686:	2300      	movs	r3, #0
 8002688:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800268a:	2302      	movs	r3, #2
 800268c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800268e:	f107 0310 	add.w	r3, r7, #16
 8002692:	4619      	mov	r1, r3
 8002694:	4806      	ldr	r0, [pc, #24]	; (80026b0 <MX_GPIO_Init+0x100>)
 8002696:	f000 fc8b 	bl	8002fb0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800269a:	bf00      	nop
 800269c:	3720      	adds	r7, #32
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40011000 	.word	0x40011000
 80026ac:	40010800 	.word	0x40010800
 80026b0:	40010c00 	.word	0x40010c00

080026b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80026b8:	b672      	cpsid	i
}
 80026ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026bc:	e7fe      	b.n	80026bc <Error_Handler+0x8>

080026be <copy_Array_BL>:
	uint8* prtA = a + 16 ;
	for(uint8 i = 0 ; i < size ; i++){
		*(prtA++) = *(b++);
	}
}
void copy_Array_BL(uint8* a , uint8* b , uint32 size){
 80026be:	b480      	push	{r7}
 80026c0:	b087      	sub	sp, #28
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	60f8      	str	r0, [r7, #12]
 80026c6:	60b9      	str	r1, [r7, #8]
 80026c8:	607a      	str	r2, [r7, #4]
	uint8* prtB = b + 16 ;
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	3310      	adds	r3, #16
 80026ce:	617b      	str	r3, [r7, #20]
	for(uint8 i = 0 ; i < size ; i++){
 80026d0:	2300      	movs	r3, #0
 80026d2:	74fb      	strb	r3, [r7, #19]
 80026d4:	e00a      	b.n	80026ec <copy_Array_BL+0x2e>
		*(a++) = *(prtB++);
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	1c53      	adds	r3, r2, #1
 80026da:	617b      	str	r3, [r7, #20]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	1c59      	adds	r1, r3, #1
 80026e0:	60f9      	str	r1, [r7, #12]
 80026e2:	7812      	ldrb	r2, [r2, #0]
 80026e4:	701a      	strb	r2, [r3, #0]
	for(uint8 i = 0 ; i < size ; i++){
 80026e6:	7cfb      	ldrb	r3, [r7, #19]
 80026e8:	3301      	adds	r3, #1
 80026ea:	74fb      	strb	r3, [r7, #19]
 80026ec:	7cfb      	ldrb	r3, [r7, #19]
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d8f0      	bhi.n	80026d6 <copy_Array_BL+0x18>
	}
}
 80026f4:	bf00      	nop
 80026f6:	bf00      	nop
 80026f8:	371c      	adds	r7, #28
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bc80      	pop	{r7}
 80026fe:	4770      	bx	lr

08002700 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002706:	4b15      	ldr	r3, [pc, #84]	; (800275c <HAL_MspInit+0x5c>)
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	4a14      	ldr	r2, [pc, #80]	; (800275c <HAL_MspInit+0x5c>)
 800270c:	f043 0301 	orr.w	r3, r3, #1
 8002710:	6193      	str	r3, [r2, #24]
 8002712:	4b12      	ldr	r3, [pc, #72]	; (800275c <HAL_MspInit+0x5c>)
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	60bb      	str	r3, [r7, #8]
 800271c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800271e:	4b0f      	ldr	r3, [pc, #60]	; (800275c <HAL_MspInit+0x5c>)
 8002720:	69db      	ldr	r3, [r3, #28]
 8002722:	4a0e      	ldr	r2, [pc, #56]	; (800275c <HAL_MspInit+0x5c>)
 8002724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002728:	61d3      	str	r3, [r2, #28]
 800272a:	4b0c      	ldr	r3, [pc, #48]	; (800275c <HAL_MspInit+0x5c>)
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002732:	607b      	str	r3, [r7, #4]
 8002734:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002736:	4b0a      	ldr	r3, [pc, #40]	; (8002760 <HAL_MspInit+0x60>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800274a:	60fb      	str	r3, [r7, #12]
 800274c:	4a04      	ldr	r2, [pc, #16]	; (8002760 <HAL_MspInit+0x60>)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002752:	bf00      	nop
 8002754:	3714      	adds	r7, #20
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr
 800275c:	40021000 	.word	0x40021000
 8002760:	40010000 	.word	0x40010000

08002764 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b088      	sub	sp, #32
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800276c:	f107 0310 	add.w	r3, r7, #16
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	605a      	str	r2, [r3, #4]
 8002776:	609a      	str	r2, [r3, #8]
 8002778:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a1b      	ldr	r2, [pc, #108]	; (80027ec <HAL_SPI_MspInit+0x88>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d12f      	bne.n	80027e4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002784:	4b1a      	ldr	r3, [pc, #104]	; (80027f0 <HAL_SPI_MspInit+0x8c>)
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	4a19      	ldr	r2, [pc, #100]	; (80027f0 <HAL_SPI_MspInit+0x8c>)
 800278a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800278e:	6193      	str	r3, [r2, #24]
 8002790:	4b17      	ldr	r3, [pc, #92]	; (80027f0 <HAL_SPI_MspInit+0x8c>)
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800279c:	4b14      	ldr	r3, [pc, #80]	; (80027f0 <HAL_SPI_MspInit+0x8c>)
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	4a13      	ldr	r2, [pc, #76]	; (80027f0 <HAL_SPI_MspInit+0x8c>)
 80027a2:	f043 0304 	orr.w	r3, r3, #4
 80027a6:	6193      	str	r3, [r2, #24]
 80027a8:	4b11      	ldr	r3, [pc, #68]	; (80027f0 <HAL_SPI_MspInit+0x8c>)
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	60bb      	str	r3, [r7, #8]
 80027b2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80027b4:	23a0      	movs	r3, #160	; 0xa0
 80027b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b8:	2302      	movs	r3, #2
 80027ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027bc:	2303      	movs	r3, #3
 80027be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c0:	f107 0310 	add.w	r3, r7, #16
 80027c4:	4619      	mov	r1, r3
 80027c6:	480b      	ldr	r0, [pc, #44]	; (80027f4 <HAL_SPI_MspInit+0x90>)
 80027c8:	f000 fbf2 	bl	8002fb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80027cc:	2340      	movs	r3, #64	; 0x40
 80027ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027d0:	2300      	movs	r3, #0
 80027d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d4:	2300      	movs	r3, #0
 80027d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d8:	f107 0310 	add.w	r3, r7, #16
 80027dc:	4619      	mov	r1, r3
 80027de:	4805      	ldr	r0, [pc, #20]	; (80027f4 <HAL_SPI_MspInit+0x90>)
 80027e0:	f000 fbe6 	bl	8002fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80027e4:	bf00      	nop
 80027e6:	3720      	adds	r7, #32
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40013000 	.word	0x40013000
 80027f0:	40021000 	.word	0x40021000
 80027f4:	40010800 	.word	0x40010800

080027f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027fc:	e7fe      	b.n	80027fc <NMI_Handler+0x4>

080027fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027fe:	b480      	push	{r7}
 8002800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002802:	e7fe      	b.n	8002802 <HardFault_Handler+0x4>

08002804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002808:	e7fe      	b.n	8002808 <MemManage_Handler+0x4>

0800280a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800280a:	b480      	push	{r7}
 800280c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800280e:	e7fe      	b.n	800280e <BusFault_Handler+0x4>

08002810 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002814:	e7fe      	b.n	8002814 <UsageFault_Handler+0x4>

08002816 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002816:	b480      	push	{r7}
 8002818:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800281a:	bf00      	nop
 800281c:	46bd      	mov	sp, r7
 800281e:	bc80      	pop	{r7}
 8002820:	4770      	bx	lr

08002822 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002822:	b480      	push	{r7}
 8002824:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800282e:	b480      	push	{r7}
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002832:	bf00      	nop
 8002834:	46bd      	mov	sp, r7
 8002836:	bc80      	pop	{r7}
 8002838:	4770      	bx	lr

0800283a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800283e:	f000 f893 	bl	8002968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002842:	bf00      	nop
 8002844:	bd80      	pop	{r7, pc}

08002846 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002846:	b480      	push	{r7}
 8002848:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800284a:	bf00      	nop
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
	...

08002854 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002854:	f7ff fff7 	bl	8002846 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002858:	480b      	ldr	r0, [pc, #44]	; (8002888 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800285a:	490c      	ldr	r1, [pc, #48]	; (800288c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800285c:	4a0c      	ldr	r2, [pc, #48]	; (8002890 <LoopFillZerobss+0x16>)
  movs r3, #0
 800285e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002860:	e002      	b.n	8002868 <LoopCopyDataInit>

08002862 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002862:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002864:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002866:	3304      	adds	r3, #4

08002868 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002868:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800286a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800286c:	d3f9      	bcc.n	8002862 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800286e:	4a09      	ldr	r2, [pc, #36]	; (8002894 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002870:	4c09      	ldr	r4, [pc, #36]	; (8002898 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002872:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002874:	e001      	b.n	800287a <LoopFillZerobss>

08002876 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002876:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002878:	3204      	adds	r2, #4

0800287a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800287a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800287c:	d3fb      	bcc.n	8002876 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800287e:	f001 fdb5 	bl	80043ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002882:	f7ff fde7 	bl	8002454 <main>
  bx lr
 8002886:	4770      	bx	lr
  ldr r0, =_sdata
 8002888:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800288c:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8002890:	080045c8 	.word	0x080045c8
  ldr r2, =_sbss
 8002894:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8002898:	200004f8 	.word	0x200004f8

0800289c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800289c:	e7fe      	b.n	800289c <ADC1_2_IRQHandler>
	...

080028a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028a4:	4b08      	ldr	r3, [pc, #32]	; (80028c8 <HAL_Init+0x28>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a07      	ldr	r2, [pc, #28]	; (80028c8 <HAL_Init+0x28>)
 80028aa:	f043 0310 	orr.w	r3, r3, #16
 80028ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028b0:	2003      	movs	r0, #3
 80028b2:	f000 f949 	bl	8002b48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028b6:	200f      	movs	r0, #15
 80028b8:	f000 f826 	bl	8002908 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028bc:	f7ff ff20 	bl	8002700 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40022000 	.word	0x40022000

080028cc <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80028d0:	4b09      	ldr	r3, [pc, #36]	; (80028f8 <HAL_DeInit+0x2c>)
 80028d2:	f04f 32ff 	mov.w	r2, #4294967295
 80028d6:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 80028d8:	4b07      	ldr	r3, [pc, #28]	; (80028f8 <HAL_DeInit+0x2c>)
 80028da:	2200      	movs	r2, #0
 80028dc:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 80028de:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <HAL_DeInit+0x2c>)
 80028e0:	f04f 32ff 	mov.w	r2, #4294967295
 80028e4:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 80028e6:	4b04      	ldr	r3, [pc, #16]	; (80028f8 <HAL_DeInit+0x2c>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	60da      	str	r2, [r3, #12]
  __HAL_RCC_AHB_FORCE_RESET();
  __HAL_RCC_AHB_RELEASE_RESET();
#endif

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80028ec:	f000 f806 	bl	80028fc <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40021000 	.word	0x40021000

080028fc <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002910:	4b12      	ldr	r3, [pc, #72]	; (800295c <HAL_InitTick+0x54>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4b12      	ldr	r3, [pc, #72]	; (8002960 <HAL_InitTick+0x58>)
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	4619      	mov	r1, r3
 800291a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800291e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002922:	fbb2 f3f3 	udiv	r3, r2, r3
 8002926:	4618      	mov	r0, r3
 8002928:	f000 f935 	bl	8002b96 <HAL_SYSTICK_Config>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e00e      	b.n	8002954 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2b0f      	cmp	r3, #15
 800293a:	d80a      	bhi.n	8002952 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800293c:	2200      	movs	r2, #0
 800293e:	6879      	ldr	r1, [r7, #4]
 8002940:	f04f 30ff 	mov.w	r0, #4294967295
 8002944:	f000 f90b 	bl	8002b5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002948:	4a06      	ldr	r2, [pc, #24]	; (8002964 <HAL_InitTick+0x5c>)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	e000      	b.n	8002954 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
}
 8002954:	4618      	mov	r0, r3
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	20000040 	.word	0x20000040
 8002960:	20000048 	.word	0x20000048
 8002964:	20000044 	.word	0x20000044

08002968 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800296c:	4b05      	ldr	r3, [pc, #20]	; (8002984 <HAL_IncTick+0x1c>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	461a      	mov	r2, r3
 8002972:	4b05      	ldr	r3, [pc, #20]	; (8002988 <HAL_IncTick+0x20>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4413      	add	r3, r2
 8002978:	4a03      	ldr	r2, [pc, #12]	; (8002988 <HAL_IncTick+0x20>)
 800297a:	6013      	str	r3, [r2, #0]
}
 800297c:	bf00      	nop
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr
 8002984:	20000048 	.word	0x20000048
 8002988:	200004d4 	.word	0x200004d4

0800298c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  return uwTick;
 8002990:	4b02      	ldr	r3, [pc, #8]	; (800299c <HAL_GetTick+0x10>)
 8002992:	681b      	ldr	r3, [r3, #0]
}
 8002994:	4618      	mov	r0, r3
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr
 800299c:	200004d4 	.word	0x200004d4

080029a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029a8:	f7ff fff0 	bl	800298c <HAL_GetTick>
 80029ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b8:	d005      	beq.n	80029c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029ba:	4b0a      	ldr	r3, [pc, #40]	; (80029e4 <HAL_Delay+0x44>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	461a      	mov	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4413      	add	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029c6:	bf00      	nop
 80029c8:	f7ff ffe0 	bl	800298c <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	68fa      	ldr	r2, [r7, #12]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d8f7      	bhi.n	80029c8 <HAL_Delay+0x28>
  {
  }
}
 80029d8:	bf00      	nop
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	20000048 	.word	0x20000048

080029e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f003 0307 	and.w	r3, r3, #7
 80029f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f8:	4b0c      	ldr	r3, [pc, #48]	; (8002a2c <__NVIC_SetPriorityGrouping+0x44>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a04:	4013      	ands	r3, r2
 8002a06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a1a:	4a04      	ldr	r2, [pc, #16]	; (8002a2c <__NVIC_SetPriorityGrouping+0x44>)
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	60d3      	str	r3, [r2, #12]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bc80      	pop	{r7}
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a34:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <__NVIC_GetPriorityGrouping+0x18>)
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	0a1b      	lsrs	r3, r3, #8
 8002a3a:	f003 0307 	and.w	r3, r3, #7
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bc80      	pop	{r7}
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	6039      	str	r1, [r7, #0]
 8002a56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	db0a      	blt.n	8002a76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	b2da      	uxtb	r2, r3
 8002a64:	490c      	ldr	r1, [pc, #48]	; (8002a98 <__NVIC_SetPriority+0x4c>)
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	0112      	lsls	r2, r2, #4
 8002a6c:	b2d2      	uxtb	r2, r2
 8002a6e:	440b      	add	r3, r1
 8002a70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a74:	e00a      	b.n	8002a8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	b2da      	uxtb	r2, r3
 8002a7a:	4908      	ldr	r1, [pc, #32]	; (8002a9c <__NVIC_SetPriority+0x50>)
 8002a7c:	79fb      	ldrb	r3, [r7, #7]
 8002a7e:	f003 030f 	and.w	r3, r3, #15
 8002a82:	3b04      	subs	r3, #4
 8002a84:	0112      	lsls	r2, r2, #4
 8002a86:	b2d2      	uxtb	r2, r2
 8002a88:	440b      	add	r3, r1
 8002a8a:	761a      	strb	r2, [r3, #24]
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bc80      	pop	{r7}
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	e000e100 	.word	0xe000e100
 8002a9c:	e000ed00 	.word	0xe000ed00

08002aa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b089      	sub	sp, #36	; 0x24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	f1c3 0307 	rsb	r3, r3, #7
 8002aba:	2b04      	cmp	r3, #4
 8002abc:	bf28      	it	cs
 8002abe:	2304      	movcs	r3, #4
 8002ac0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	3304      	adds	r3, #4
 8002ac6:	2b06      	cmp	r3, #6
 8002ac8:	d902      	bls.n	8002ad0 <NVIC_EncodePriority+0x30>
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	3b03      	subs	r3, #3
 8002ace:	e000      	b.n	8002ad2 <NVIC_EncodePriority+0x32>
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	fa02 f303 	lsl.w	r3, r2, r3
 8002ade:	43da      	mvns	r2, r3
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	401a      	ands	r2, r3
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ae8:	f04f 31ff 	mov.w	r1, #4294967295
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	fa01 f303 	lsl.w	r3, r1, r3
 8002af2:	43d9      	mvns	r1, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af8:	4313      	orrs	r3, r2
         );
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3724      	adds	r7, #36	; 0x24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b14:	d301      	bcc.n	8002b1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b16:	2301      	movs	r3, #1
 8002b18:	e00f      	b.n	8002b3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b1a:	4a0a      	ldr	r2, [pc, #40]	; (8002b44 <SysTick_Config+0x40>)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	3b01      	subs	r3, #1
 8002b20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b22:	210f      	movs	r1, #15
 8002b24:	f04f 30ff 	mov.w	r0, #4294967295
 8002b28:	f7ff ff90 	bl	8002a4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b2c:	4b05      	ldr	r3, [pc, #20]	; (8002b44 <SysTick_Config+0x40>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b32:	4b04      	ldr	r3, [pc, #16]	; (8002b44 <SysTick_Config+0x40>)
 8002b34:	2207      	movs	r2, #7
 8002b36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	e000e010 	.word	0xe000e010

08002b48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f7ff ff49 	bl	80029e8 <__NVIC_SetPriorityGrouping>
}
 8002b56:	bf00      	nop
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b086      	sub	sp, #24
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	4603      	mov	r3, r0
 8002b66:	60b9      	str	r1, [r7, #8]
 8002b68:	607a      	str	r2, [r7, #4]
 8002b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b70:	f7ff ff5e 	bl	8002a30 <__NVIC_GetPriorityGrouping>
 8002b74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	68b9      	ldr	r1, [r7, #8]
 8002b7a:	6978      	ldr	r0, [r7, #20]
 8002b7c:	f7ff ff90 	bl	8002aa0 <NVIC_EncodePriority>
 8002b80:	4602      	mov	r2, r0
 8002b82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b86:	4611      	mov	r1, r2
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff ff5f 	bl	8002a4c <__NVIC_SetPriority>
}
 8002b8e:	bf00      	nop
 8002b90:	3718      	adds	r7, #24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b082      	sub	sp, #8
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f7ff ffb0 	bl	8002b04 <SysTick_Config>
 8002ba4:	4603      	mov	r3, r0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
	...

08002bb0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bb2:	b087      	sub	sp, #28
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002bca:	4b2f      	ldr	r3, [pc, #188]	; (8002c88 <HAL_FLASH_Program+0xd8>)
 8002bcc:	7e1b      	ldrb	r3, [r3, #24]
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d101      	bne.n	8002bd6 <HAL_FLASH_Program+0x26>
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	e054      	b.n	8002c80 <HAL_FLASH_Program+0xd0>
 8002bd6:	4b2c      	ldr	r3, [pc, #176]	; (8002c88 <HAL_FLASH_Program+0xd8>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002bdc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002be0:	f000 f8a8 	bl	8002d34 <FLASH_WaitForLastOperation>
 8002be4:	4603      	mov	r3, r0
 8002be6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002be8:	7dfb      	ldrb	r3, [r7, #23]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d144      	bne.n	8002c78 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d102      	bne.n	8002bfa <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	757b      	strb	r3, [r7, #21]
 8002bf8:	e007      	b.n	8002c0a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d102      	bne.n	8002c06 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002c00:	2302      	movs	r3, #2
 8002c02:	757b      	strb	r3, [r7, #21]
 8002c04:	e001      	b.n	8002c0a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002c06:	2304      	movs	r3, #4
 8002c08:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	75bb      	strb	r3, [r7, #22]
 8002c0e:	e02d      	b.n	8002c6c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002c10:	7dbb      	ldrb	r3, [r7, #22]
 8002c12:	005a      	lsls	r2, r3, #1
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	eb02 0c03 	add.w	ip, r2, r3
 8002c1a:	7dbb      	ldrb	r3, [r7, #22]
 8002c1c:	0119      	lsls	r1, r3, #4
 8002c1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c22:	f1c1 0620 	rsb	r6, r1, #32
 8002c26:	f1a1 0020 	sub.w	r0, r1, #32
 8002c2a:	fa22 f401 	lsr.w	r4, r2, r1
 8002c2e:	fa03 f606 	lsl.w	r6, r3, r6
 8002c32:	4334      	orrs	r4, r6
 8002c34:	fa23 f000 	lsr.w	r0, r3, r0
 8002c38:	4304      	orrs	r4, r0
 8002c3a:	fa23 f501 	lsr.w	r5, r3, r1
 8002c3e:	b2a3      	uxth	r3, r4
 8002c40:	4619      	mov	r1, r3
 8002c42:	4660      	mov	r0, ip
 8002c44:	f000 f85a 	bl	8002cfc <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002c48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002c4c:	f000 f872 	bl	8002d34 <FLASH_WaitForLastOperation>
 8002c50:	4603      	mov	r3, r0
 8002c52:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002c54:	4b0d      	ldr	r3, [pc, #52]	; (8002c8c <HAL_FLASH_Program+0xdc>)
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	4a0c      	ldr	r2, [pc, #48]	; (8002c8c <HAL_FLASH_Program+0xdc>)
 8002c5a:	f023 0301 	bic.w	r3, r3, #1
 8002c5e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002c60:	7dfb      	ldrb	r3, [r7, #23]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d107      	bne.n	8002c76 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002c66:	7dbb      	ldrb	r3, [r7, #22]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	75bb      	strb	r3, [r7, #22]
 8002c6c:	7dba      	ldrb	r2, [r7, #22]
 8002c6e:	7d7b      	ldrb	r3, [r7, #21]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d3cd      	bcc.n	8002c10 <HAL_FLASH_Program+0x60>
 8002c74:	e000      	b.n	8002c78 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002c76:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002c78:	4b03      	ldr	r3, [pc, #12]	; (8002c88 <HAL_FLASH_Program+0xd8>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	761a      	strb	r2, [r3, #24]

  return status;
 8002c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	371c      	adds	r7, #28
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c88:	200004d8 	.word	0x200004d8
 8002c8c:	40022000 	.word	0x40022000

08002c90 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002c96:	2300      	movs	r3, #0
 8002c98:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c9a:	4b0d      	ldr	r3, [pc, #52]	; (8002cd0 <HAL_FLASH_Unlock+0x40>)
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d00d      	beq.n	8002cc2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002ca6:	4b0a      	ldr	r3, [pc, #40]	; (8002cd0 <HAL_FLASH_Unlock+0x40>)
 8002ca8:	4a0a      	ldr	r2, [pc, #40]	; (8002cd4 <HAL_FLASH_Unlock+0x44>)
 8002caa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002cac:	4b08      	ldr	r3, [pc, #32]	; (8002cd0 <HAL_FLASH_Unlock+0x40>)
 8002cae:	4a0a      	ldr	r2, [pc, #40]	; (8002cd8 <HAL_FLASH_Unlock+0x48>)
 8002cb0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002cb2:	4b07      	ldr	r3, [pc, #28]	; (8002cd0 <HAL_FLASH_Unlock+0x40>)
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002cc2:	79fb      	ldrb	r3, [r7, #7]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bc80      	pop	{r7}
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40022000 	.word	0x40022000
 8002cd4:	45670123 	.word	0x45670123
 8002cd8:	cdef89ab 	.word	0xcdef89ab

08002cdc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002ce0:	4b05      	ldr	r3, [pc, #20]	; (8002cf8 <HAL_FLASH_Lock+0x1c>)
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	4a04      	ldr	r2, [pc, #16]	; (8002cf8 <HAL_FLASH_Lock+0x1c>)
 8002ce6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cea:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	40022000 	.word	0x40022000

08002cfc <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	460b      	mov	r3, r1
 8002d06:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002d08:	4b08      	ldr	r3, [pc, #32]	; (8002d2c <FLASH_Program_HalfWord+0x30>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002d0e:	4b08      	ldr	r3, [pc, #32]	; (8002d30 <FLASH_Program_HalfWord+0x34>)
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	4a07      	ldr	r2, [pc, #28]	; (8002d30 <FLASH_Program_HalfWord+0x34>)
 8002d14:	f043 0301 	orr.w	r3, r3, #1
 8002d18:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	887a      	ldrh	r2, [r7, #2]
 8002d1e:	801a      	strh	r2, [r3, #0]
}
 8002d20:	bf00      	nop
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	200004d8 	.word	0x200004d8
 8002d30:	40022000 	.word	0x40022000

08002d34 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002d3c:	f7ff fe26 	bl	800298c <HAL_GetTick>
 8002d40:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002d42:	e010      	b.n	8002d66 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d4a:	d00c      	beq.n	8002d66 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d007      	beq.n	8002d62 <FLASH_WaitForLastOperation+0x2e>
 8002d52:	f7ff fe1b 	bl	800298c <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d201      	bcs.n	8002d66 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e025      	b.n	8002db2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002d66:	4b15      	ldr	r3, [pc, #84]	; (8002dbc <FLASH_WaitForLastOperation+0x88>)
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1e8      	bne.n	8002d44 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002d72:	4b12      	ldr	r3, [pc, #72]	; (8002dbc <FLASH_WaitForLastOperation+0x88>)
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d002      	beq.n	8002d84 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002d7e:	4b0f      	ldr	r3, [pc, #60]	; (8002dbc <FLASH_WaitForLastOperation+0x88>)
 8002d80:	2220      	movs	r2, #32
 8002d82:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002d84:	4b0d      	ldr	r3, [pc, #52]	; (8002dbc <FLASH_WaitForLastOperation+0x88>)
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	f003 0310 	and.w	r3, r3, #16
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10b      	bne.n	8002da8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002d90:	4b0a      	ldr	r3, [pc, #40]	; (8002dbc <FLASH_WaitForLastOperation+0x88>)
 8002d92:	69db      	ldr	r3, [r3, #28]
 8002d94:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d105      	bne.n	8002da8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002d9c:	4b07      	ldr	r3, [pc, #28]	; (8002dbc <FLASH_WaitForLastOperation+0x88>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d003      	beq.n	8002db0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002da8:	f000 f80a 	bl	8002dc0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e000      	b.n	8002db2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40022000 	.word	0x40022000

08002dc0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002dca:	4b23      	ldr	r3, [pc, #140]	; (8002e58 <FLASH_SetErrorCode+0x98>)
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	f003 0310 	and.w	r3, r3, #16
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d009      	beq.n	8002dea <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002dd6:	4b21      	ldr	r3, [pc, #132]	; (8002e5c <FLASH_SetErrorCode+0x9c>)
 8002dd8:	69db      	ldr	r3, [r3, #28]
 8002dda:	f043 0302 	orr.w	r3, r3, #2
 8002dde:	4a1f      	ldr	r2, [pc, #124]	; (8002e5c <FLASH_SetErrorCode+0x9c>)
 8002de0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f043 0310 	orr.w	r3, r3, #16
 8002de8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002dea:	4b1b      	ldr	r3, [pc, #108]	; (8002e58 <FLASH_SetErrorCode+0x98>)
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	f003 0304 	and.w	r3, r3, #4
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d009      	beq.n	8002e0a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002df6:	4b19      	ldr	r3, [pc, #100]	; (8002e5c <FLASH_SetErrorCode+0x9c>)
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	f043 0301 	orr.w	r3, r3, #1
 8002dfe:	4a17      	ldr	r2, [pc, #92]	; (8002e5c <FLASH_SetErrorCode+0x9c>)
 8002e00:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f043 0304 	orr.w	r3, r3, #4
 8002e08:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002e0a:	4b13      	ldr	r3, [pc, #76]	; (8002e58 <FLASH_SetErrorCode+0x98>)
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00b      	beq.n	8002e2e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002e16:	4b11      	ldr	r3, [pc, #68]	; (8002e5c <FLASH_SetErrorCode+0x9c>)
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	f043 0304 	orr.w	r3, r3, #4
 8002e1e:	4a0f      	ldr	r2, [pc, #60]	; (8002e5c <FLASH_SetErrorCode+0x9c>)
 8002e20:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002e22:	4b0d      	ldr	r3, [pc, #52]	; (8002e58 <FLASH_SetErrorCode+0x98>)
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	4a0c      	ldr	r2, [pc, #48]	; (8002e58 <FLASH_SetErrorCode+0x98>)
 8002e28:	f023 0301 	bic.w	r3, r3, #1
 8002e2c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f240 1201 	movw	r2, #257	; 0x101
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d106      	bne.n	8002e46 <FLASH_SetErrorCode+0x86>
 8002e38:	4b07      	ldr	r3, [pc, #28]	; (8002e58 <FLASH_SetErrorCode+0x98>)
 8002e3a:	69db      	ldr	r3, [r3, #28]
 8002e3c:	4a06      	ldr	r2, [pc, #24]	; (8002e58 <FLASH_SetErrorCode+0x98>)
 8002e3e:	f023 0301 	bic.w	r3, r3, #1
 8002e42:	61d3      	str	r3, [r2, #28]
}  
 8002e44:	e002      	b.n	8002e4c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002e46:	4a04      	ldr	r2, [pc, #16]	; (8002e58 <FLASH_SetErrorCode+0x98>)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	60d3      	str	r3, [r2, #12]
}  
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bc80      	pop	{r7}
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	40022000 	.word	0x40022000
 8002e5c:	200004d8 	.word	0x200004d8

08002e60 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002e72:	4b2f      	ldr	r3, [pc, #188]	; (8002f30 <HAL_FLASHEx_Erase+0xd0>)
 8002e74:	7e1b      	ldrb	r3, [r3, #24]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d101      	bne.n	8002e7e <HAL_FLASHEx_Erase+0x1e>
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	e053      	b.n	8002f26 <HAL_FLASHEx_Erase+0xc6>
 8002e7e:	4b2c      	ldr	r3, [pc, #176]	; (8002f30 <HAL_FLASHEx_Erase+0xd0>)
 8002e80:	2201      	movs	r2, #1
 8002e82:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d116      	bne.n	8002eba <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002e8c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002e90:	f7ff ff50 	bl	8002d34 <FLASH_WaitForLastOperation>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d141      	bne.n	8002f1e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002e9a:	2001      	movs	r0, #1
 8002e9c:	f000 f84c 	bl	8002f38 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ea0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002ea4:	f7ff ff46 	bl	8002d34 <FLASH_WaitForLastOperation>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002eac:	4b21      	ldr	r3, [pc, #132]	; (8002f34 <HAL_FLASHEx_Erase+0xd4>)
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	4a20      	ldr	r2, [pc, #128]	; (8002f34 <HAL_FLASHEx_Erase+0xd4>)
 8002eb2:	f023 0304 	bic.w	r3, r3, #4
 8002eb6:	6113      	str	r3, [r2, #16]
 8002eb8:	e031      	b.n	8002f1e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002eba:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002ebe:	f7ff ff39 	bl	8002d34 <FLASH_WaitForLastOperation>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d12a      	bne.n	8002f1e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	f04f 32ff 	mov.w	r2, #4294967295
 8002ece:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	60bb      	str	r3, [r7, #8]
 8002ed6:	e019      	b.n	8002f0c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002ed8:	68b8      	ldr	r0, [r7, #8]
 8002eda:	f000 f849 	bl	8002f70 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ede:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002ee2:	f7ff ff27 	bl	8002d34 <FLASH_WaitForLastOperation>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002eea:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <HAL_FLASHEx_Erase+0xd4>)
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	4a11      	ldr	r2, [pc, #68]	; (8002f34 <HAL_FLASHEx_Erase+0xd4>)
 8002ef0:	f023 0302 	bic.w	r3, r3, #2
 8002ef4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002ef6:	7bfb      	ldrb	r3, [r7, #15]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d003      	beq.n	8002f04 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	68ba      	ldr	r2, [r7, #8]
 8002f00:	601a      	str	r2, [r3, #0]
            break;
 8002f02:	e00c      	b.n	8002f1e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f0a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	029a      	lsls	r2, r3, #10
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	4413      	add	r3, r2
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d3dc      	bcc.n	8002ed8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002f1e:	4b04      	ldr	r3, [pc, #16]	; (8002f30 <HAL_FLASHEx_Erase+0xd0>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	761a      	strb	r2, [r3, #24]

  return status;
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	200004d8 	.word	0x200004d8
 8002f34:	40022000 	.word	0x40022000

08002f38 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002f40:	4b09      	ldr	r3, [pc, #36]	; (8002f68 <FLASH_MassErase+0x30>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002f46:	4b09      	ldr	r3, [pc, #36]	; (8002f6c <FLASH_MassErase+0x34>)
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	4a08      	ldr	r2, [pc, #32]	; (8002f6c <FLASH_MassErase+0x34>)
 8002f4c:	f043 0304 	orr.w	r3, r3, #4
 8002f50:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002f52:	4b06      	ldr	r3, [pc, #24]	; (8002f6c <FLASH_MassErase+0x34>)
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	4a05      	ldr	r2, [pc, #20]	; (8002f6c <FLASH_MassErase+0x34>)
 8002f58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f5c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002f5e:	bf00      	nop
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bc80      	pop	{r7}
 8002f66:	4770      	bx	lr
 8002f68:	200004d8 	.word	0x200004d8
 8002f6c:	40022000 	.word	0x40022000

08002f70 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002f78:	4b0b      	ldr	r3, [pc, #44]	; (8002fa8 <FLASH_PageErase+0x38>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <FLASH_PageErase+0x3c>)
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	4a0a      	ldr	r2, [pc, #40]	; (8002fac <FLASH_PageErase+0x3c>)
 8002f84:	f043 0302 	orr.w	r3, r3, #2
 8002f88:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002f8a:	4a08      	ldr	r2, [pc, #32]	; (8002fac <FLASH_PageErase+0x3c>)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002f90:	4b06      	ldr	r3, [pc, #24]	; (8002fac <FLASH_PageErase+0x3c>)
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	4a05      	ldr	r2, [pc, #20]	; (8002fac <FLASH_PageErase+0x3c>)
 8002f96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f9a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	200004d8 	.word	0x200004d8
 8002fac:	40022000 	.word	0x40022000

08002fb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b08b      	sub	sp, #44	; 0x2c
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fc2:	e169      	b.n	8003298 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	69fa      	ldr	r2, [r7, #28]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	f040 8158 	bne.w	8003292 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	4a9a      	ldr	r2, [pc, #616]	; (8003250 <HAL_GPIO_Init+0x2a0>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d05e      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
 8002fec:	4a98      	ldr	r2, [pc, #608]	; (8003250 <HAL_GPIO_Init+0x2a0>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d875      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 8002ff2:	4a98      	ldr	r2, [pc, #608]	; (8003254 <HAL_GPIO_Init+0x2a4>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d058      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
 8002ff8:	4a96      	ldr	r2, [pc, #600]	; (8003254 <HAL_GPIO_Init+0x2a4>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d86f      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 8002ffe:	4a96      	ldr	r2, [pc, #600]	; (8003258 <HAL_GPIO_Init+0x2a8>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d052      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
 8003004:	4a94      	ldr	r2, [pc, #592]	; (8003258 <HAL_GPIO_Init+0x2a8>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d869      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 800300a:	4a94      	ldr	r2, [pc, #592]	; (800325c <HAL_GPIO_Init+0x2ac>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d04c      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
 8003010:	4a92      	ldr	r2, [pc, #584]	; (800325c <HAL_GPIO_Init+0x2ac>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d863      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 8003016:	4a92      	ldr	r2, [pc, #584]	; (8003260 <HAL_GPIO_Init+0x2b0>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d046      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
 800301c:	4a90      	ldr	r2, [pc, #576]	; (8003260 <HAL_GPIO_Init+0x2b0>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d85d      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 8003022:	2b12      	cmp	r3, #18
 8003024:	d82a      	bhi.n	800307c <HAL_GPIO_Init+0xcc>
 8003026:	2b12      	cmp	r3, #18
 8003028:	d859      	bhi.n	80030de <HAL_GPIO_Init+0x12e>
 800302a:	a201      	add	r2, pc, #4	; (adr r2, 8003030 <HAL_GPIO_Init+0x80>)
 800302c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003030:	080030ab 	.word	0x080030ab
 8003034:	08003085 	.word	0x08003085
 8003038:	08003097 	.word	0x08003097
 800303c:	080030d9 	.word	0x080030d9
 8003040:	080030df 	.word	0x080030df
 8003044:	080030df 	.word	0x080030df
 8003048:	080030df 	.word	0x080030df
 800304c:	080030df 	.word	0x080030df
 8003050:	080030df 	.word	0x080030df
 8003054:	080030df 	.word	0x080030df
 8003058:	080030df 	.word	0x080030df
 800305c:	080030df 	.word	0x080030df
 8003060:	080030df 	.word	0x080030df
 8003064:	080030df 	.word	0x080030df
 8003068:	080030df 	.word	0x080030df
 800306c:	080030df 	.word	0x080030df
 8003070:	080030df 	.word	0x080030df
 8003074:	0800308d 	.word	0x0800308d
 8003078:	080030a1 	.word	0x080030a1
 800307c:	4a79      	ldr	r2, [pc, #484]	; (8003264 <HAL_GPIO_Init+0x2b4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d013      	beq.n	80030aa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003082:	e02c      	b.n	80030de <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	623b      	str	r3, [r7, #32]
          break;
 800308a:	e029      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	3304      	adds	r3, #4
 8003092:	623b      	str	r3, [r7, #32]
          break;
 8003094:	e024      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	3308      	adds	r3, #8
 800309c:	623b      	str	r3, [r7, #32]
          break;
 800309e:	e01f      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	330c      	adds	r3, #12
 80030a6:	623b      	str	r3, [r7, #32]
          break;
 80030a8:	e01a      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d102      	bne.n	80030b8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030b2:	2304      	movs	r3, #4
 80030b4:	623b      	str	r3, [r7, #32]
          break;
 80030b6:	e013      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d105      	bne.n	80030cc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030c0:	2308      	movs	r3, #8
 80030c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	69fa      	ldr	r2, [r7, #28]
 80030c8:	611a      	str	r2, [r3, #16]
          break;
 80030ca:	e009      	b.n	80030e0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030cc:	2308      	movs	r3, #8
 80030ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	69fa      	ldr	r2, [r7, #28]
 80030d4:	615a      	str	r2, [r3, #20]
          break;
 80030d6:	e003      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80030d8:	2300      	movs	r3, #0
 80030da:	623b      	str	r3, [r7, #32]
          break;
 80030dc:	e000      	b.n	80030e0 <HAL_GPIO_Init+0x130>
          break;
 80030de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	2bff      	cmp	r3, #255	; 0xff
 80030e4:	d801      	bhi.n	80030ea <HAL_GPIO_Init+0x13a>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	e001      	b.n	80030ee <HAL_GPIO_Init+0x13e>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	3304      	adds	r3, #4
 80030ee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	2bff      	cmp	r3, #255	; 0xff
 80030f4:	d802      	bhi.n	80030fc <HAL_GPIO_Init+0x14c>
 80030f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	e002      	b.n	8003102 <HAL_GPIO_Init+0x152>
 80030fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fe:	3b08      	subs	r3, #8
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	210f      	movs	r1, #15
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	fa01 f303 	lsl.w	r3, r1, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	401a      	ands	r2, r3
 8003114:	6a39      	ldr	r1, [r7, #32]
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	fa01 f303 	lsl.w	r3, r1, r3
 800311c:	431a      	orrs	r2, r3
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800312a:	2b00      	cmp	r3, #0
 800312c:	f000 80b1 	beq.w	8003292 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003130:	4b4d      	ldr	r3, [pc, #308]	; (8003268 <HAL_GPIO_Init+0x2b8>)
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	4a4c      	ldr	r2, [pc, #304]	; (8003268 <HAL_GPIO_Init+0x2b8>)
 8003136:	f043 0301 	orr.w	r3, r3, #1
 800313a:	6193      	str	r3, [r2, #24]
 800313c:	4b4a      	ldr	r3, [pc, #296]	; (8003268 <HAL_GPIO_Init+0x2b8>)
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	60bb      	str	r3, [r7, #8]
 8003146:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003148:	4a48      	ldr	r2, [pc, #288]	; (800326c <HAL_GPIO_Init+0x2bc>)
 800314a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314c:	089b      	lsrs	r3, r3, #2
 800314e:	3302      	adds	r3, #2
 8003150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003154:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003158:	f003 0303 	and.w	r3, r3, #3
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	220f      	movs	r2, #15
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43db      	mvns	r3, r3
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	4013      	ands	r3, r2
 800316a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4a40      	ldr	r2, [pc, #256]	; (8003270 <HAL_GPIO_Init+0x2c0>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d013      	beq.n	800319c <HAL_GPIO_Init+0x1ec>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a3f      	ldr	r2, [pc, #252]	; (8003274 <HAL_GPIO_Init+0x2c4>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d00d      	beq.n	8003198 <HAL_GPIO_Init+0x1e8>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a3e      	ldr	r2, [pc, #248]	; (8003278 <HAL_GPIO_Init+0x2c8>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d007      	beq.n	8003194 <HAL_GPIO_Init+0x1e4>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a3d      	ldr	r2, [pc, #244]	; (800327c <HAL_GPIO_Init+0x2cc>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d101      	bne.n	8003190 <HAL_GPIO_Init+0x1e0>
 800318c:	2303      	movs	r3, #3
 800318e:	e006      	b.n	800319e <HAL_GPIO_Init+0x1ee>
 8003190:	2304      	movs	r3, #4
 8003192:	e004      	b.n	800319e <HAL_GPIO_Init+0x1ee>
 8003194:	2302      	movs	r3, #2
 8003196:	e002      	b.n	800319e <HAL_GPIO_Init+0x1ee>
 8003198:	2301      	movs	r3, #1
 800319a:	e000      	b.n	800319e <HAL_GPIO_Init+0x1ee>
 800319c:	2300      	movs	r3, #0
 800319e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031a0:	f002 0203 	and.w	r2, r2, #3
 80031a4:	0092      	lsls	r2, r2, #2
 80031a6:	4093      	lsls	r3, r2
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031ae:	492f      	ldr	r1, [pc, #188]	; (800326c <HAL_GPIO_Init+0x2bc>)
 80031b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b2:	089b      	lsrs	r3, r3, #2
 80031b4:	3302      	adds	r3, #2
 80031b6:	68fa      	ldr	r2, [r7, #12]
 80031b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d006      	beq.n	80031d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031c8:	4b2d      	ldr	r3, [pc, #180]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	492c      	ldr	r1, [pc, #176]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	608b      	str	r3, [r1, #8]
 80031d4:	e006      	b.n	80031e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031d6:	4b2a      	ldr	r3, [pc, #168]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	43db      	mvns	r3, r3
 80031de:	4928      	ldr	r1, [pc, #160]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 80031e0:	4013      	ands	r3, r2
 80031e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d006      	beq.n	80031fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80031f0:	4b23      	ldr	r3, [pc, #140]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 80031f2:	68da      	ldr	r2, [r3, #12]
 80031f4:	4922      	ldr	r1, [pc, #136]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	60cb      	str	r3, [r1, #12]
 80031fc:	e006      	b.n	800320c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80031fe:	4b20      	ldr	r3, [pc, #128]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 8003200:	68da      	ldr	r2, [r3, #12]
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	43db      	mvns	r3, r3
 8003206:	491e      	ldr	r1, [pc, #120]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 8003208:	4013      	ands	r3, r2
 800320a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d006      	beq.n	8003226 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003218:	4b19      	ldr	r3, [pc, #100]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 800321a:	685a      	ldr	r2, [r3, #4]
 800321c:	4918      	ldr	r1, [pc, #96]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	4313      	orrs	r3, r2
 8003222:	604b      	str	r3, [r1, #4]
 8003224:	e006      	b.n	8003234 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003226:	4b16      	ldr	r3, [pc, #88]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 8003228:	685a      	ldr	r2, [r3, #4]
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	43db      	mvns	r3, r3
 800322e:	4914      	ldr	r1, [pc, #80]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 8003230:	4013      	ands	r3, r2
 8003232:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d021      	beq.n	8003284 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003240:	4b0f      	ldr	r3, [pc, #60]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	490e      	ldr	r1, [pc, #56]	; (8003280 <HAL_GPIO_Init+0x2d0>)
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	4313      	orrs	r3, r2
 800324a:	600b      	str	r3, [r1, #0]
 800324c:	e021      	b.n	8003292 <HAL_GPIO_Init+0x2e2>
 800324e:	bf00      	nop
 8003250:	10320000 	.word	0x10320000
 8003254:	10310000 	.word	0x10310000
 8003258:	10220000 	.word	0x10220000
 800325c:	10210000 	.word	0x10210000
 8003260:	10120000 	.word	0x10120000
 8003264:	10110000 	.word	0x10110000
 8003268:	40021000 	.word	0x40021000
 800326c:	40010000 	.word	0x40010000
 8003270:	40010800 	.word	0x40010800
 8003274:	40010c00 	.word	0x40010c00
 8003278:	40011000 	.word	0x40011000
 800327c:	40011400 	.word	0x40011400
 8003280:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003284:	4b0b      	ldr	r3, [pc, #44]	; (80032b4 <HAL_GPIO_Init+0x304>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	43db      	mvns	r3, r3
 800328c:	4909      	ldr	r1, [pc, #36]	; (80032b4 <HAL_GPIO_Init+0x304>)
 800328e:	4013      	ands	r3, r2
 8003290:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003294:	3301      	adds	r3, #1
 8003296:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329e:	fa22 f303 	lsr.w	r3, r2, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f47f ae8e 	bne.w	8002fc4 <HAL_GPIO_Init+0x14>
  }
}
 80032a8:	bf00      	nop
 80032aa:	bf00      	nop
 80032ac:	372c      	adds	r7, #44	; 0x2c
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr
 80032b4:	40010400 	.word	0x40010400

080032b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	460b      	mov	r3, r1
 80032c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	887b      	ldrh	r3, [r7, #2]
 80032ca:	4013      	ands	r3, r2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d002      	beq.n	80032d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80032d0:	2301      	movs	r3, #1
 80032d2:	73fb      	strb	r3, [r7, #15]
 80032d4:	e001      	b.n	80032da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032d6:	2300      	movs	r3, #0
 80032d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80032da:	7bfb      	ldrb	r3, [r7, #15]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr

080032e6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
 80032ee:	460b      	mov	r3, r1
 80032f0:	807b      	strh	r3, [r7, #2]
 80032f2:	4613      	mov	r3, r2
 80032f4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032f6:	787b      	ldrb	r3, [r7, #1]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d003      	beq.n	8003304 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032fc:	887a      	ldrh	r2, [r7, #2]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003302:	e003      	b.n	800330c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003304:	887b      	ldrh	r3, [r7, #2]
 8003306:	041a      	lsls	r2, r3, #16
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	611a      	str	r2, [r3, #16]
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	bc80      	pop	{r7}
 8003314:	4770      	bx	lr

08003316 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003316:	b480      	push	{r7}
 8003318:	b085      	sub	sp, #20
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
 800331e:	460b      	mov	r3, r1
 8003320:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003328:	887a      	ldrh	r2, [r7, #2]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4013      	ands	r3, r2
 800332e:	041a      	lsls	r2, r3, #16
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	43d9      	mvns	r1, r3
 8003334:	887b      	ldrh	r3, [r7, #2]
 8003336:	400b      	ands	r3, r1
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	611a      	str	r2, [r3, #16]
}
 800333e:	bf00      	nop
 8003340:	3714      	adds	r7, #20
 8003342:	46bd      	mov	sp, r7
 8003344:	bc80      	pop	{r7}
 8003346:	4770      	bx	lr

08003348 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e034      	b.n	80033c4 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8003362:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f245 5255 	movw	r2, #21845	; 0x5555
 800336c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	6852      	ldr	r2, [r2, #4]
 8003376:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	6892      	ldr	r2, [r2, #8]
 8003380:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003382:	f7ff fb03 	bl	800298c <HAL_GetTick>
 8003386:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003388:	e00f      	b.n	80033aa <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800338a:	f7ff faff 	bl	800298c <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b27      	cmp	r3, #39	; 0x27
 8003396:	d908      	bls.n	80033aa <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	f003 0303 	and.w	r3, r3, #3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e00c      	b.n	80033c4 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	f003 0303 	and.w	r3, r3, #3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1e8      	bne.n	800338a <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80033c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3710      	adds	r7, #16
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e272      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 8087 	beq.w	80034fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033ec:	4b92      	ldr	r3, [pc, #584]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 030c 	and.w	r3, r3, #12
 80033f4:	2b04      	cmp	r3, #4
 80033f6:	d00c      	beq.n	8003412 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033f8:	4b8f      	ldr	r3, [pc, #572]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f003 030c 	and.w	r3, r3, #12
 8003400:	2b08      	cmp	r3, #8
 8003402:	d112      	bne.n	800342a <HAL_RCC_OscConfig+0x5e>
 8003404:	4b8c      	ldr	r3, [pc, #560]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800340c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003410:	d10b      	bne.n	800342a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003412:	4b89      	ldr	r3, [pc, #548]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d06c      	beq.n	80034f8 <HAL_RCC_OscConfig+0x12c>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d168      	bne.n	80034f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e24c      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003432:	d106      	bne.n	8003442 <HAL_RCC_OscConfig+0x76>
 8003434:	4b80      	ldr	r3, [pc, #512]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a7f      	ldr	r2, [pc, #508]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800343a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800343e:	6013      	str	r3, [r2, #0]
 8003440:	e02e      	b.n	80034a0 <HAL_RCC_OscConfig+0xd4>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10c      	bne.n	8003464 <HAL_RCC_OscConfig+0x98>
 800344a:	4b7b      	ldr	r3, [pc, #492]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a7a      	ldr	r2, [pc, #488]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003450:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003454:	6013      	str	r3, [r2, #0]
 8003456:	4b78      	ldr	r3, [pc, #480]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a77      	ldr	r2, [pc, #476]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800345c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003460:	6013      	str	r3, [r2, #0]
 8003462:	e01d      	b.n	80034a0 <HAL_RCC_OscConfig+0xd4>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800346c:	d10c      	bne.n	8003488 <HAL_RCC_OscConfig+0xbc>
 800346e:	4b72      	ldr	r3, [pc, #456]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a71      	ldr	r2, [pc, #452]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003474:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003478:	6013      	str	r3, [r2, #0]
 800347a:	4b6f      	ldr	r3, [pc, #444]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a6e      	ldr	r2, [pc, #440]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003484:	6013      	str	r3, [r2, #0]
 8003486:	e00b      	b.n	80034a0 <HAL_RCC_OscConfig+0xd4>
 8003488:	4b6b      	ldr	r3, [pc, #428]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a6a      	ldr	r2, [pc, #424]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800348e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	4b68      	ldr	r3, [pc, #416]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a67      	ldr	r2, [pc, #412]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800349a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800349e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d013      	beq.n	80034d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a8:	f7ff fa70 	bl	800298c <HAL_GetTick>
 80034ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ae:	e008      	b.n	80034c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034b0:	f7ff fa6c 	bl	800298c <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	2b64      	cmp	r3, #100	; 0x64
 80034bc:	d901      	bls.n	80034c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e200      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034c2:	4b5d      	ldr	r3, [pc, #372]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d0f0      	beq.n	80034b0 <HAL_RCC_OscConfig+0xe4>
 80034ce:	e014      	b.n	80034fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d0:	f7ff fa5c 	bl	800298c <HAL_GetTick>
 80034d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034d6:	e008      	b.n	80034ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034d8:	f7ff fa58 	bl	800298c <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	2b64      	cmp	r3, #100	; 0x64
 80034e4:	d901      	bls.n	80034ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e1ec      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ea:	4b53      	ldr	r3, [pc, #332]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1f0      	bne.n	80034d8 <HAL_RCC_OscConfig+0x10c>
 80034f6:	e000      	b.n	80034fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d063      	beq.n	80035ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003506:	4b4c      	ldr	r3, [pc, #304]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f003 030c 	and.w	r3, r3, #12
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00b      	beq.n	800352a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003512:	4b49      	ldr	r3, [pc, #292]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f003 030c 	and.w	r3, r3, #12
 800351a:	2b08      	cmp	r3, #8
 800351c:	d11c      	bne.n	8003558 <HAL_RCC_OscConfig+0x18c>
 800351e:	4b46      	ldr	r3, [pc, #280]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d116      	bne.n	8003558 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800352a:	4b43      	ldr	r3, [pc, #268]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d005      	beq.n	8003542 <HAL_RCC_OscConfig+0x176>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d001      	beq.n	8003542 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e1c0      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003542:	4b3d      	ldr	r3, [pc, #244]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	4939      	ldr	r1, [pc, #228]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003552:	4313      	orrs	r3, r2
 8003554:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003556:	e03a      	b.n	80035ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d020      	beq.n	80035a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003560:	4b36      	ldr	r3, [pc, #216]	; (800363c <HAL_RCC_OscConfig+0x270>)
 8003562:	2201      	movs	r2, #1
 8003564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003566:	f7ff fa11 	bl	800298c <HAL_GetTick>
 800356a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800356c:	e008      	b.n	8003580 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800356e:	f7ff fa0d 	bl	800298c <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	2b02      	cmp	r3, #2
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e1a1      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003580:	4b2d      	ldr	r3, [pc, #180]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d0f0      	beq.n	800356e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800358c:	4b2a      	ldr	r3, [pc, #168]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	4927      	ldr	r1, [pc, #156]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800359c:	4313      	orrs	r3, r2
 800359e:	600b      	str	r3, [r1, #0]
 80035a0:	e015      	b.n	80035ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035a2:	4b26      	ldr	r3, [pc, #152]	; (800363c <HAL_RCC_OscConfig+0x270>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a8:	f7ff f9f0 	bl	800298c <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035b0:	f7ff f9ec 	bl	800298c <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e180      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035c2:	4b1d      	ldr	r3, [pc, #116]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1f0      	bne.n	80035b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0308 	and.w	r3, r3, #8
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d03a      	beq.n	8003650 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d019      	beq.n	8003616 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035e2:	4b17      	ldr	r3, [pc, #92]	; (8003640 <HAL_RCC_OscConfig+0x274>)
 80035e4:	2201      	movs	r2, #1
 80035e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e8:	f7ff f9d0 	bl	800298c <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ee:	e008      	b.n	8003602 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035f0:	f7ff f9cc 	bl	800298c <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d901      	bls.n	8003602 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e160      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003602:	4b0d      	ldr	r3, [pc, #52]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0f0      	beq.n	80035f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800360e:	2001      	movs	r0, #1
 8003610:	f000 fa9c 	bl	8003b4c <RCC_Delay>
 8003614:	e01c      	b.n	8003650 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003616:	4b0a      	ldr	r3, [pc, #40]	; (8003640 <HAL_RCC_OscConfig+0x274>)
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800361c:	f7ff f9b6 	bl	800298c <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003622:	e00f      	b.n	8003644 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003624:	f7ff f9b2 	bl	800298c <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d908      	bls.n	8003644 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e146      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
 8003636:	bf00      	nop
 8003638:	40021000 	.word	0x40021000
 800363c:	42420000 	.word	0x42420000
 8003640:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003644:	4b92      	ldr	r3, [pc, #584]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1e9      	bne.n	8003624 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 80a6 	beq.w	80037aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800365e:	2300      	movs	r3, #0
 8003660:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003662:	4b8b      	ldr	r3, [pc, #556]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10d      	bne.n	800368a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800366e:	4b88      	ldr	r3, [pc, #544]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	4a87      	ldr	r2, [pc, #540]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003678:	61d3      	str	r3, [r2, #28]
 800367a:	4b85      	ldr	r3, [pc, #532]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800367c:	69db      	ldr	r3, [r3, #28]
 800367e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003682:	60bb      	str	r3, [r7, #8]
 8003684:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003686:	2301      	movs	r3, #1
 8003688:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800368a:	4b82      	ldr	r3, [pc, #520]	; (8003894 <HAL_RCC_OscConfig+0x4c8>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003692:	2b00      	cmp	r3, #0
 8003694:	d118      	bne.n	80036c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003696:	4b7f      	ldr	r3, [pc, #508]	; (8003894 <HAL_RCC_OscConfig+0x4c8>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a7e      	ldr	r2, [pc, #504]	; (8003894 <HAL_RCC_OscConfig+0x4c8>)
 800369c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036a2:	f7ff f973 	bl	800298c <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a8:	e008      	b.n	80036bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036aa:	f7ff f96f 	bl	800298c <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b64      	cmp	r3, #100	; 0x64
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e103      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036bc:	4b75      	ldr	r3, [pc, #468]	; (8003894 <HAL_RCC_OscConfig+0x4c8>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d0f0      	beq.n	80036aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d106      	bne.n	80036de <HAL_RCC_OscConfig+0x312>
 80036d0:	4b6f      	ldr	r3, [pc, #444]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	4a6e      	ldr	r2, [pc, #440]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036d6:	f043 0301 	orr.w	r3, r3, #1
 80036da:	6213      	str	r3, [r2, #32]
 80036dc:	e02d      	b.n	800373a <HAL_RCC_OscConfig+0x36e>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10c      	bne.n	8003700 <HAL_RCC_OscConfig+0x334>
 80036e6:	4b6a      	ldr	r3, [pc, #424]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	4a69      	ldr	r2, [pc, #420]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036ec:	f023 0301 	bic.w	r3, r3, #1
 80036f0:	6213      	str	r3, [r2, #32]
 80036f2:	4b67      	ldr	r3, [pc, #412]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	4a66      	ldr	r2, [pc, #408]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036f8:	f023 0304 	bic.w	r3, r3, #4
 80036fc:	6213      	str	r3, [r2, #32]
 80036fe:	e01c      	b.n	800373a <HAL_RCC_OscConfig+0x36e>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	2b05      	cmp	r3, #5
 8003706:	d10c      	bne.n	8003722 <HAL_RCC_OscConfig+0x356>
 8003708:	4b61      	ldr	r3, [pc, #388]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800370a:	6a1b      	ldr	r3, [r3, #32]
 800370c:	4a60      	ldr	r2, [pc, #384]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800370e:	f043 0304 	orr.w	r3, r3, #4
 8003712:	6213      	str	r3, [r2, #32]
 8003714:	4b5e      	ldr	r3, [pc, #376]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	4a5d      	ldr	r2, [pc, #372]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800371a:	f043 0301 	orr.w	r3, r3, #1
 800371e:	6213      	str	r3, [r2, #32]
 8003720:	e00b      	b.n	800373a <HAL_RCC_OscConfig+0x36e>
 8003722:	4b5b      	ldr	r3, [pc, #364]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	4a5a      	ldr	r2, [pc, #360]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003728:	f023 0301 	bic.w	r3, r3, #1
 800372c:	6213      	str	r3, [r2, #32]
 800372e:	4b58      	ldr	r3, [pc, #352]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	4a57      	ldr	r2, [pc, #348]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003734:	f023 0304 	bic.w	r3, r3, #4
 8003738:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d015      	beq.n	800376e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003742:	f7ff f923 	bl	800298c <HAL_GetTick>
 8003746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003748:	e00a      	b.n	8003760 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800374a:	f7ff f91f 	bl	800298c <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	f241 3288 	movw	r2, #5000	; 0x1388
 8003758:	4293      	cmp	r3, r2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e0b1      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003760:	4b4b      	ldr	r3, [pc, #300]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d0ee      	beq.n	800374a <HAL_RCC_OscConfig+0x37e>
 800376c:	e014      	b.n	8003798 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800376e:	f7ff f90d 	bl	800298c <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003774:	e00a      	b.n	800378c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003776:	f7ff f909 	bl	800298c <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	f241 3288 	movw	r2, #5000	; 0x1388
 8003784:	4293      	cmp	r3, r2
 8003786:	d901      	bls.n	800378c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e09b      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800378c:	4b40      	ldr	r3, [pc, #256]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	2b00      	cmp	r3, #0
 8003796:	d1ee      	bne.n	8003776 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003798:	7dfb      	ldrb	r3, [r7, #23]
 800379a:	2b01      	cmp	r3, #1
 800379c:	d105      	bne.n	80037aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800379e:	4b3c      	ldr	r3, [pc, #240]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80037a0:	69db      	ldr	r3, [r3, #28]
 80037a2:	4a3b      	ldr	r2, [pc, #236]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80037a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 8087 	beq.w	80038c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037b4:	4b36      	ldr	r3, [pc, #216]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f003 030c 	and.w	r3, r3, #12
 80037bc:	2b08      	cmp	r3, #8
 80037be:	d061      	beq.n	8003884 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	69db      	ldr	r3, [r3, #28]
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d146      	bne.n	8003856 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037c8:	4b33      	ldr	r3, [pc, #204]	; (8003898 <HAL_RCC_OscConfig+0x4cc>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ce:	f7ff f8dd 	bl	800298c <HAL_GetTick>
 80037d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037d4:	e008      	b.n	80037e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d6:	f7ff f8d9 	bl	800298c <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d901      	bls.n	80037e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e06d      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037e8:	4b29      	ldr	r3, [pc, #164]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d1f0      	bne.n	80037d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037fc:	d108      	bne.n	8003810 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037fe:	4b24      	ldr	r3, [pc, #144]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	4921      	ldr	r1, [pc, #132]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800380c:	4313      	orrs	r3, r2
 800380e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003810:	4b1f      	ldr	r3, [pc, #124]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a19      	ldr	r1, [r3, #32]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003820:	430b      	orrs	r3, r1
 8003822:	491b      	ldr	r1, [pc, #108]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003824:	4313      	orrs	r3, r2
 8003826:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003828:	4b1b      	ldr	r3, [pc, #108]	; (8003898 <HAL_RCC_OscConfig+0x4cc>)
 800382a:	2201      	movs	r2, #1
 800382c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800382e:	f7ff f8ad 	bl	800298c <HAL_GetTick>
 8003832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003834:	e008      	b.n	8003848 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003836:	f7ff f8a9 	bl	800298c <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d901      	bls.n	8003848 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e03d      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003848:	4b11      	ldr	r3, [pc, #68]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d0f0      	beq.n	8003836 <HAL_RCC_OscConfig+0x46a>
 8003854:	e035      	b.n	80038c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003856:	4b10      	ldr	r3, [pc, #64]	; (8003898 <HAL_RCC_OscConfig+0x4cc>)
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385c:	f7ff f896 	bl	800298c <HAL_GetTick>
 8003860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003862:	e008      	b.n	8003876 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003864:	f7ff f892 	bl	800298c <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e026      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003876:	4b06      	ldr	r3, [pc, #24]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1f0      	bne.n	8003864 <HAL_RCC_OscConfig+0x498>
 8003882:	e01e      	b.n	80038c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	69db      	ldr	r3, [r3, #28]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d107      	bne.n	800389c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e019      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
 8003890:	40021000 	.word	0x40021000
 8003894:	40007000 	.word	0x40007000
 8003898:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800389c:	4b0b      	ldr	r3, [pc, #44]	; (80038cc <HAL_RCC_OscConfig+0x500>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a1b      	ldr	r3, [r3, #32]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d106      	bne.n	80038be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d001      	beq.n	80038c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e000      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40021000 	.word	0x40021000

080038d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d101      	bne.n	80038e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e0d0      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038e4:	4b6a      	ldr	r3, [pc, #424]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	683a      	ldr	r2, [r7, #0]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d910      	bls.n	8003914 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038f2:	4b67      	ldr	r3, [pc, #412]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f023 0207 	bic.w	r2, r3, #7
 80038fa:	4965      	ldr	r1, [pc, #404]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	4313      	orrs	r3, r2
 8003900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003902:	4b63      	ldr	r3, [pc, #396]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0307 	and.w	r3, r3, #7
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	429a      	cmp	r2, r3
 800390e:	d001      	beq.n	8003914 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e0b8      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d020      	beq.n	8003962 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0304 	and.w	r3, r3, #4
 8003928:	2b00      	cmp	r3, #0
 800392a:	d005      	beq.n	8003938 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800392c:	4b59      	ldr	r3, [pc, #356]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	4a58      	ldr	r2, [pc, #352]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003932:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003936:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0308 	and.w	r3, r3, #8
 8003940:	2b00      	cmp	r3, #0
 8003942:	d005      	beq.n	8003950 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003944:	4b53      	ldr	r3, [pc, #332]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	4a52      	ldr	r2, [pc, #328]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 800394a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800394e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003950:	4b50      	ldr	r3, [pc, #320]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	494d      	ldr	r1, [pc, #308]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 800395e:	4313      	orrs	r3, r2
 8003960:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d040      	beq.n	80039f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d107      	bne.n	8003986 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003976:	4b47      	ldr	r3, [pc, #284]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d115      	bne.n	80039ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e07f      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	2b02      	cmp	r3, #2
 800398c:	d107      	bne.n	800399e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800398e:	4b41      	ldr	r3, [pc, #260]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d109      	bne.n	80039ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e073      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800399e:	4b3d      	ldr	r3, [pc, #244]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e06b      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039ae:	4b39      	ldr	r3, [pc, #228]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f023 0203 	bic.w	r2, r3, #3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	4936      	ldr	r1, [pc, #216]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039c0:	f7fe ffe4 	bl	800298c <HAL_GetTick>
 80039c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c6:	e00a      	b.n	80039de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039c8:	f7fe ffe0 	bl	800298c <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e053      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039de:	4b2d      	ldr	r3, [pc, #180]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f003 020c 	and.w	r2, r3, #12
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d1eb      	bne.n	80039c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039f0:	4b27      	ldr	r3, [pc, #156]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d210      	bcs.n	8003a20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039fe:	4b24      	ldr	r3, [pc, #144]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f023 0207 	bic.w	r2, r3, #7
 8003a06:	4922      	ldr	r1, [pc, #136]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a0e:	4b20      	ldr	r3, [pc, #128]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0307 	and.w	r3, r3, #7
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d001      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e032      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0304 	and.w	r3, r3, #4
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d008      	beq.n	8003a3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a2c:	4b19      	ldr	r3, [pc, #100]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	4916      	ldr	r1, [pc, #88]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d009      	beq.n	8003a5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a4a:	4b12      	ldr	r3, [pc, #72]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	490e      	ldr	r1, [pc, #56]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a5e:	f000 f821 	bl	8003aa4 <HAL_RCC_GetSysClockFreq>
 8003a62:	4602      	mov	r2, r0
 8003a64:	4b0b      	ldr	r3, [pc, #44]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	091b      	lsrs	r3, r3, #4
 8003a6a:	f003 030f 	and.w	r3, r3, #15
 8003a6e:	490a      	ldr	r1, [pc, #40]	; (8003a98 <HAL_RCC_ClockConfig+0x1c8>)
 8003a70:	5ccb      	ldrb	r3, [r1, r3]
 8003a72:	fa22 f303 	lsr.w	r3, r2, r3
 8003a76:	4a09      	ldr	r2, [pc, #36]	; (8003a9c <HAL_RCC_ClockConfig+0x1cc>)
 8003a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a7a:	4b09      	ldr	r3, [pc, #36]	; (8003aa0 <HAL_RCC_ClockConfig+0x1d0>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fe ff42 	bl	8002908 <HAL_InitTick>

  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	40022000 	.word	0x40022000
 8003a94:	40021000 	.word	0x40021000
 8003a98:	08004594 	.word	0x08004594
 8003a9c:	20000040 	.word	0x20000040
 8003aa0:	20000044 	.word	0x20000044

08003aa4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b087      	sub	sp, #28
 8003aa8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	2300      	movs	r3, #0
 8003ab0:	60bb      	str	r3, [r7, #8]
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	617b      	str	r3, [r7, #20]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003aba:	2300      	movs	r3, #0
 8003abc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003abe:	4b1e      	ldr	r3, [pc, #120]	; (8003b38 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	d002      	beq.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x30>
 8003ace:	2b08      	cmp	r3, #8
 8003ad0:	d003      	beq.n	8003ada <HAL_RCC_GetSysClockFreq+0x36>
 8003ad2:	e027      	b.n	8003b24 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ad4:	4b19      	ldr	r3, [pc, #100]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8003ad6:	613b      	str	r3, [r7, #16]
      break;
 8003ad8:	e027      	b.n	8003b2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	0c9b      	lsrs	r3, r3, #18
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	4a17      	ldr	r2, [pc, #92]	; (8003b40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ae4:	5cd3      	ldrb	r3, [r2, r3]
 8003ae6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d010      	beq.n	8003b14 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003af2:	4b11      	ldr	r3, [pc, #68]	; (8003b38 <HAL_RCC_GetSysClockFreq+0x94>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	0c5b      	lsrs	r3, r3, #17
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	4a11      	ldr	r2, [pc, #68]	; (8003b44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003afe:	5cd3      	ldrb	r3, [r2, r3]
 8003b00:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a0d      	ldr	r2, [pc, #52]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b06:	fb03 f202 	mul.w	r2, r3, r2
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b10:	617b      	str	r3, [r7, #20]
 8003b12:	e004      	b.n	8003b1e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a0c      	ldr	r2, [pc, #48]	; (8003b48 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b18:	fb02 f303 	mul.w	r3, r2, r3
 8003b1c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	613b      	str	r3, [r7, #16]
      break;
 8003b22:	e002      	b.n	8003b2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b24:	4b05      	ldr	r3, [pc, #20]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b26:	613b      	str	r3, [r7, #16]
      break;
 8003b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b2a:	693b      	ldr	r3, [r7, #16]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	371c      	adds	r7, #28
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bc80      	pop	{r7}
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	40021000 	.word	0x40021000
 8003b3c:	007a1200 	.word	0x007a1200
 8003b40:	080045a4 	.word	0x080045a4
 8003b44:	080045b4 	.word	0x080045b4
 8003b48:	003d0900 	.word	0x003d0900

08003b4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b54:	4b0a      	ldr	r3, [pc, #40]	; (8003b80 <RCC_Delay+0x34>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a0a      	ldr	r2, [pc, #40]	; (8003b84 <RCC_Delay+0x38>)
 8003b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5e:	0a5b      	lsrs	r3, r3, #9
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	fb02 f303 	mul.w	r3, r2, r3
 8003b66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b68:	bf00      	nop
  }
  while (Delay --);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	1e5a      	subs	r2, r3, #1
 8003b6e:	60fa      	str	r2, [r7, #12]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1f9      	bne.n	8003b68 <RCC_Delay+0x1c>
}
 8003b74:	bf00      	nop
 8003b76:	bf00      	nop
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr
 8003b80:	20000040 	.word	0x20000040
 8003b84:	10624dd3 	.word	0x10624dd3

08003b88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e076      	b.n	8003c88 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d108      	bne.n	8003bb4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003baa:	d009      	beq.n	8003bc0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	61da      	str	r2, [r3, #28]
 8003bb2:	e005      	b.n	8003bc0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d106      	bne.n	8003be0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f7fe fdc2 	bl	8002764 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2202      	movs	r2, #2
 8003be4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bf6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c12:	431a      	orrs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	431a      	orrs	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c30:	431a      	orrs	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a1b      	ldr	r3, [r3, #32]
 8003c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c44:	ea42 0103 	orr.w	r1, r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	0c1a      	lsrs	r2, r3, #16
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f002 0204 	and.w	r2, r2, #4
 8003c66:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	69da      	ldr	r2, [r3, #28]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c76:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3708      	adds	r7, #8
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b088      	sub	sp, #32
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	603b      	str	r3, [r7, #0]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d101      	bne.n	8003cb2 <HAL_SPI_Transmit+0x22>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e12d      	b.n	8003f0e <HAL_SPI_Transmit+0x27e>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cba:	f7fe fe67 	bl	800298c <HAL_GetTick>
 8003cbe:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003cc0:	88fb      	ldrh	r3, [r7, #6]
 8003cc2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d002      	beq.n	8003cd6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003cd0:	2302      	movs	r3, #2
 8003cd2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003cd4:	e116      	b.n	8003f04 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d002      	beq.n	8003ce2 <HAL_SPI_Transmit+0x52>
 8003cdc:	88fb      	ldrh	r3, [r7, #6]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d102      	bne.n	8003ce8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ce6:	e10d      	b.n	8003f04 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2203      	movs	r2, #3
 8003cec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	88fa      	ldrh	r2, [r7, #6]
 8003d00:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	88fa      	ldrh	r2, [r7, #6]
 8003d06:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d2e:	d10f      	bne.n	8003d50 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d3e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d4e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d5a:	2b40      	cmp	r3, #64	; 0x40
 8003d5c:	d007      	beq.n	8003d6e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d6c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d76:	d14f      	bne.n	8003e18 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d002      	beq.n	8003d86 <HAL_SPI_Transmit+0xf6>
 8003d80:	8afb      	ldrh	r3, [r7, #22]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d142      	bne.n	8003e0c <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8a:	881a      	ldrh	r2, [r3, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d96:	1c9a      	adds	r2, r3, #2
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	3b01      	subs	r3, #1
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003daa:	e02f      	b.n	8003e0c <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f003 0302 	and.w	r3, r3, #2
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d112      	bne.n	8003de0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dbe:	881a      	ldrh	r2, [r3, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dca:	1c9a      	adds	r2, r3, #2
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	86da      	strh	r2, [r3, #54]	; 0x36
 8003dde:	e015      	b.n	8003e0c <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003de0:	f7fe fdd4 	bl	800298c <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d803      	bhi.n	8003df8 <HAL_SPI_Transmit+0x168>
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df6:	d102      	bne.n	8003dfe <HAL_SPI_Transmit+0x16e>
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d106      	bne.n	8003e0c <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003e0a:	e07b      	b.n	8003f04 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1ca      	bne.n	8003dac <HAL_SPI_Transmit+0x11c>
 8003e16:	e050      	b.n	8003eba <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d002      	beq.n	8003e26 <HAL_SPI_Transmit+0x196>
 8003e20:	8afb      	ldrh	r3, [r7, #22]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d144      	bne.n	8003eb0 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	330c      	adds	r3, #12
 8003e30:	7812      	ldrb	r2, [r2, #0]
 8003e32:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e38:	1c5a      	adds	r2, r3, #1
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003e4c:	e030      	b.n	8003eb0 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d113      	bne.n	8003e84 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	330c      	adds	r3, #12
 8003e66:	7812      	ldrb	r2, [r2, #0]
 8003e68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6e:	1c5a      	adds	r2, r3, #1
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	86da      	strh	r2, [r3, #54]	; 0x36
 8003e82:	e015      	b.n	8003eb0 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e84:	f7fe fd82 	bl	800298c <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d803      	bhi.n	8003e9c <HAL_SPI_Transmit+0x20c>
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9a:	d102      	bne.n	8003ea2 <HAL_SPI_Transmit+0x212>
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d106      	bne.n	8003eb0 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003eae:	e029      	b.n	8003f04 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1c9      	bne.n	8003e4e <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	6839      	ldr	r1, [r7, #0]
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f000 fa6e 	bl	80043a0 <SPI_EndRxTxTransaction>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d002      	beq.n	8003ed0 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d10a      	bne.n	8003eee <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ed8:	2300      	movs	r3, #0
 8003eda:	613b      	str	r3, [r7, #16]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	613b      	str	r3, [r7, #16]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	613b      	str	r3, [r7, #16]
 8003eec:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d002      	beq.n	8003efc <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	77fb      	strb	r3, [r7, #31]
 8003efa:	e003      	b.n	8003f04 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003f0c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3720      	adds	r7, #32
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b08c      	sub	sp, #48	; 0x30
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	60f8      	str	r0, [r7, #12]
 8003f1e:	60b9      	str	r1, [r7, #8]
 8003f20:	607a      	str	r2, [r7, #4]
 8003f22:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f24:	2301      	movs	r3, #1
 8003f26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d101      	bne.n	8003f3c <HAL_SPI_TransmitReceive+0x26>
 8003f38:	2302      	movs	r3, #2
 8003f3a:	e198      	b.n	800426e <HAL_SPI_TransmitReceive+0x358>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f44:	f7fe fd22 	bl	800298c <HAL_GetTick>
 8003f48:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003f5a:	887b      	ldrh	r3, [r7, #2]
 8003f5c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f5e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d00f      	beq.n	8003f86 <HAL_SPI_TransmitReceive+0x70>
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f6c:	d107      	bne.n	8003f7e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d103      	bne.n	8003f7e <HAL_SPI_TransmitReceive+0x68>
 8003f76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d003      	beq.n	8003f86 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003f7e:	2302      	movs	r3, #2
 8003f80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003f84:	e16d      	b.n	8004262 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d005      	beq.n	8003f98 <HAL_SPI_TransmitReceive+0x82>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d002      	beq.n	8003f98 <HAL_SPI_TransmitReceive+0x82>
 8003f92:	887b      	ldrh	r3, [r7, #2]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d103      	bne.n	8003fa0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003f9e:	e160      	b.n	8004262 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	2b04      	cmp	r3, #4
 8003faa:	d003      	beq.n	8003fb4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2205      	movs	r2, #5
 8003fb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	887a      	ldrh	r2, [r7, #2]
 8003fc4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	887a      	ldrh	r2, [r7, #2]
 8003fca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	887a      	ldrh	r2, [r7, #2]
 8003fd6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	887a      	ldrh	r2, [r7, #2]
 8003fdc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ff4:	2b40      	cmp	r3, #64	; 0x40
 8003ff6:	d007      	beq.n	8004008 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004006:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004010:	d17c      	bne.n	800410c <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d002      	beq.n	8004020 <HAL_SPI_TransmitReceive+0x10a>
 800401a:	8b7b      	ldrh	r3, [r7, #26]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d16a      	bne.n	80040f6 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004024:	881a      	ldrh	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004030:	1c9a      	adds	r2, r3, #2
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800403a:	b29b      	uxth	r3, r3
 800403c:	3b01      	subs	r3, #1
 800403e:	b29a      	uxth	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004044:	e057      	b.n	80040f6 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b02      	cmp	r3, #2
 8004052:	d11b      	bne.n	800408c <HAL_SPI_TransmitReceive+0x176>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004058:	b29b      	uxth	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d016      	beq.n	800408c <HAL_SPI_TransmitReceive+0x176>
 800405e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004060:	2b01      	cmp	r3, #1
 8004062:	d113      	bne.n	800408c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004068:	881a      	ldrh	r2, [r3, #0]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004074:	1c9a      	adds	r2, r3, #2
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800407e:	b29b      	uxth	r3, r3
 8004080:	3b01      	subs	r3, #1
 8004082:	b29a      	uxth	r2, r3
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004088:	2300      	movs	r3, #0
 800408a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b01      	cmp	r3, #1
 8004098:	d119      	bne.n	80040ce <HAL_SPI_TransmitReceive+0x1b8>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800409e:	b29b      	uxth	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d014      	beq.n	80040ce <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68da      	ldr	r2, [r3, #12]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ae:	b292      	uxth	r2, r2
 80040b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b6:	1c9a      	adds	r2, r3, #2
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	3b01      	subs	r3, #1
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80040ca:	2301      	movs	r3, #1
 80040cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80040ce:	f7fe fc5d 	bl	800298c <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040da:	429a      	cmp	r2, r3
 80040dc:	d80b      	bhi.n	80040f6 <HAL_SPI_TransmitReceive+0x1e0>
 80040de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040e4:	d007      	beq.n	80040f6 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80040f4:	e0b5      	b.n	8004262 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1a2      	bne.n	8004046 <HAL_SPI_TransmitReceive+0x130>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004104:	b29b      	uxth	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d19d      	bne.n	8004046 <HAL_SPI_TransmitReceive+0x130>
 800410a:	e080      	b.n	800420e <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d002      	beq.n	800411a <HAL_SPI_TransmitReceive+0x204>
 8004114:	8b7b      	ldrh	r3, [r7, #26]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d16f      	bne.n	80041fa <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	330c      	adds	r3, #12
 8004124:	7812      	ldrb	r2, [r2, #0]
 8004126:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800412c:	1c5a      	adds	r2, r3, #1
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004136:	b29b      	uxth	r3, r3
 8004138:	3b01      	subs	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004140:	e05b      	b.n	80041fa <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b02      	cmp	r3, #2
 800414e:	d11c      	bne.n	800418a <HAL_SPI_TransmitReceive+0x274>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004154:	b29b      	uxth	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d017      	beq.n	800418a <HAL_SPI_TransmitReceive+0x274>
 800415a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800415c:	2b01      	cmp	r3, #1
 800415e:	d114      	bne.n	800418a <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	330c      	adds	r3, #12
 800416a:	7812      	ldrb	r2, [r2, #0]
 800416c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004172:	1c5a      	adds	r2, r3, #1
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800417c:	b29b      	uxth	r3, r3
 800417e:	3b01      	subs	r3, #1
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004186:	2300      	movs	r3, #0
 8004188:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b01      	cmp	r3, #1
 8004196:	d119      	bne.n	80041cc <HAL_SPI_TransmitReceive+0x2b6>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800419c:	b29b      	uxth	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d014      	beq.n	80041cc <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	68da      	ldr	r2, [r3, #12]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ac:	b2d2      	uxtb	r2, r2
 80041ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b4:	1c5a      	adds	r2, r3, #1
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041be:	b29b      	uxth	r3, r3
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041c8:	2301      	movs	r3, #1
 80041ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80041cc:	f7fe fbde 	bl	800298c <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80041d8:	429a      	cmp	r2, r3
 80041da:	d803      	bhi.n	80041e4 <HAL_SPI_TransmitReceive+0x2ce>
 80041dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e2:	d102      	bne.n	80041ea <HAL_SPI_TransmitReceive+0x2d4>
 80041e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d107      	bne.n	80041fa <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80041f8:	e033      	b.n	8004262 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041fe:	b29b      	uxth	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	d19e      	bne.n	8004142 <HAL_SPI_TransmitReceive+0x22c>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004208:	b29b      	uxth	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d199      	bne.n	8004142 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800420e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004210:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 f8c4 	bl	80043a0 <SPI_EndRxTxTransaction>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d006      	beq.n	800422c <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2220      	movs	r2, #32
 8004228:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800422a:	e01a      	b.n	8004262 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d10a      	bne.n	800424a <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004234:	2300      	movs	r3, #0
 8004236:	617b      	str	r3, [r7, #20]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	617b      	str	r3, [r7, #20]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	617b      	str	r3, [r7, #20]
 8004248:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800424e:	2b00      	cmp	r3, #0
 8004250:	d003      	beq.n	800425a <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004258:	e003      	b.n	8004262 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800426a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800426e:	4618      	mov	r0, r3
 8004270:	3730      	adds	r7, #48	; 0x30
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004276:	b480      	push	{r7}
 8004278:	b083      	sub	sp, #12
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004284:	b2db      	uxtb	r3, r3
}
 8004286:	4618      	mov	r0, r3
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	bc80      	pop	{r7}
 800428e:	4770      	bx	lr

08004290 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b088      	sub	sp, #32
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	4613      	mov	r3, r2
 800429e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80042a0:	f7fe fb74 	bl	800298c <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a8:	1a9b      	subs	r3, r3, r2
 80042aa:	683a      	ldr	r2, [r7, #0]
 80042ac:	4413      	add	r3, r2
 80042ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042b0:	f7fe fb6c 	bl	800298c <HAL_GetTick>
 80042b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80042b6:	4b39      	ldr	r3, [pc, #228]	; (800439c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	015b      	lsls	r3, r3, #5
 80042bc:	0d1b      	lsrs	r3, r3, #20
 80042be:	69fa      	ldr	r2, [r7, #28]
 80042c0:	fb02 f303 	mul.w	r3, r2, r3
 80042c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042c6:	e054      	b.n	8004372 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ce:	d050      	beq.n	8004372 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042d0:	f7fe fb5c 	bl	800298c <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	69fa      	ldr	r2, [r7, #28]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d902      	bls.n	80042e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d13d      	bne.n	8004362 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80042f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042fe:	d111      	bne.n	8004324 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004308:	d004      	beq.n	8004314 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004312:	d107      	bne.n	8004324 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004322:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004328:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800432c:	d10f      	bne.n	800434e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800433c:	601a      	str	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800434c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e017      	b.n	8004392 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	3b01      	subs	r3, #1
 8004370:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	4013      	ands	r3, r2
 800437c:	68ba      	ldr	r2, [r7, #8]
 800437e:	429a      	cmp	r2, r3
 8004380:	bf0c      	ite	eq
 8004382:	2301      	moveq	r3, #1
 8004384:	2300      	movne	r3, #0
 8004386:	b2db      	uxtb	r3, r3
 8004388:	461a      	mov	r2, r3
 800438a:	79fb      	ldrb	r3, [r7, #7]
 800438c:	429a      	cmp	r2, r3
 800438e:	d19b      	bne.n	80042c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3720      	adds	r7, #32
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	20000040 	.word	0x20000040

080043a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af02      	add	r7, sp, #8
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	9300      	str	r3, [sp, #0]
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2200      	movs	r2, #0
 80043b4:	2180      	movs	r1, #128	; 0x80
 80043b6:	68f8      	ldr	r0, [r7, #12]
 80043b8:	f7ff ff6a 	bl	8004290 <SPI_WaitFlagStateUntilTimeout>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d007      	beq.n	80043d2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c6:	f043 0220 	orr.w	r2, r3, #32
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e000      	b.n	80043d4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80043d2:	2300      	movs	r3, #0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <memset>:
 80043dc:	4603      	mov	r3, r0
 80043de:	4402      	add	r2, r0
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d100      	bne.n	80043e6 <memset+0xa>
 80043e4:	4770      	bx	lr
 80043e6:	f803 1b01 	strb.w	r1, [r3], #1
 80043ea:	e7f9      	b.n	80043e0 <memset+0x4>

080043ec <__libc_init_array>:
 80043ec:	b570      	push	{r4, r5, r6, lr}
 80043ee:	2600      	movs	r6, #0
 80043f0:	4d0c      	ldr	r5, [pc, #48]	; (8004424 <__libc_init_array+0x38>)
 80043f2:	4c0d      	ldr	r4, [pc, #52]	; (8004428 <__libc_init_array+0x3c>)
 80043f4:	1b64      	subs	r4, r4, r5
 80043f6:	10a4      	asrs	r4, r4, #2
 80043f8:	42a6      	cmp	r6, r4
 80043fa:	d109      	bne.n	8004410 <__libc_init_array+0x24>
 80043fc:	f000 f828 	bl	8004450 <_init>
 8004400:	2600      	movs	r6, #0
 8004402:	4d0a      	ldr	r5, [pc, #40]	; (800442c <__libc_init_array+0x40>)
 8004404:	4c0a      	ldr	r4, [pc, #40]	; (8004430 <__libc_init_array+0x44>)
 8004406:	1b64      	subs	r4, r4, r5
 8004408:	10a4      	asrs	r4, r4, #2
 800440a:	42a6      	cmp	r6, r4
 800440c:	d105      	bne.n	800441a <__libc_init_array+0x2e>
 800440e:	bd70      	pop	{r4, r5, r6, pc}
 8004410:	f855 3b04 	ldr.w	r3, [r5], #4
 8004414:	4798      	blx	r3
 8004416:	3601      	adds	r6, #1
 8004418:	e7ee      	b.n	80043f8 <__libc_init_array+0xc>
 800441a:	f855 3b04 	ldr.w	r3, [r5], #4
 800441e:	4798      	blx	r3
 8004420:	3601      	adds	r6, #1
 8004422:	e7f2      	b.n	800440a <__libc_init_array+0x1e>
 8004424:	080045c0 	.word	0x080045c0
 8004428:	080045c0 	.word	0x080045c0
 800442c:	080045c0 	.word	0x080045c0
 8004430:	080045c4 	.word	0x080045c4

08004434 <memcpy>:
 8004434:	440a      	add	r2, r1
 8004436:	4291      	cmp	r1, r2
 8004438:	f100 33ff 	add.w	r3, r0, #4294967295
 800443c:	d100      	bne.n	8004440 <memcpy+0xc>
 800443e:	4770      	bx	lr
 8004440:	b510      	push	{r4, lr}
 8004442:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004446:	4291      	cmp	r1, r2
 8004448:	f803 4f01 	strb.w	r4, [r3, #1]!
 800444c:	d1f9      	bne.n	8004442 <memcpy+0xe>
 800444e:	bd10      	pop	{r4, pc}

08004450 <_init>:
 8004450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004452:	bf00      	nop
 8004454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004456:	bc08      	pop	{r3}
 8004458:	469e      	mov	lr, r3
 800445a:	4770      	bx	lr

0800445c <_fini>:
 800445c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800445e:	bf00      	nop
 8004460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004462:	bc08      	pop	{r3}
 8004464:	469e      	mov	lr, r3
 8004466:	4770      	bx	lr
