/*
 * Copyright (C) 2024-2024, X-Ring technologies Inc., All rights reserved.
 */
#ifndef __DDR_CLOCK_GATE_DEFINE_H__
#define __DDR_CLOCK_GATE_DEFINE_H__

enum ddr_gt_vote_feature {
	GT_VOTE_FEATURE_FLUX = 3,
};

enum clk_gt_type {
	PERF_TOP_CLK_GT = 1,
};

#endif
