Warning (10268): Verilog HDL information at seven_segment.v(30): always construct contains both blocking and non-blocking assignments File: C:/Users/SFI19/Downloads/FPGA/seven_segment/seven_segment.v Line: 30
