---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF32768,PQ16
  # nprobe: 24
  # QPS 4254.5432443931195
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 512.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 4254.5432443931195
  # Cycles per query: 32906
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 14687.04
  #         LUT: 15839.28
  #         DSP48E: 0
  #         
  # QPS: 4268.032437046521
  # Cycles per query: 32802
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 1
  #         BRAM_18K: 284.0
  #         URAM: 32
  #         FF: 51844
  #         LUT: 37396
  #         DSP48E: 216
  #         
  # QPS: 5444.928438083385
  # Cycles per query: 25712
  # PE_NUM_TABLE_CONSTRUCTION: 4
  # Stage 5:
  # 
  #         HBM_bank: 2.0
  #         BRAM_18K: 126.0
  #         URAM: 0.0
  #         FF: 35286.0
  #         LUT: 32828.0
  #         DSP48E: 180.0
  #         
  # QPS: 6424.3759177679885
  # Cycles per query: 21792
  # HBM_CHANNEL_NUM: 2
  # STAGE5_COMP_PE_NUM: 6
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 26.0
  #         URAM: 0
  #         FF: 27959.1
  #         LUT: 29417.7
  #         DSP48E: 0
  #         
  # QPS: 10008.578781812983
  # Cycles per query: 13988
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 70776
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 3.0
  #         BRAM_18K: 1564.0
  #         URAM: 544.0
  #         FF: 697412.14
  #         LUT: 510086.98
  #         DSP48E: 1360.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 3.0
  #         BRAM_18K: 480.0
  #         URAM: 544.0
  #         FF: 316634.14
  #         LUT: 260942.98
  #         DSP48E: 1344.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.6882440476190476%', 'DSP48E': '0.16276041666666669%', 'FF': '0.07693865740740741%', 'LUT': '0.12453703703703704%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.018601190476190476%', 'DSP48E': '7.552083333333333%', 'FF': '5.329832175925926%', 'LUT': '8.293402777777779%', 'URAM': '40.0%'}
  # Stage 3: {'BRAM_18K': '0.11160714285714285%', 'DSP48E': '0.0%', 'FF': '0.42497222222222225%', 'LUT': '0.916625%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '5.282738095238095%', 'DSP48E': '1.7578125%', 'FF': '1.5001157407407408%', 'LUT': '2.1641203703703704%', 'URAM': '2.5%'}
  # Stage 5: {'BRAM_18K': '2.34375%', 'DSP48E': '1.46484375%', 'FF': '1.0210069444444445%', 'LUT': '1.8997685185185187%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.4836309523809524%', 'DSP48E': '0.0%', 'FF': '0.8090017361111111%', 'LUT': '1.7024131944444445%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '7.708333333333334%', 'DSP48E': '1.488095238095238%', 'FF': '0.839770468212935%', 'LUT': '0.824701243160479%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.824701243160479%
  # Stage 2: {'BRAM_18K': '0.20833333333333334%', 'DSP48E': '69.04761904761905%', 'FF': '58.17408065977977%', 'LUT': '54.92004421808932%', 'URAM': '94.11764705882352%'}
  # LUT only:
  # Stage 2: 54.92004421808932%
  # Stage 3: {'BRAM_18K': '1.25%', 'DSP48E': '0.0%', 'FF': '4.638489077646523%', 'LUT': '6.07001575593258%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 6.07001575593258%
  # Stage 4: {'BRAM_18K': '59.166666666666664%', 'DSP48E': '16.071428571428573%', 'FF': '16.373471287713954%', 'LUT': '14.331100227337021%', 'URAM': '5.88235294117647%'}
  # LUT only:
  # Stage 4: 14.331100227337021%
  # Stage 5: {'BRAM_18K': '26.25%', 'DSP48E': '13.392857142857142%', 'FF': '11.14409204263318%', 'LUT': '12.580526213044704%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 12.580526213044704%
  # Stage 6: {'BRAM_18K': '5.416666666666667%', 'DSP48E': '0.0%', 'FF': '8.83009646401364%', 'LUT': '11.273612342435884%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 11.273612342435884%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '29.092261904761905%', 'DSP48E': '11.067708333333332%', 'FF': '20.179749421296297%', 'LUT': '29.518922453703706%', 'URAM': '42.5%'}


  # Constants
  NLIST: 32768
  NPROBE: 24
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 4

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 2 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 6

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U250 # Supported devices: U280, U250, U50
  FREQ: 140
