// Seed: 145240738
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_7 = -1;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd54,
    parameter id_1 = 32'd81
) (
    input tri _id_0,
    output supply1 _id_1
);
  logic [id_1 : ""] id_3;
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3
  );
  logic [-1 : id_0] id_5;
  ;
  id_6 :
  assert property (@(posedge id_0 or posedge id_3) id_0)
  else;
  logic id_7;
  assign id_4 = -1;
  assign id_5 = id_7;
endmodule
