The code written in Verilog HDL will be available after May 1st, including the implements of both a single cycle CPU and a pipelined CPU.