library ieee;
use ieee.std_logic_1164.all;

entity coffe_machine_s2 is
    port (X : in std_logic_vector(3 downto 0);
	  Z : out std_logic_vector (3 downto 0));
end entity;

architecture MIX of dummy_coffee_Machine is
begin
    process(X)
    begin
    
    end process;
end MIX;