# Advanced VLSI Design - Term Project Directory

<h3> Course Project - Pipelined and Parallel FIR Filters: </h3>

[./CourseProject](https://github.com/anotherAsad/AdvancedVLSIdesign/tree/main/CourseProject)

<h3> Final  Project - Ultra Low Latency BCH codec for Cacheline Granularities: </h3>

[./FinalProject](https://github.com/anotherAsad/AdvancedVLSIdesign/tree/main/FinalProject)
