

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_21_7_5_3_0_1u_config2_s'
================================================================
* Date:           Fri Jul 18 02:21:55 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.036 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln281_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_88        |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s              |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_8_1_5_3_0_ap_fixed_21_7_5_3_0_config2_mult_s_fu_116  |dense_latency_ap_ufixed_8_1_5_3_0_ap_fixed_21_7_5_3_0_config2_mult_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      513|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|      181|      587|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       83|     -|
|Register             |        -|      -|      259|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      440|     1183|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dense_latency_ap_ufixed_8_1_5_3_0_ap_fixed_21_7_5_3_0_config2_mult_s_fu_116  |dense_latency_ap_ufixed_8_1_5_3_0_ap_fixed_21_7_5_3_0_config2_mult_s  |        0|   0|   52|  469|    0|
    |call_ln281_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_88        |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s              |        0|   0|  129|  118|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                            |                                                                      |        0|   0|  181|  587|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln303_fu_210_p2                      |         +|   0|  0|  39|          32|           1|
    |add_ln307_fu_260_p2                      |         +|   0|  0|  39|          32|           1|
    |add_ln313_fu_284_p2                      |         +|   0|  0|  39|          32|           1|
    |add_ln318_fu_228_p2                      |         +|   0|  0|  39|          32|           1|
    |and_ln284_1_fu_204_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln284_fu_198_p2                      |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp6  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1         |       and|   0|  0|   2|           1|           1|
    |ap_condition_195                         |       and|   0|  0|   2|           1|           1|
    |ap_condition_268                         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_call_state2            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_call_state3            |       and|   0|  0|   2|           1|           1|
    |icmp_ln284_1_fu_160_p2                   |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln284_2_fu_176_p2                   |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln284_3_fu_192_p2                   |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln284_fu_142_p2                     |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln303_fu_216_p2                     |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln307_fu_266_p2                     |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln313_fu_278_p2                     |      icmp|   0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_subdone              |        or|   0|  0|   2|           1|           1|
    |select_ln313_fu_290_p3                   |    select|   0|  0|  32|           1|           2|
    |select_ln318_fu_234_p3                   |    select|   0|  0|  32|           1|           2|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 513|         363|          40|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge_reg_77  |   9|          2|   32|         64|
    |layer2_out_blk_n                        |   9|          2|    1|          2|
    |pX_2                                    |   9|          2|   32|         64|
    |pY_2                                    |   9|          2|   32|         64|
    |sX_2                                    |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  83|         18|  132|        266|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_1_reg_318                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_77                                       |  32|   0|   32|          0|
    |icmp_ln284_reg_314                                                           |   1|   0|    1|          0|
    |icmp_ln303_reg_322                                                           |   1|   0|    1|          0|
    |pX_2                                                                         |  32|   0|   32|          0|
    |pY_2                                                                         |  32|   0|   32|          0|
    |res_out_reg_334                                                              |  19|   0|   19|          0|
    |sX_2                                                                         |  32|   0|   32|          0|
    |sY_2                                                                         |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig    |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8  |   8|   0|    8|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 259|   0|  259|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_ce                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|layer2_out_blk_n           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|in_elem_0_0_0_0_0_val      |   in|    8|     ap_none|                                                   in_elem_0_0_0_0_0_val|        scalar|
|layer2_out_din             |  out|   21|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|   12|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|   12|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

