{
  "module_name": "mamoiada_params.h",
  "hash_id": "7368290130d82fcb8101b7600af1bf086fc9453fc0da814512a3239d9760cc8c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/mamoiada_params.h",
  "human_readable_source": " \n \n\n \n#define RTL_VERSION\n\n \n#define ISP_BRANCHDELAY                        5\n\n \n#define ISP_BUS_WIDTH                          32\n#define ISP_BUS_ADDR_WIDTH                     32\n#define ISP_BUS_BURST_SIZE                     1\n\n \n#define ISP_SCALAR_WIDTH                       32\n#define ISP_SLICE_NELEMS                       4\n#define ISP_VEC_NELEMS                         64\n#define ISP_VEC_ELEMBITS                       14\n#define ISP_VEC_ELEM8BITS                      16\n#define ISP_CLONE_DATAPATH_IS_16               1\n\n \n#define ISP_DMEM_DEPTH                         4096\n#define ISP_DMEM_BSEL_DOWNSAMPLE               8\n#define ISP_VMEM_DEPTH                         3072\n#define ISP_VMEM_BSEL_DOWNSAMPLE               8\n#define ISP_VMEM_ELEMBITS                      14\n#define ISP_VMEM_ELEM_PRECISION                14\n#define ISP_PMEM_DEPTH                         2048\n#define ISP_PMEM_WIDTH                         640\n#define ISP_VAMEM_ADDRESS_BITS                 12\n#define ISP_VAMEM_ELEMBITS                     12\n#define ISP_VAMEM_DEPTH                        2048\n#define ISP_VAMEM_ALIGNMENT                    2\n#define ISP_VA_ADDRESS_WIDTH                   896\n#define ISP_VEC_VALSU_LATENCY                  ISP_VEC_NELEMS\n#define ISP_HIST_ADDRESS_BITS                  12\n#define ISP_HIST_ALIGNMENT                     4\n#define ISP_HIST_COMP_IN_PREC                  12\n#define ISP_HIST_DEPTH                         1024\n#define ISP_HIST_WIDTH                         24\n#define ISP_HIST_COMPONENTS                    4\n\n \n#define ISP_PC_WIDTH                           13\n\n \n#define ISP_SHIELD_INPUT_DMEM                  0\n#define ISP_SHIELD_OUTPUT_DMEM                 1\n#define ISP_SHIELD_INPUT_VMEM                  0\n#define ISP_SHIELD_OUTPUT_VMEM                 0\n#define ISP_SHIELD_INPUT_PMEM                  1\n#define ISP_SHIELD_OUTPUT_PMEM                 1\n#define ISP_SHIELD_INPUT_HIST                  1\n#define ISP_SHIELD_OUTPUT_HIST                 1\n \n#define ISP_SHIELD_INPUT_VAMEM                 1\n#define ISP_SHIELD_OUTPUT_VAMEM                1\n\n#define ISP_HAS_IRQ                            1\n#define ISP_HAS_SOFT_RESET                     1\n#define ISP_HAS_VEC_DIV                        0\n#define ISP_HAS_VFU_W_2O                       1\n#define ISP_HAS_DEINT3                         1\n#define ISP_HAS_LUT                            1\n#define ISP_HAS_HIST                           1\n#define ISP_HAS_VALSU                          1\n#define ISP_HAS_3rdVALSU                       1\n#define ISP_VRF1_HAS_2P                        1\n\n#define ISP_SRU_GUARDING                       1\n#define ISP_VLSU_GUARDING                      1\n\n#define ISP_VRF_RAM\t\t\t     1\n#define ISP_SRF_RAM\t\t\t     1\n\n#define ISP_SPLIT_VMUL_VADD_IS                 0\n#define ISP_RFSPLIT_FPGA                       0\n\n \n#define ISP_RSN_PIPE                           1\n#define ISP_VSF_BUS_PIPE                       0\n\n \n#define ISP_IF_VMEM                            0\n#define ISP_GDC_VMEM                           0\n\n \n#define ISP_IF                                 1\n#define ISP_IF_B                               1\n#define ISP_GDC                                1\n#define ISP_SCL                                1\n#define ISP_GPFIFO                             1\n#define ISP_SP                                 1\n\n \n#define ISP_HAS_NOT_SIMD_IS2                   0\n#define ISP_HAS_NOT_SIMD_IS3                   0\n#define ISP_HAS_NOT_SIMD_IS4                   0\n#define ISP_HAS_NOT_SIMD_IS4_VADD              0\n#define ISP_HAS_NOT_SIMD_IS5                   0\n#define ISP_HAS_NOT_SIMD_IS6                   0\n#define ISP_HAS_NOT_SIMD_IS7                   0\n#define ISP_HAS_NOT_SIMD_IS8                   0\n\n \n#define ISP_ICACHE                             1\n#define ISP_ICACHE_ONLY                        0\n#define ISP_ICACHE_PREFETCH                    1\n#define ISP_ICACHE_INDEX_BITS                  8\n#define ISP_ICACHE_SET_BITS                    5\n#define ISP_ICACHE_BLOCKS_PER_SET_BITS         1\n\n \n#define ISP_EXP_1                              0\n#define ISP_EXP_2                              0\n#define ISP_EXP_3                              0\n#define ISP_EXP_4                              0\n#define ISP_EXP_5                              0\n#define ISP_EXP_6                              0\n\n \n#define ISP_LOG2_PMEM_WIDTH                    10\n#define ISP_VEC_WIDTH                          896\n#define ISP_SLICE_WIDTH                        56\n#define ISP_VMEM_WIDTH                         896\n#define ISP_VMEM_ALIGN                         128\n#define ISP_SIMDLSU                            1\n#define ISP_LSU_IMM_BITS                       12\n\n \n#define ISP_NWAY                               ISP_VEC_NELEMS\n#define NBITS                                  ISP_VEC_ELEMBITS\n\n#define _isp_ceil_div(a, b)                     (((a) + (b) - 1) / (b))\n\n#define ISP_VEC_ALIGN                          ISP_VMEM_ALIGN\n\n \n#define ISP_RF0_SIZE        64\n#define ISP_RF1_SIZE        16\n#define ISP_RF2_SIZE        64\n#define ISP_RF3_SIZE        4\n#define ISP_RF4_SIZE        64\n#define ISP_RF5_SIZE        16\n#define ISP_RF6_SIZE        16\n#define ISP_RF7_SIZE        16\n#define ISP_RF8_SIZE        16\n#define ISP_RF9_SIZE        16\n#define ISP_RF10_SIZE       16\n#define ISP_RF11_SIZE       16\n\n#define ISP_SRF1_SIZE       4\n#define ISP_SRF2_SIZE       64\n#define ISP_SRF3_SIZE       64\n#define ISP_SRF4_SIZE       32\n#define ISP_SRF5_SIZE       64\n#define ISP_FRF0_SIZE       16\n#define ISP_FRF1_SIZE       4\n#define ISP_FRF2_SIZE       16\n#define ISP_FRF3_SIZE       4\n#define ISP_FRF4_SIZE       4\n#define ISP_FRF5_SIZE       8\n#define ISP_FRF6_SIZE       4\n \n#define ISP_VRF1_READ_LAT       1\n#define ISP_VRF2_READ_LAT       1\n#define ISP_VRF3_READ_LAT       1\n#define ISP_VRF4_READ_LAT       1\n#define ISP_VRF5_READ_LAT       1\n#define ISP_VRF6_READ_LAT       1\n#define ISP_VRF7_READ_LAT       1\n#define ISP_VRF8_READ_LAT       1\n#define ISP_SRF1_READ_LAT       1\n#define ISP_SRF2_READ_LAT       1\n#define ISP_SRF3_READ_LAT       1\n#define ISP_SRF4_READ_LAT       1\n#define ISP_SRF5_READ_LAT       1\n#define ISP_SRF5_READ_LAT       1\n \n#define ISP_IS1_IMM_BITS        14\n#define ISP_IS2_IMM_BITS        13\n#define ISP_IS3_IMM_BITS        14\n#define ISP_IS4_IMM_BITS        14\n#define ISP_IS5_IMM_BITS        9\n#define ISP_IS6_IMM_BITS        16\n#define ISP_IS7_IMM_BITS        9\n#define ISP_IS8_IMM_BITS        16\n#define ISP_IS9_IMM_BITS        11\n \n#define ISP_IF_FIFO_DEPTH         0\n#define ISP_IF_B_FIFO_DEPTH       0\n#define ISP_DMA_FIFO_DEPTH        0\n#define ISP_OF_FIFO_DEPTH         0\n#define ISP_GDC_FIFO_DEPTH        0\n#define ISP_SCL_FIFO_DEPTH        0\n#define ISP_GPFIFO_FIFO_DEPTH     0\n#define ISP_SP_FIFO_DEPTH         0\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}