###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:25:47 2024
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.139
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U15                               | Y ^         |               | 0.000 |       |   0.000 |   -0.091 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |   -0.091 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.139 |   0.139 |    0.048 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.139 |    0.048 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U15                               | Y ^         |               | 0.000 |       |   0.000 |    0.091 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |    0.091 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |    0.091 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.000 | 0.000 |   0.000 |    0.091 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.000 | 0.000 |   0.000 |    0.091 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.139
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.091 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.139 |   0.139 |    0.048 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.139 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.091 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.091 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.091 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.091 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.091 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.091 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.091 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.140
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.092 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.140 |   0.140 |    0.048 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.140 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.092 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.092 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.092 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.092 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.092 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.092 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.092 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.140
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U15                               | Y ^         |               | 0.000 |       |   0.000 |   -0.092 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |   -0.092 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.140 |   0.140 |    0.048 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.140 |    0.048 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U15                               | Y ^         |               | 0.000 |       |   0.000 |    0.092 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |    0.092 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |    0.092 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.000 | 0.000 |   0.000 |    0.092 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.000 | 0.000 |   0.000 |    0.092 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.140
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U15                               | Y ^         |               | 0.000 |       |   0.000 |   -0.092 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |   -0.092 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.140 |   0.140 |    0.048 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.140 |    0.048 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U15                               | Y ^         |               | 0.000 |       |   0.000 |    0.092 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |    0.092 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |    0.092 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.000 | 0.000 |   0.000 |    0.092 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M     | 0.000 | 0.000 |   0.000 |    0.092 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.140
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.093 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^  | MX2X2M     | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.140 |   0.140 |    0.048 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.140 |    0.048 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.093 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.093 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.093 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.141
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.094 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.141 |   0.141 |    0.047 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.141 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.094 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.094 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.094 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.094 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.094 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.094 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.094 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.141
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U15                               | Y ^         |               | 0.000 |       |   0.000 |   -0.094 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |   -0.094 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.141 |   0.141 |    0.047 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   0.141 |    0.048 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U15                               | Y ^         |               | 0.000 |       |   0.000 |    0.094 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.000 |    0.094 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |    0.094 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.000 | 0.000 |   0.000 |    0.094 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.000 | 0.000 |   0.000 |    0.094 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.139
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.095 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.139 |   0.139 |    0.044 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.139 |    0.044 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.095 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.095 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.095 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.095 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.095 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.095 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.000 | 0.000 |   0.000 |    0.095 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.140
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.140 |   0.140 |    0.044 | 
     | U0_ref_sync/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.140 |    0.044 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.097 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.097 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.097 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.097 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.097 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.000 | 0.000 |   0.000 |    0.097 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.139
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.139 |   0.139 |    0.041 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.139 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.099 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.099 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.139
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.139 |   0.139 |    0.041 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.139 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.099 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.099 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.140
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.140 |   0.140 |    0.041 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.140 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.099 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.099 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.099 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.140 |   0.140 |    0.040 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.140 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.100 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.140 |   0.140 |    0.040 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.140 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.100 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_
count_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.138
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L2_I1                                    | A v -> Y v   | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L3_I0                                    | A v -> Y v   | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L4_I0                                    | A v -> Y v   | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L5_I0                                    | A v -> Y v   | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L6_I0                                    | A v -> Y v   | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L7_I0                                    | A v -> Y v   | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L8_I0                                    | A v -> Y v   | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L9_I0                                    | A v -> Y ^   | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^   | MX2X2M     | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^   | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_ | CK ^ -> QN ^ | SDFFRX1M   | 0.080 | 0.138 |   0.138 |    0.038 | 
     | reg[3]                                             |              |            |       |       |         |          | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | SI ^         | SDFFRQX2M  | 0.080 | 0.000 |   0.138 |    0.038 | 
     | _reg[0]                                            |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L2_I1                                    | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L8_I0                                    | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.100 | 
     | _reg[0]                                            |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.135
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.100 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.100 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRHQX1M | 0.069 | 0.134 |   0.134 |    0.034 | 
     | U0_ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX1M  | 0.069 | 0.000 |   0.135 |    0.035 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.100 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.100 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.140 |   0.140 |    0.040 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.140 |    0.040 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.100 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.148
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.101 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.147 |   0.147 |    0.047 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.046 | 0.000 |   0.148 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.101 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.101 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.101 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.141 |   0.141 |    0.040 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.141 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.101 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.101 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.141 |   0.141 |    0.040 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.141 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.101 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.101 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.139
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L9_I0              | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.139 |   0.139 |    0.037 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.139 |    0.037 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.102 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.102 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.000 | 0.000 |   0.000 |    0.102 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/enable_flop_reg/Q     (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.143
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L7_I0                | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L8_I0                | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L9_I0                | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | U0_ref_sync/enable_flop_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.143 |   0.143 |    0.040 | 
     | U0_ref_sync/enable_pulse_d_reg | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.143 |    0.040 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L2_I1                | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L4_I0                | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L5_I0                | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L6_I0                | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L7_I0                | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L8_I0                | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L9_I0                | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.103 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | U0_ref_sync/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.103 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.144
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.103 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.103 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.143 |   0.143 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[11]    | SI ^        | SDFFRQX2M | 0.041 | 0.000 |   0.144 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.103 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.103 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.144
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.104 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.104 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.144 |   0.144 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[15]    | SI ^        | SDFFRQX2M | 0.041 | 0.000 |   0.144 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.104 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.104 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.104 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.140
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | scan_clk__L9_I0              | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.140 |   0.140 |    0.036 | 
     | U0_ref_sync/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.036 | 0.000 |   0.140 |    0.036 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.104 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.104 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.000 | 0.000 |   0.000 |    0.104 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[7] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.145
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.105 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.105 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.145 |   0.145 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[8]     | SI ^        | SDFFRQX2M | 0.043 | 0.000 |   0.145 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.105 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.105 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.105 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.145
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.105 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.105 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.145 |   0.145 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[6]     | SI ^        | SDFFRQX2M | 0.043 | 0.000 |   0.145 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.105 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.105 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.105 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.106 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.106 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^ -> Q ^ | SDFFRQX2M | 0.044 | 0.146 |   0.146 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[14]    | SI ^        | SDFFRQX2M | 0.044 | 0.000 |   0.146 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.106 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.106 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.147
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.107 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.107 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.147 |   0.147 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M | 0.045 | 0.000 |   0.147 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.107 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.107 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.154
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.154 |   0.154 |    0.046 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.056 | 0.000 |   0.154 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.107 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.107 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.147 |   0.147 |    0.040 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.148 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.108 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.108 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.108 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.108 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^ -> Q ^ | SDFFRQX2M | 0.047 | 0.148 |   0.148 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[12]    | SI ^        | SDFFRQX2M | 0.047 | 0.000 |   0.148 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.108 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.108 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.148 |   0.148 |    0.040 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.109 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.109 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.109 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.109 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.149 |   0.149 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[7]     | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.109 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.109 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.109 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.109 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.149 |   0.149 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[10]    | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.109 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.109 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.110 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.149 |   0.149 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[9]     | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.110 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /Q   (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.156
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.060 | 0.156 |   0.156 |    0.046 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.060 | 0.000 |   0.156 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.110 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.110 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_RegFile/\regArr_reg[6][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[6][0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.150
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L9_I0              | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | U0_RegFile/\regArr_reg[6][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.150 |   0.150 |    0.040 | 
     | U0_RegFile/\regArr_reg[6][1] | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.150 |    0.040 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.110 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | U0_RegFile/\regArr_reg[6][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.110 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.151
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.111 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.111 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M | 0.052 | 0.151 |   0.151 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M | 0.052 | 0.000 |   0.151 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.111 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.111 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.111 | 
     +-------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.151
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.151 |   0.151 |    0.039 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.151 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.111 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.111 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.151
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.151 |   0.151 |    0.039 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.151 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.111 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.111 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.152
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.112 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.112 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^ -> Q ^ | SDFFRQX2M | 0.053 | 0.151 |   0.151 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[13]    | SI ^        | SDFFRQX2M | 0.053 | 0.000 |   0.152 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.112 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.112 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.112 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_RegFile/\regArr_reg[14][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[14][0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.152
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L3_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L4_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L5_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L6_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L7_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L8_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L9_I0               | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_RegFile/\regArr_reg[14][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.152 |   0.152 |    0.039 | 
     | U0_RegFile/\regArr_reg[14][1] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.152 |    0.040 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L2_I1               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L4_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L5_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L6_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L7_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L8_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L9_I0               | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.112 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U0_RegFile/\regArr_reg[14][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.112 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.152
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.152 |   0.152 |    0.039 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.152 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.112 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.112 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.152
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.152 |   0.152 |    0.039 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.152 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.112 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.112 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.152
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.152 |   0.152 |    0.039 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.152 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.112 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.112 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.152
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L9_I0                 | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.152 |   0.152 |    0.039 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[3] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.152 |    0.040 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L2_I1                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L4_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L5_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L6_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L7_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L8_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L9_I0                 | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.112 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[3] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.112 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.152
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.152 |   0.152 |    0.039 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.152 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.113 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.113 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_RegFile/\regArr_reg[12][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[12][0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.152
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L3_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L4_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L5_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L6_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L7_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L8_I0               | A v -> Y v  | CLKBUFX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L9_I0               | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^  | CLKINVX40M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | U0_RegFile/\regArr_reg[12][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.152 |   0.152 |    0.039 | 
     | U0_RegFile/\regArr_reg[12][1] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.152 |    0.040 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L2_I1               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L4_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L5_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L6_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L7_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L8_I0               | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L9_I0               | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.113 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | U0_RegFile/\regArr_reg[12][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.113 | 
     +----------------------------------------------------------------------------------------------+ 

