(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : gps_interface_board_ml_v96.brd                )
(    Software Version : 24.1P001                                      )
(    Date/Time        : Fri Aug 22 10:16:42 2025                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Never
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'c:\dune_gib\upenn-dune-gib\allegro'
Design Directory:            'C:/Dune_GIB/UPENN-DUNE-GIB/allegro'
Old design name:             'C:/Dune_GIB/UPENN-DUNE-GIB/allegro/gps_interface_board_ml_v96.brd'
New design name:             'C:/Dune_GIB/UPENN-DUNE-GIB/allegro/gps_interface_board_ml_v96.brd'

CmdLine: netrev -y 3 -i c:\dune_gib\upenn-dune-gib\allegro -h -q netrev_constraint_report.xml C:/Dune_GIB/UPENN-DUNE-GIB/allegro/#Taaaaeg16504.tmp

------ Preparing to read pst files ------

Starting to read c:/dune_gib/upenn-dune-gib/allegro/pstchip.dat 
   Finished reading c:/dune_gib/upenn-dune-gib/allegro/pstchip.dat (00:00:00.02)
Starting to read c:/dune_gib/upenn-dune-gib/allegro/pstxprt.dat 
   Finished reading c:/dune_gib/upenn-dune-gib/allegro/pstxprt.dat (00:00:00.01)
Starting to read c:/dune_gib/upenn-dune-gib/allegro/pstxnet.dat 
   Finished reading c:/dune_gib/upenn-dune-gib/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Users/ml0034/OneDrive - University of Bristol/PP/CadenceSandpit/SystemCapture/AllSysCapBas_23_1/AllSysCapBas_23_1/syscap_basic/SITE/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Users/ml0034/OneDrive 
           - 
           University 
           of 
           Bristol/PP/CadenceSandpit/SystemCapture/AllSysCapBas_23_1/AllSysCapBas_23_1/syscap_basic/SITE/pcb/symbols 
           c:/cadence/spb_23.1/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_23.1/share/pcb/allegrolib/symbols 
           C:/Users/ml0034/OneDrive 
           - 
           University 
           of 
           Bristol/PP/CadenceSandpit/SystemCapture/AllSysCapBas_23_1/AllSysCapBas_23_1/syscap_basic/SITE/pcb/symbols 
           F:/cad/bris_cdslib/lib_psd14.x/symbols 
           Y:/CAD/Cadence_Libs/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/qfp 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/qfp 
           Y:/CAD/Cadence_Libs/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/connector 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/connector 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/cap 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/res 
           C:/Users/ml0034/AppData/Roaming/SPB_Data/downloaded_parts/allegropcb 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Users/ml0034/OneDrive 
           - 
           University 
           of 
           Bristol/PP/CadenceSandpit/SystemCapture/AllSysCapBas_23_1/AllSysCapBas_23_1/syscap_basic/SITE/pcb/padstacks 
           c:/cadence/spb_23.1/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_23.1/share/pcb/allegrolib/symbols 
           C:/Users/ml0034/OneDrive 
           - 
           University 
           of 
           Bristol/PP/CadenceSandpit/SystemCapture/AllSysCapBas_23_1/AllSysCapBas_23_1/syscap_basic/SITE/pcb/symbols 
           F:/cad/bris_cdslib/lib_psd14.x/pads 
           Y:/CAD/Cadence_Libs/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           C:/Users/ml0034/AppData/Roaming/SPB_Data/downloaded_parts/allegropcb 


------ Summary Statistics ------


netrev run on Aug 22 10:16:42 2025
   DESIGN NAME : 'GPS_INTERFACE_BOARD'
   PACKAGING ON Sep  4 2024 20:54:11

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:38
elapsed time  0:00:01

