vhdl-hide-all-init is a variable defined in `vhdl-mode.el'.<br/>Its value is nil<br/><br/>Documentation:<br/>Non-nil means hide all design units initially after a file is loaded.<br/><br/>You can customize this variable.