QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 06:07:05 on Jun 09,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
-- Loading module M2
-- Loading module M1
-- Loading module M3
** Error (suppressible): testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv(112): (vopt-2912) Port 'i_clk' not found in module 'I' (1st connection).
** Error (suppressible): testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv(112): (vopt-2912) Port 'i_srst' not found in module 'I' (2nd connection).
** Error (suppressible): testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv(112): (vopt-2912) Port 'i_arst' not found in module 'I' (3rd connection).
** Error (suppressible): testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv(112): (vopt-2912) Port 'z' not found in module 'I' (4th connection).
** Error (suppressible): testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv(112): (vopt-2912) Port 'y' not found in module 'I' (5th connection).
** Error (suppressible): testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv(112): (vopt-2912) Port 'x' not found in module 'I' (6th connection).
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 6, found 0.
Optimization failed
End time: 06:07:06 on Jun 09,2023, Elapsed time: 0:00:01
Errors: 6, Warnings: 1
FAILURE
