{
  "processor": "Matsushita MN10200",
  "manufacturer": "Matsushita",
  "year": 1993,
  "schema_version": "1.0",
  "source": "MN10200 series datasheet, Matsushita 16-bit MCU documentation",
  "instruction_count": 42,
  "instructions": [
    {"mnemonic": "MOV", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to register"},
    {"mnemonic": "MOV", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to register"},
    {"mnemonic": "MOVB", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move byte"},
    {"mnemonic": "ADD", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Add registers"},
    {"mnemonic": "ADDI", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "immediate", "flags_affected": "C,Z,N,V", "notes": "Add immediate"},
    {"mnemonic": "SUB", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Subtract registers"},
    {"mnemonic": "AND", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical AND"},
    {"mnemonic": "OR", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical OR"},
    {"mnemonic": "XOR", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical XOR"},
    {"mnemonic": "CMP", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Compare"},
    {"mnemonic": "INC", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Increment"},
    {"mnemonic": "NOT", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "One's complement"},
    {"mnemonic": "ASL", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Arithmetic shift left"},
    {"mnemonic": "ASR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Arithmetic shift right"},
    {"mnemonic": "LSR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Logical shift right"},
    {"mnemonic": "MUL", "bytes": 2, "cycles": 8, "category": "multiply", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "16-bit multiply"},
    {"mnemonic": "DIV", "bytes": 2, "cycles": 16, "category": "divide", "addressing_mode": "register", "flags_affected": "Z,N,V", "notes": "16-bit divide"},
    {"mnemonic": "LD", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load word from memory"},
    {"mnemonic": "ST", "bytes": 3, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store word to memory"},
    {"mnemonic": "LDX", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Load indexed"},
    {"mnemonic": "STX", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Store indexed"},
    {"mnemonic": "LDB", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load byte"},
    {"mnemonic": "STB", "bytes": 3, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "PUSH", "bytes": 2, "cycles": 4, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push to stack"},
    {"mnemonic": "POP", "bytes": 2, "cycles": 4, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop from stack"},
    {"mnemonic": "PUSHM", "bytes": 2, "cycles": 6, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push multiple registers"},
    {"mnemonic": "POPM", "bytes": 2, "cycles": 6, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop multiple registers"},
    {"mnemonic": "BRA", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch always"},
    {"mnemonic": "BEQ", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if equal"},
    {"mnemonic": "BNE", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BGT", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if greater"},
    {"mnemonic": "BLT", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if less"},
    {"mnemonic": "JMP", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump absolute"},
    {"mnemonic": "JSR", "bytes": 3, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "bytes": 1, "cycles": 6, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTI", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "BSET", "bytes": 3, "cycles": 5, "category": "bit", "addressing_mode": "direct", "flags_affected": "none", "notes": "Bit set in memory"},
    {"mnemonic": "BCLR", "bytes": 3, "cycles": 5, "category": "bit", "addressing_mode": "direct", "flags_affected": "none", "notes": "Bit clear in memory"},
    {"mnemonic": "BTST", "bytes": 3, "cycles": 4, "category": "bit", "addressing_mode": "direct", "flags_affected": "Z", "notes": "Bit test in memory"},
    {"mnemonic": "EI", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "NOP", "bytes": 1, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
