/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* sw1 */
#define sw1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define sw1__0__MASK 0x01u
#define sw1__0__PC CYREG_PRT2_PC0
#define sw1__0__PORT 2u
#define sw1__0__SHIFT 0u
#define sw1__AG CYREG_PRT2_AG
#define sw1__AMUX CYREG_PRT2_AMUX
#define sw1__BIE CYREG_PRT2_BIE
#define sw1__BIT_MASK CYREG_PRT2_BIT_MASK
#define sw1__BYP CYREG_PRT2_BYP
#define sw1__CTL CYREG_PRT2_CTL
#define sw1__DM0 CYREG_PRT2_DM0
#define sw1__DM1 CYREG_PRT2_DM1
#define sw1__DM2 CYREG_PRT2_DM2
#define sw1__DR CYREG_PRT2_DR
#define sw1__INP_DIS CYREG_PRT2_INP_DIS
#define sw1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sw1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sw1__LCD_EN CYREG_PRT2_LCD_EN
#define sw1__MASK 0x01u
#define sw1__PORT 2u
#define sw1__PRT CYREG_PRT2_PRT
#define sw1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sw1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sw1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sw1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sw1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sw1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sw1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sw1__PS CYREG_PRT2_PS
#define sw1__SHIFT 0u
#define sw1__SLW CYREG_PRT2_SLW

/* sw2 */
#define sw2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define sw2__0__MASK 0x02u
#define sw2__0__PC CYREG_PRT2_PC1
#define sw2__0__PORT 2u
#define sw2__0__SHIFT 1u
#define sw2__AG CYREG_PRT2_AG
#define sw2__AMUX CYREG_PRT2_AMUX
#define sw2__BIE CYREG_PRT2_BIE
#define sw2__BIT_MASK CYREG_PRT2_BIT_MASK
#define sw2__BYP CYREG_PRT2_BYP
#define sw2__CTL CYREG_PRT2_CTL
#define sw2__DM0 CYREG_PRT2_DM0
#define sw2__DM1 CYREG_PRT2_DM1
#define sw2__DM2 CYREG_PRT2_DM2
#define sw2__DR CYREG_PRT2_DR
#define sw2__INP_DIS CYREG_PRT2_INP_DIS
#define sw2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sw2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sw2__LCD_EN CYREG_PRT2_LCD_EN
#define sw2__MASK 0x02u
#define sw2__PORT 2u
#define sw2__PRT CYREG_PRT2_PRT
#define sw2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sw2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sw2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sw2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sw2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sw2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sw2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sw2__PS CYREG_PRT2_PS
#define sw2__SHIFT 1u
#define sw2__SLW CYREG_PRT2_SLW

/* sw3 */
#define sw3__0__INTTYPE CYREG_PICU2_INTTYPE2
#define sw3__0__MASK 0x04u
#define sw3__0__PC CYREG_PRT2_PC2
#define sw3__0__PORT 2u
#define sw3__0__SHIFT 2u
#define sw3__AG CYREG_PRT2_AG
#define sw3__AMUX CYREG_PRT2_AMUX
#define sw3__BIE CYREG_PRT2_BIE
#define sw3__BIT_MASK CYREG_PRT2_BIT_MASK
#define sw3__BYP CYREG_PRT2_BYP
#define sw3__CTL CYREG_PRT2_CTL
#define sw3__DM0 CYREG_PRT2_DM0
#define sw3__DM1 CYREG_PRT2_DM1
#define sw3__DM2 CYREG_PRT2_DM2
#define sw3__DR CYREG_PRT2_DR
#define sw3__INP_DIS CYREG_PRT2_INP_DIS
#define sw3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sw3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sw3__LCD_EN CYREG_PRT2_LCD_EN
#define sw3__MASK 0x04u
#define sw3__PORT 2u
#define sw3__PRT CYREG_PRT2_PRT
#define sw3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sw3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sw3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sw3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sw3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sw3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sw3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sw3__PS CYREG_PRT2_PS
#define sw3__SHIFT 2u
#define sw3__SLW CYREG_PRT2_SLW

/* sw4 */
#define sw4__0__INTTYPE CYREG_PICU2_INTTYPE3
#define sw4__0__MASK 0x08u
#define sw4__0__PC CYREG_PRT2_PC3
#define sw4__0__PORT 2u
#define sw4__0__SHIFT 3u
#define sw4__AG CYREG_PRT2_AG
#define sw4__AMUX CYREG_PRT2_AMUX
#define sw4__BIE CYREG_PRT2_BIE
#define sw4__BIT_MASK CYREG_PRT2_BIT_MASK
#define sw4__BYP CYREG_PRT2_BYP
#define sw4__CTL CYREG_PRT2_CTL
#define sw4__DM0 CYREG_PRT2_DM0
#define sw4__DM1 CYREG_PRT2_DM1
#define sw4__DM2 CYREG_PRT2_DM2
#define sw4__DR CYREG_PRT2_DR
#define sw4__INP_DIS CYREG_PRT2_INP_DIS
#define sw4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sw4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sw4__LCD_EN CYREG_PRT2_LCD_EN
#define sw4__MASK 0x08u
#define sw4__PORT 2u
#define sw4__PRT CYREG_PRT2_PRT
#define sw4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sw4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sw4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sw4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sw4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sw4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sw4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sw4__PS CYREG_PRT2_PS
#define sw4__SHIFT 3u
#define sw4__SLW CYREG_PRT2_SLW

/* sw5 */
#define sw5__0__INTTYPE CYREG_PICU2_INTTYPE4
#define sw5__0__MASK 0x10u
#define sw5__0__PC CYREG_PRT2_PC4
#define sw5__0__PORT 2u
#define sw5__0__SHIFT 4u
#define sw5__AG CYREG_PRT2_AG
#define sw5__AMUX CYREG_PRT2_AMUX
#define sw5__BIE CYREG_PRT2_BIE
#define sw5__BIT_MASK CYREG_PRT2_BIT_MASK
#define sw5__BYP CYREG_PRT2_BYP
#define sw5__CTL CYREG_PRT2_CTL
#define sw5__DM0 CYREG_PRT2_DM0
#define sw5__DM1 CYREG_PRT2_DM1
#define sw5__DM2 CYREG_PRT2_DM2
#define sw5__DR CYREG_PRT2_DR
#define sw5__INP_DIS CYREG_PRT2_INP_DIS
#define sw5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sw5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sw5__LCD_EN CYREG_PRT2_LCD_EN
#define sw5__MASK 0x10u
#define sw5__PORT 2u
#define sw5__PRT CYREG_PRT2_PRT
#define sw5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sw5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sw5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sw5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sw5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sw5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sw5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sw5__PS CYREG_PRT2_PS
#define sw5__SHIFT 4u
#define sw5__SLW CYREG_PRT2_SLW

/* led1 */
#define led1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define led1__0__MASK 0x80u
#define led1__0__PC CYREG_PRT1_PC7
#define led1__0__PORT 1u
#define led1__0__SHIFT 7u
#define led1__AG CYREG_PRT1_AG
#define led1__AMUX CYREG_PRT1_AMUX
#define led1__BIE CYREG_PRT1_BIE
#define led1__BIT_MASK CYREG_PRT1_BIT_MASK
#define led1__BYP CYREG_PRT1_BYP
#define led1__CTL CYREG_PRT1_CTL
#define led1__DM0 CYREG_PRT1_DM0
#define led1__DM1 CYREG_PRT1_DM1
#define led1__DM2 CYREG_PRT1_DM2
#define led1__DR CYREG_PRT1_DR
#define led1__INP_DIS CYREG_PRT1_INP_DIS
#define led1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define led1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define led1__LCD_EN CYREG_PRT1_LCD_EN
#define led1__MASK 0x80u
#define led1__PORT 1u
#define led1__PRT CYREG_PRT1_PRT
#define led1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define led1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define led1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define led1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define led1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define led1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define led1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define led1__PS CYREG_PRT1_PS
#define led1__SHIFT 7u
#define led1__SLW CYREG_PRT1_SLW

/* led2 */
#define led2__0__INTTYPE CYREG_PICU1_INTTYPE6
#define led2__0__MASK 0x40u
#define led2__0__PC CYREG_PRT1_PC6
#define led2__0__PORT 1u
#define led2__0__SHIFT 6u
#define led2__AG CYREG_PRT1_AG
#define led2__AMUX CYREG_PRT1_AMUX
#define led2__BIE CYREG_PRT1_BIE
#define led2__BIT_MASK CYREG_PRT1_BIT_MASK
#define led2__BYP CYREG_PRT1_BYP
#define led2__CTL CYREG_PRT1_CTL
#define led2__DM0 CYREG_PRT1_DM0
#define led2__DM1 CYREG_PRT1_DM1
#define led2__DM2 CYREG_PRT1_DM2
#define led2__DR CYREG_PRT1_DR
#define led2__INP_DIS CYREG_PRT1_INP_DIS
#define led2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define led2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define led2__LCD_EN CYREG_PRT1_LCD_EN
#define led2__MASK 0x40u
#define led2__PORT 1u
#define led2__PRT CYREG_PRT1_PRT
#define led2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define led2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define led2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define led2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define led2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define led2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define led2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define led2__PS CYREG_PRT1_PS
#define led2__SHIFT 6u
#define led2__SLW CYREG_PRT1_SLW

/* led3 */
#define led3__0__INTTYPE CYREG_PICU1_INTTYPE5
#define led3__0__MASK 0x20u
#define led3__0__PC CYREG_PRT1_PC5
#define led3__0__PORT 1u
#define led3__0__SHIFT 5u
#define led3__AG CYREG_PRT1_AG
#define led3__AMUX CYREG_PRT1_AMUX
#define led3__BIE CYREG_PRT1_BIE
#define led3__BIT_MASK CYREG_PRT1_BIT_MASK
#define led3__BYP CYREG_PRT1_BYP
#define led3__CTL CYREG_PRT1_CTL
#define led3__DM0 CYREG_PRT1_DM0
#define led3__DM1 CYREG_PRT1_DM1
#define led3__DM2 CYREG_PRT1_DM2
#define led3__DR CYREG_PRT1_DR
#define led3__INP_DIS CYREG_PRT1_INP_DIS
#define led3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define led3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define led3__LCD_EN CYREG_PRT1_LCD_EN
#define led3__MASK 0x20u
#define led3__PORT 1u
#define led3__PRT CYREG_PRT1_PRT
#define led3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define led3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define led3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define led3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define led3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define led3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define led3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define led3__PS CYREG_PRT1_PS
#define led3__SHIFT 5u
#define led3__SLW CYREG_PRT1_SLW

/* led4 */
#define led4__0__INTTYPE CYREG_PICU1_INTTYPE4
#define led4__0__MASK 0x10u
#define led4__0__PC CYREG_PRT1_PC4
#define led4__0__PORT 1u
#define led4__0__SHIFT 4u
#define led4__AG CYREG_PRT1_AG
#define led4__AMUX CYREG_PRT1_AMUX
#define led4__BIE CYREG_PRT1_BIE
#define led4__BIT_MASK CYREG_PRT1_BIT_MASK
#define led4__BYP CYREG_PRT1_BYP
#define led4__CTL CYREG_PRT1_CTL
#define led4__DM0 CYREG_PRT1_DM0
#define led4__DM1 CYREG_PRT1_DM1
#define led4__DM2 CYREG_PRT1_DM2
#define led4__DR CYREG_PRT1_DR
#define led4__INP_DIS CYREG_PRT1_INP_DIS
#define led4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define led4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define led4__LCD_EN CYREG_PRT1_LCD_EN
#define led4__MASK 0x10u
#define led4__PORT 1u
#define led4__PRT CYREG_PRT1_PRT
#define led4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define led4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define led4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define led4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define led4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define led4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define led4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define led4__PS CYREG_PRT1_PS
#define led4__SHIFT 4u
#define led4__SLW CYREG_PRT1_SLW

/* led5 */
#define led5__0__INTTYPE CYREG_PICU1_INTTYPE2
#define led5__0__MASK 0x04u
#define led5__0__PC CYREG_PRT1_PC2
#define led5__0__PORT 1u
#define led5__0__SHIFT 2u
#define led5__AG CYREG_PRT1_AG
#define led5__AMUX CYREG_PRT1_AMUX
#define led5__BIE CYREG_PRT1_BIE
#define led5__BIT_MASK CYREG_PRT1_BIT_MASK
#define led5__BYP CYREG_PRT1_BYP
#define led5__CTL CYREG_PRT1_CTL
#define led5__DM0 CYREG_PRT1_DM0
#define led5__DM1 CYREG_PRT1_DM1
#define led5__DM2 CYREG_PRT1_DM2
#define led5__DR CYREG_PRT1_DR
#define led5__INP_DIS CYREG_PRT1_INP_DIS
#define led5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define led5__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define led5__LCD_EN CYREG_PRT1_LCD_EN
#define led5__MASK 0x04u
#define led5__PORT 1u
#define led5__PRT CYREG_PRT1_PRT
#define led5__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define led5__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define led5__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define led5__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define led5__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define led5__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define led5__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define led5__PS CYREG_PRT1_PS
#define led5__SHIFT 2u
#define led5__SLW CYREG_PRT1_SLW

/* led6 */
#define led6__0__INTTYPE CYREG_PICU12_INTTYPE0
#define led6__0__MASK 0x01u
#define led6__0__PC CYREG_PRT12_PC0
#define led6__0__PORT 12u
#define led6__0__SHIFT 0u
#define led6__AG CYREG_PRT12_AG
#define led6__BIE CYREG_PRT12_BIE
#define led6__BIT_MASK CYREG_PRT12_BIT_MASK
#define led6__BYP CYREG_PRT12_BYP
#define led6__DM0 CYREG_PRT12_DM0
#define led6__DM1 CYREG_PRT12_DM1
#define led6__DM2 CYREG_PRT12_DM2
#define led6__DR CYREG_PRT12_DR
#define led6__INP_DIS CYREG_PRT12_INP_DIS
#define led6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define led6__MASK 0x01u
#define led6__PORT 12u
#define led6__PRT CYREG_PRT12_PRT
#define led6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define led6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define led6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define led6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define led6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define led6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define led6__PS CYREG_PRT12_PS
#define led6__SHIFT 0u
#define led6__SIO_CFG CYREG_PRT12_SIO_CFG
#define led6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define led6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define led6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define led6__SLW CYREG_PRT12_SLW

/* led7 */
#define led7__0__INTTYPE CYREG_PICU12_INTTYPE1
#define led7__0__MASK 0x02u
#define led7__0__PC CYREG_PRT12_PC1
#define led7__0__PORT 12u
#define led7__0__SHIFT 1u
#define led7__AG CYREG_PRT12_AG
#define led7__BIE CYREG_PRT12_BIE
#define led7__BIT_MASK CYREG_PRT12_BIT_MASK
#define led7__BYP CYREG_PRT12_BYP
#define led7__DM0 CYREG_PRT12_DM0
#define led7__DM1 CYREG_PRT12_DM1
#define led7__DM2 CYREG_PRT12_DM2
#define led7__DR CYREG_PRT12_DR
#define led7__INP_DIS CYREG_PRT12_INP_DIS
#define led7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define led7__MASK 0x02u
#define led7__PORT 12u
#define led7__PRT CYREG_PRT12_PRT
#define led7__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define led7__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define led7__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define led7__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define led7__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define led7__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define led7__PS CYREG_PRT12_PS
#define led7__SHIFT 1u
#define led7__SIO_CFG CYREG_PRT12_SIO_CFG
#define led7__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define led7__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define led7__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define led7__SLW CYREG_PRT12_SLW

/* led8 */
#define led8__0__INTTYPE CYREG_PICU12_INTTYPE2
#define led8__0__MASK 0x04u
#define led8__0__PC CYREG_PRT12_PC2
#define led8__0__PORT 12u
#define led8__0__SHIFT 2u
#define led8__AG CYREG_PRT12_AG
#define led8__BIE CYREG_PRT12_BIE
#define led8__BIT_MASK CYREG_PRT12_BIT_MASK
#define led8__BYP CYREG_PRT12_BYP
#define led8__DM0 CYREG_PRT12_DM0
#define led8__DM1 CYREG_PRT12_DM1
#define led8__DM2 CYREG_PRT12_DM2
#define led8__DR CYREG_PRT12_DR
#define led8__INP_DIS CYREG_PRT12_INP_DIS
#define led8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define led8__MASK 0x04u
#define led8__PORT 12u
#define led8__PRT CYREG_PRT12_PRT
#define led8__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define led8__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define led8__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define led8__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define led8__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define led8__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define led8__PS CYREG_PRT12_PS
#define led8__SHIFT 2u
#define led8__SIO_CFG CYREG_PRT12_SIO_CFG
#define led8__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define led8__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define led8__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define led8__SLW CYREG_PRT12_SLW

/* led9 */
#define led9__0__INTTYPE CYREG_PICU12_INTTYPE3
#define led9__0__MASK 0x08u
#define led9__0__PC CYREG_PRT12_PC3
#define led9__0__PORT 12u
#define led9__0__SHIFT 3u
#define led9__AG CYREG_PRT12_AG
#define led9__BIE CYREG_PRT12_BIE
#define led9__BIT_MASK CYREG_PRT12_BIT_MASK
#define led9__BYP CYREG_PRT12_BYP
#define led9__DM0 CYREG_PRT12_DM0
#define led9__DM1 CYREG_PRT12_DM1
#define led9__DM2 CYREG_PRT12_DM2
#define led9__DR CYREG_PRT12_DR
#define led9__INP_DIS CYREG_PRT12_INP_DIS
#define led9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define led9__MASK 0x08u
#define led9__PORT 12u
#define led9__PRT CYREG_PRT12_PRT
#define led9__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define led9__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define led9__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define led9__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define led9__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define led9__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define led9__PS CYREG_PRT12_PS
#define led9__SHIFT 3u
#define led9__SIO_CFG CYREG_PRT12_SIO_CFG
#define led9__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define led9__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define led9__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define led9__SLW CYREG_PRT12_SLW

/* led10 */
#define led10__0__INTTYPE CYREG_PICU12_INTTYPE4
#define led10__0__MASK 0x10u
#define led10__0__PC CYREG_PRT12_PC4
#define led10__0__PORT 12u
#define led10__0__SHIFT 4u
#define led10__AG CYREG_PRT12_AG
#define led10__BIE CYREG_PRT12_BIE
#define led10__BIT_MASK CYREG_PRT12_BIT_MASK
#define led10__BYP CYREG_PRT12_BYP
#define led10__DM0 CYREG_PRT12_DM0
#define led10__DM1 CYREG_PRT12_DM1
#define led10__DM2 CYREG_PRT12_DM2
#define led10__DR CYREG_PRT12_DR
#define led10__INP_DIS CYREG_PRT12_INP_DIS
#define led10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define led10__MASK 0x10u
#define led10__PORT 12u
#define led10__PRT CYREG_PRT12_PRT
#define led10__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define led10__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define led10__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define led10__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define led10__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define led10__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define led10__PS CYREG_PRT12_PS
#define led10__SHIFT 4u
#define led10__SIO_CFG CYREG_PRT12_SIO_CFG
#define led10__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define led10__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define led10__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define led10__SLW CYREG_PRT12_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "practica1"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
