0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Saeed/Desktop/processor/lab10/adder.v,1733153760,verilog,,C:/Users/Saeed/Desktop/processor/lab10/pc.v,,adder,,,,,,,,
C:/Users/Saeed/Desktop/processor/lab10/all_mods.v,1733228096,verilog,,C:/Users/Saeed/Desktop/processor/processor_vivado/processor_vivado.srcs/sources_1/new/processor_tb.v,,ALU;ALU_Control_Unit;Adder;And_Gate;Control_Unit;Decoder;INST_MEM;Imm_Gen;Mux;Program_Counter;Register_File;data_mem,,,,,,,,
C:/Users/Saeed/Desktop/processor/lab10/controller.v,1733825475,verilog,,C:/Users/Saeed/Desktop/processor/lab10/all_mods.v,,processor,,,,,,,,
C:/Users/Saeed/Desktop/processor/lab10/im.v,1733222299,verilog,,C:/Users/Saeed/Desktop/processor/lab10/controller.v,,im,,,,,,,,
C:/Users/Saeed/Desktop/processor/lab10/pc.v,1733154381,verilog,,C:/Users/Saeed/Desktop/processor/lab10/im.v,,pc,,,,,,,,
C:/Users/Saeed/Desktop/processor/lab10/pc_tb.v,1733154387,verilog,,,,pc_tb,,,,,,,,
C:/Users/Saeed/Desktop/processor/processor_vivado/processor_vivado.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Saeed/Desktop/processor/processor_vivado/processor_vivado.srcs/sources_1/new/processor_tb.v,1734420458,verilog,,C:/Users/Saeed/Desktop/processor/lab10/pc_tb.v,,processor_tb,,,,,,,,
