// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv_0_sliding_windo_HH_
#define _Conv_0_sliding_windo_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sliding_window.h"

namespace ap_rtl {

struct Conv_0_sliding_windo : public sc_module {
    // Port declarations 88
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<16> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_out< sc_lv<16> > out_V_V1_din;
    sc_in< sc_logic > out_V_V1_full_n;
    sc_out< sc_logic > out_V_V1_write;
    sc_out< sc_lv<16> > out_V_V2_din;
    sc_in< sc_logic > out_V_V2_full_n;
    sc_out< sc_logic > out_V_V2_write;
    sc_out< sc_lv<16> > out_V_V3_din;
    sc_in< sc_logic > out_V_V3_full_n;
    sc_out< sc_logic > out_V_V3_write;
    sc_out< sc_lv<16> > out_V_V4_din;
    sc_in< sc_logic > out_V_V4_full_n;
    sc_out< sc_logic > out_V_V4_write;
    sc_out< sc_lv<16> > out_V_V15_din;
    sc_in< sc_logic > out_V_V15_full_n;
    sc_out< sc_logic > out_V_V15_write;
    sc_out< sc_lv<16> > out_V_V16_din;
    sc_in< sc_logic > out_V_V16_full_n;
    sc_out< sc_logic > out_V_V16_write;
    sc_out< sc_lv<16> > out_V_V17_din;
    sc_in< sc_logic > out_V_V17_full_n;
    sc_out< sc_logic > out_V_V17_write;
    sc_out< sc_lv<16> > out_V_V18_din;
    sc_in< sc_logic > out_V_V18_full_n;
    sc_out< sc_logic > out_V_V18_write;
    sc_out< sc_lv<16> > out_V_V19_din;
    sc_in< sc_logic > out_V_V19_full_n;
    sc_out< sc_logic > out_V_V19_write;
    sc_out< sc_lv<16> > out_V_V210_din;
    sc_in< sc_logic > out_V_V210_full_n;
    sc_out< sc_logic > out_V_V210_write;
    sc_out< sc_lv<16> > out_V_V211_din;
    sc_in< sc_logic > out_V_V211_full_n;
    sc_out< sc_logic > out_V_V211_write;
    sc_out< sc_lv<16> > out_V_V212_din;
    sc_in< sc_logic > out_V_V212_full_n;
    sc_out< sc_logic > out_V_V212_write;
    sc_out< sc_lv<16> > out_V_V213_din;
    sc_in< sc_logic > out_V_V213_full_n;
    sc_out< sc_logic > out_V_V213_write;
    sc_out< sc_lv<16> > out_V_V214_din;
    sc_in< sc_logic > out_V_V214_full_n;
    sc_out< sc_logic > out_V_V214_write;
    sc_out< sc_lv<16> > out_V_V315_din;
    sc_in< sc_logic > out_V_V315_full_n;
    sc_out< sc_logic > out_V_V315_write;
    sc_out< sc_lv<16> > out_V_V316_din;
    sc_in< sc_logic > out_V_V316_full_n;
    sc_out< sc_logic > out_V_V316_write;
    sc_out< sc_lv<16> > out_V_V317_din;
    sc_in< sc_logic > out_V_V317_full_n;
    sc_out< sc_logic > out_V_V317_write;
    sc_out< sc_lv<16> > out_V_V318_din;
    sc_in< sc_logic > out_V_V318_full_n;
    sc_out< sc_logic > out_V_V318_write;
    sc_out< sc_lv<16> > out_V_V319_din;
    sc_in< sc_logic > out_V_V319_full_n;
    sc_out< sc_logic > out_V_V319_write;
    sc_out< sc_lv<16> > out_V_V420_din;
    sc_in< sc_logic > out_V_V420_full_n;
    sc_out< sc_logic > out_V_V420_write;
    sc_out< sc_lv<16> > out_V_V421_din;
    sc_in< sc_logic > out_V_V421_full_n;
    sc_out< sc_logic > out_V_V421_write;
    sc_out< sc_lv<16> > out_V_V422_din;
    sc_in< sc_logic > out_V_V422_full_n;
    sc_out< sc_logic > out_V_V422_write;
    sc_out< sc_lv<16> > out_V_V423_din;
    sc_in< sc_logic > out_V_V423_full_n;
    sc_out< sc_logic > out_V_V423_write;
    sc_out< sc_lv<16> > out_V_V424_din;
    sc_in< sc_logic > out_V_V424_full_n;
    sc_out< sc_logic > out_V_V424_write;


    // Module declarations
    Conv_0_sliding_windo(sc_module_name name);
    SC_HAS_PROCESS(Conv_0_sliding_windo);

    ~Conv_0_sliding_windo();

    sc_trace_file* mVcdFile;

    sliding_window* grp_sliding_window_fu_66;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > grp_sliding_window_fu_66_in_V_V_read;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V1_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V1_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V2_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V2_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V3_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V3_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V4_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V4_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V15_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V15_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V16_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V16_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V17_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V17_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V18_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V18_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V19_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V19_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V210_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V210_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V211_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V211_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V212_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V212_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V213_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V213_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V214_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V214_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V315_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V315_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V316_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V316_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V317_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V317_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V318_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V318_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V319_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V319_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V420_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V420_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V421_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V421_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V422_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V422_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V423_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V423_write;
    sc_signal< sc_lv<16> > grp_sliding_window_fu_66_out_V_V424_din;
    sc_signal< sc_logic > grp_sliding_window_fu_66_out_V_V424_write;
    sc_signal< sc_logic > grp_sliding_window_fu_66_ap_start;
    sc_signal< sc_logic > grp_sliding_window_fu_66_ap_done;
    sc_signal< sc_logic > grp_sliding_window_fu_66_ap_ready;
    sc_signal< sc_logic > grp_sliding_window_fu_66_ap_idle;
    sc_signal< sc_logic > grp_sliding_window_fu_66_ap_continue;
    sc_signal< sc_logic > grp_sliding_window_fu_66_ap_start_reg;
    sc_signal< bool > ap_block_state1_ignore_call26;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_sync_grp_sliding_window_fu_66_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_sliding_window_fu_66_ap_done;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< sc_logic > ap_sync_reg_grp_sliding_window_fu_66_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_sliding_window_fu_66_ap_done;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_block_state1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state1();
    void thread_ap_block_state1_ignore_call26();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_grp_sliding_window_fu_66_ap_done();
    void thread_ap_sync_grp_sliding_window_fu_66_ap_ready();
    void thread_grp_sliding_window_fu_66_ap_continue();
    void thread_grp_sliding_window_fu_66_ap_start();
    void thread_in_V_V_read();
    void thread_internal_ap_ready();
    void thread_out_V_V15_din();
    void thread_out_V_V15_write();
    void thread_out_V_V16_din();
    void thread_out_V_V16_write();
    void thread_out_V_V17_din();
    void thread_out_V_V17_write();
    void thread_out_V_V18_din();
    void thread_out_V_V18_write();
    void thread_out_V_V19_din();
    void thread_out_V_V19_write();
    void thread_out_V_V1_din();
    void thread_out_V_V1_write();
    void thread_out_V_V210_din();
    void thread_out_V_V210_write();
    void thread_out_V_V211_din();
    void thread_out_V_V211_write();
    void thread_out_V_V212_din();
    void thread_out_V_V212_write();
    void thread_out_V_V213_din();
    void thread_out_V_V213_write();
    void thread_out_V_V214_din();
    void thread_out_V_V214_write();
    void thread_out_V_V2_din();
    void thread_out_V_V2_write();
    void thread_out_V_V315_din();
    void thread_out_V_V315_write();
    void thread_out_V_V316_din();
    void thread_out_V_V316_write();
    void thread_out_V_V317_din();
    void thread_out_V_V317_write();
    void thread_out_V_V318_din();
    void thread_out_V_V318_write();
    void thread_out_V_V319_din();
    void thread_out_V_V319_write();
    void thread_out_V_V3_din();
    void thread_out_V_V3_write();
    void thread_out_V_V420_din();
    void thread_out_V_V420_write();
    void thread_out_V_V421_din();
    void thread_out_V_V421_write();
    void thread_out_V_V422_din();
    void thread_out_V_V422_write();
    void thread_out_V_V423_din();
    void thread_out_V_V423_write();
    void thread_out_V_V424_din();
    void thread_out_V_V424_write();
    void thread_out_V_V4_din();
    void thread_out_V_V4_write();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
