# 4-bit-ALU-with-C-based-verification


# Project Overview
This project implements a 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL and verifies its functionality using C-based verification.

The design and verification were simulated using EDA Playground.

# âš™ï¸ ALU Operations
| Opcode | Operation |
|------|----------|
| 000 | Addition |
| 001 | Subtraction |
| 010 | AND |
| 011 | OR |
| 100 | XOR |

# ğŸ›  Tools Used
- Verilog HDL
- EDA Playground (Icarus Verilog)
- C 
- GitHub

# ğŸ§ª Verification Flow
1. C program generates random ALU inputs
2. Inputs stored in `input.txt`
3. Verilog testbench reads input file
4. ALU computes output
5. Results written to `output.txt`

# ğŸ‘©â€ğŸ’» Author
Jyotika Nirban  
B.Tech VLSI, Banasthali Vidyapith




