Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/pingwin/VIVADO/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto a24945af3da8443396cf634b479bdc33 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.tb_receiver
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_receiver_behav
