{"Soren Hein": [0, ["Embedded memories in system design - from technology to systems architecture", ["Soren Hein", "Vijay Nagasamy", "Bernhard Rohfleisch", "Christoforos E. Kozyrakis", "Nikil D. Dutt", "Francky Catthoor"], "https://doi.org/10.1145/288548.288549", "iccad", 1998]], "Vijay Nagasamy": [0, ["Embedded memories in system design - from technology to systems architecture", ["Soren Hein", "Vijay Nagasamy", "Bernhard Rohfleisch", "Christoforos E. Kozyrakis", "Nikil D. Dutt", "Francky Catthoor"], "https://doi.org/10.1145/288548.288549", "iccad", 1998]], "Bernhard Rohfleisch": [0, ["Embedded memories in system design - from technology to systems architecture", ["Soren Hein", "Vijay Nagasamy", "Bernhard Rohfleisch", "Christoforos E. Kozyrakis", "Nikil D. Dutt", "Francky Catthoor"], "https://doi.org/10.1145/288548.288549", "iccad", 1998]], "Christoforos E. Kozyrakis": [0, ["Embedded memories in system design - from technology to systems architecture", ["Soren Hein", "Vijay Nagasamy", "Bernhard Rohfleisch", "Christoforos E. Kozyrakis", "Nikil D. Dutt", "Francky Catthoor"], "https://doi.org/10.1145/288548.288549", "iccad", 1998]], "Nikil D. Dutt": [0, ["Embedded memories in system design - from technology to systems architecture", ["Soren Hein", "Vijay Nagasamy", "Bernhard Rohfleisch", "Christoforos E. Kozyrakis", "Nikil D. Dutt", "Francky Catthoor"], "https://doi.org/10.1145/288548.288549", "iccad", 1998]], "Francky Catthoor": [0, ["Embedded memories in system design - from technology to systems architecture", ["Soren Hein", "Vijay Nagasamy", "Bernhard Rohfleisch", "Christoforos E. Kozyrakis", "Nikil D. Dutt", "Francky Catthoor"], "https://doi.org/10.1145/288548.288549", "iccad", 1998]], "Serge Hustin": [0, ["Real-time operating systems for embedded computing", ["Serge Hustin", "Miodrag Potkonjak", "Eric Verhulst", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.289349", "iccad", 1998]], "Miodrag Potkonjak": [0, ["Real-time operating systems for embedded computing", ["Serge Hustin", "Miodrag Potkonjak", "Eric Verhulst", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.289349", "iccad", 1998], ["Signature hiding techniques for FPGA intellectual property protection", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.288606", "iccad", 1998], ["Analysis of watermarking techniques for graph coloring problem", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.288607", "iccad", 1998], ["Intellectual property protection by watermarking combinational logic synthesis solutions", ["Darko Kirovski", "Yean-Yow Hwang", "Miodrag Potkonjak", "Jason Cong"], "https://doi.org/10.1145/288548.288609", "iccad", 1998], ["A quantitative approach to development and validation of synthetic benchmarks for behavioral synthesis", ["Chunho Lee", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.289052", "iccad", 1998], ["Functional debugging of systems-on-chip", ["Darko Kirovski", "Miodrag Potkonjak", "Lisa M. Guerra"], "https://doi.org/10.1145/288548.289081", "iccad", 1998], ["Techniques for energy minimization of communication pipelines", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.289092", "iccad", 1998], ["On-line scheduling of hard real-time tasks on variable voltage processor", ["Inki Hong", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/288548.289105", "iccad", 1998]], "Eric Verhulst": [0, ["Real-time operating systems for embedded computing", ["Serge Hustin", "Miodrag Potkonjak", "Eric Verhulst", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.289349", "iccad", 1998]], "Wayne H. Wolf": [0, ["Real-time operating systems for embedded computing", ["Serge Hustin", "Miodrag Potkonjak", "Eric Verhulst", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.289349", "iccad", 1998], ["How will CAD handle billion-transistor systems? (panel)", ["Robert C. Aitken", "Jason Cong", "Randy Harr", "Kenneth L. Shepard", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.288552", "iccad", 1998], ["Hardware/software co-synthesis with memory hierarchies", ["Yanbing Li", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.289066", "iccad", 1998]], "Sujit Dey": [0, ["High-level design validation and test", ["Sujit Dey", "Jacob A. Abraham", "Yervant Zorian"], "https://doi.org/10.1145/288548.288550", "iccad", 1998], ["Transforming control-flow intensive designs to facilitate power management", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/288548.289107", "iccad", 1998]], "Jacob A. Abraham": [0, ["High-level design validation and test", ["Sujit Dey", "Jacob A. Abraham", "Yervant Zorian"], "https://doi.org/10.1145/288548.288550", "iccad", 1998]], "Yervant Zorian": [0, ["High-level design validation and test", ["Sujit Dey", "Jacob A. Abraham", "Yervant Zorian"], "https://doi.org/10.1145/288548.288550", "iccad", 1998], ["Synthesis of BIST hardware for performance testing of MCM interconnections", ["Rajesh Pendurkar", "Abhijit Chatterjee", "Yervant Zorian"], "https://doi.org/10.1145/288548.288562", "iccad", 1998]], "Phillip Restle": [0, ["Interconnect in high speed designs: problems, methodologies and tools", ["Phillip Restle", "Joel R. Phillips", "Ibrahim M. Elfadel"], "https://doi.org/10.1145/288548.288551", "iccad", 1998]], "Joel R. Phillips": [0, ["Interconnect in high speed designs: problems, methodologies and tools", ["Phillip Restle", "Joel R. Phillips", "Ibrahim M. Elfadel"], "https://doi.org/10.1145/288548.288551", "iccad", 1998], ["Model reduction of time-varying linear systems using approximate multipoint Krylov-subspace projectors", ["Joel R. Phillips"], "https://doi.org/10.1145/288548.288583", "iccad", 1998]], "Ibrahim M. Elfadel": [0, ["Interconnect in high speed designs: problems, methodologies and tools", ["Phillip Restle", "Joel R. Phillips", "Ibrahim M. Elfadel"], "https://doi.org/10.1145/288548.288551", "iccad", 1998]], "Robert C. Aitken": [0, ["How will CAD handle billion-transistor systems? (panel)", ["Robert C. Aitken", "Jason Cong", "Randy Harr", "Kenneth L. Shepard", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.288552", "iccad", 1998]], "Jason Cong": [0, ["How will CAD handle billion-transistor systems? (panel)", ["Robert C. Aitken", "Jason Cong", "Randy Harr", "Kenneth L. Shepard", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.288552", "iccad", 1998], ["Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources", ["Jason Cong", "Songjie Xu"], "https://doi.org/10.1145/288548.288558", "iccad", 1998], ["Intellectual property protection by watermarking combinational logic synthesis solutions", ["Darko Kirovski", "Yean-Yow Hwang", "Miodrag Potkonjak", "Jason Cong"], "https://doi.org/10.1145/288548.288609", "iccad", 1998], ["Multiway partitioning with pairwise movement", ["Jason Cong", "Sung Kyu Lim"], "https://doi.org/10.1145/288548.289079", "iccad", 1998]], "Randy Harr": [0, ["How will CAD handle billion-transistor systems? (panel)", ["Robert C. Aitken", "Jason Cong", "Randy Harr", "Kenneth L. Shepard", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.288552", "iccad", 1998]], "Kenneth L. Shepard": [0, ["How will CAD handle billion-transistor systems? (panel)", ["Robert C. Aitken", "Jason Cong", "Randy Harr", "Kenneth L. Shepard", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.288552", "iccad", 1998]], "Tong Li": [0, ["Efficient transient electrothermal simulation of CMOS VLSI circuits under electrical overstress", ["Tong Li", "Ching-Han Tsai", "Sung-Mo Kang"], "https://doi.org/10.1145/288548.288553", "iccad", 1998]], "Ching-Han Tsai": [0, ["Efficient transient electrothermal simulation of CMOS VLSI circuits under electrical overstress", ["Tong Li", "Ching-Han Tsai", "Sung-Mo Kang"], "https://doi.org/10.1145/288548.288553", "iccad", 1998]], "Sung-Mo Kang": [0.8804953843355179, ["Efficient transient electrothermal simulation of CMOS VLSI circuits under electrical overstress", ["Tong Li", "Ching-Han Tsai", "Sung-Mo Kang"], "https://doi.org/10.1145/288548.288553", "iccad", 1998]], "Tuyen V. Nguyen": [0, ["Simulation of coupling capacitances using matrix partitioning", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ali Sadigh"], "https://doi.org/10.1145/288548.288554", "iccad", 1998]], "Anirudh Devgan": [0, ["Simulation of coupling capacitances using matrix partitioning", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ali Sadigh"], "https://doi.org/10.1145/288548.288554", "iccad", 1998]], "Ali Sadigh": [0, ["Simulation of coupling capacitances using matrix partitioning", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ali Sadigh"], "https://doi.org/10.1145/288548.288554", "iccad", 1998]], "Tao Lin": [0, ["h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response", ["Tao Lin", "Emrah Acar", "Lawrence T. Pileggi"], "https://doi.org/10.1145/288548.288555", "iccad", 1998]], "Emrah Acar": [0, ["h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response", ["Tao Lin", "Emrah Acar", "Lawrence T. Pileggi"], "https://doi.org/10.1145/288548.288555", "iccad", 1998]], "Lawrence T. Pileggi": [0, ["h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response", ["Tao Lin", "Emrah Acar", "Lawrence T. Pileggi"], "https://doi.org/10.1145/288548.288555", "iccad", 1998], ["Determination of worst-case aggressor alignment for delay calculation", ["Paul D. Gross", "Ravishankar Arunachalam", "Karthik Rajagopal", "Lawrence T. Pileggi"], "https://doi.org/10.1145/288548.288616", "iccad", 1998]], "Wilsin Gosti": [0, ["Wireplanning in logic synthesis", ["Wilsin Gosti", "Amit Narayan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/288548.288556", "iccad", 1998]], "Amit Narayan": [0, ["Wireplanning in logic synthesis", ["Wilsin Gosti", "Amit Narayan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/288548.288556", "iccad", 1998]], "Robert K. Brayton": [0, ["Wireplanning in logic synthesis", ["Wilsin Gosti", "Amit Narayan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/288548.288556", "iccad", 1998], ["Implementation and use of SPFDs in optimizing Boolean networks", ["Subarnarekha Sinha", "Robert K. Brayton"], "https://doi.org/10.1145/288548.288584", "iccad", 1998], ["On the optimization power of retiming and resynthesis transformations", ["Rajeev K. Ranjan", "Vigyan Singhal", "Fabio Somenzi", "Robert K. Brayton"], "https://doi.org/10.1145/288548.289061", "iccad", 1998]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Wireplanning in logic synthesis", ["Wilsin Gosti", "Amit Narayan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/288548.288556", "iccad", 1998]], "Yao-Wen Chang": [4.2530515109717726e-08, ["Graph matching-based algorithms for FPGA segmentation design", ["Yao-Wen Chang", "Jai-Ming Lin", "D. F. Wong"], "https://doi.org/10.1145/288548.288557", "iccad", 1998]], "Jai-Ming Lin": [0, ["Graph matching-based algorithms for FPGA segmentation design", ["Yao-Wen Chang", "Jai-Ming Lin", "D. F. Wong"], "https://doi.org/10.1145/288548.288557", "iccad", 1998]], "D. F. Wong": [0, ["Graph matching-based algorithms for FPGA segmentation design", ["Yao-Wen Chang", "Jai-Ming Lin", "D. F. Wong"], "https://doi.org/10.1145/288548.288557", "iccad", 1998], ["Slicing floorplans with pre-placed modules", ["Fung Yu Young", "D. F. Wong"], "https://doi.org/10.1145/288548.288622", "iccad", 1998], ["Network flow based circuit partitioning for time-multiplexed FPGAs", ["Huiqun Liu", "D. F. Wong"], "https://doi.org/10.1145/288548.289077", "iccad", 1998], ["Shaping a VLSI wire to minimize delay using transmission line model", ["Youxin Gao", "D. F. Wong"], "https://doi.org/10.1145/288548.289096", "iccad", 1998], ["Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation", ["Chung-Ping Chen", "Chris C. N. Chu", "D. F. Wong"], "https://doi.org/10.1145/288548.289097", "iccad", 1998]], "Songjie Xu": [0, ["Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources", ["Jason Cong", "Songjie Xu"], "https://doi.org/10.1145/288548.288558", "iccad", 1998]], "Pai H. Chou": [0, ["Control generation for embedded systems based on composition of modal processes", ["Pai H. Chou", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/288548.288559", "iccad", 1998]], "Ken Hines": [0, ["Control generation for embedded systems based on composition of modal processes", ["Pai H. Chou", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/288548.288559", "iccad", 1998]], "Kurt Partridge": [0, ["Control generation for embedded systems based on composition of modal processes", ["Pai H. Chou", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/288548.288559", "iccad", 1998]], "Gaetano Borriello": [0, ["Control generation for embedded systems based on composition of modal processes", ["Pai H. Chou", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/288548.288559", "iccad", 1998], ["Communication synthesis for distributed embedded systems", ["Ross B. Ortega", "Gaetano Borriello"], "https://doi.org/10.1145/288548.289067", "iccad", 1998], ["Interface synthesis: a vertical slice from digital logic to software components", ["Gaetano Borriello", "Luciano Lavagno", "Ross B. Ortega"], "https://doi.org/10.1145/288548.289119", "iccad", 1998]], "Dirk Ziegenbein": [0, ["Representation of process mode correlation for scheduling", ["Dirk Ziegenbein", "Kai Richter", "Rolf Ernst", "Jurgen Teich", "Lothar Thiele"], "https://doi.org/10.1145/288548.288560", "iccad", 1998]], "Kai Richter": [0, ["Representation of process mode correlation for scheduling", ["Dirk Ziegenbein", "Kai Richter", "Rolf Ernst", "Jurgen Teich", "Lothar Thiele"], "https://doi.org/10.1145/288548.288560", "iccad", 1998]], "Rolf Ernst": [0, ["Representation of process mode correlation for scheduling", ["Dirk Ziegenbein", "Kai Richter", "Rolf Ernst", "Jurgen Teich", "Lothar Thiele"], "https://doi.org/10.1145/288548.288560", "iccad", 1998]], "Jurgen Teich": [0, ["Representation of process mode correlation for scheduling", ["Dirk Ziegenbein", "Kai Richter", "Rolf Ernst", "Jurgen Teich", "Lothar Thiele"], "https://doi.org/10.1145/288548.288560", "iccad", 1998]], "Lothar Thiele": [0, ["Representation of process mode correlation for scheduling", ["Dirk Ziegenbein", "Kai Richter", "Rolf Ernst", "Jurgen Teich", "Lothar Thiele"], "https://doi.org/10.1145/288548.288560", "iccad", 1998], ["Symbolic model checking of process networks using interval diagram techniques", ["Karsten Strehl", "Lothar Thiele"], "https://doi.org/10.1145/288548.289117", "iccad", 1998]], "Robert P. Dick": [0, ["CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems", ["Robert P. Dick", "Niraj K. Jha"], "https://doi.org/10.1145/288548.288561", "iccad", 1998]], "Niraj K. Jha": [0, ["CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems", ["Robert P. Dick", "Niraj K. Jha"], "https://doi.org/10.1145/288548.288561", "iccad", 1998], ["Removal of memory access bottlenecks for scheduling control-flow intensive behavioral descriptions", ["Srivaths Ravi", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/288548.289089", "iccad", 1998], ["Transforming control-flow intensive designs to facilitate power management", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/288548.289107", "iccad", 1998]], "Rajesh Pendurkar": [0, ["Synthesis of BIST hardware for performance testing of MCM interconnections", ["Rajesh Pendurkar", "Abhijit Chatterjee", "Yervant Zorian"], "https://doi.org/10.1145/288548.288562", "iccad", 1998]], "Abhijit Chatterjee": [0, ["Synthesis of BIST hardware for performance testing of MCM interconnections", ["Rajesh Pendurkar", "Abhijit Chatterjee", "Yervant Zorian"], "https://doi.org/10.1145/288548.288562", "iccad", 1998], ["CONCERT: a concurrent transient fault simulator for nonlinear analog circuits", ["Junwei Hou", "Abhijit Chatterjee"], "https://doi.org/10.1145/288548.289058", "iccad", 1998]], "Kuen-Jong Lee": [0.03826472908258438, ["Using a single input to support multiple scan chains", ["Kuen-Jong Lee", "Jih-Jeen Chen", "Cheng-Hua Huang"], "https://doi.org/10.1145/288548.288563", "iccad", 1998]], "Jih-Jeen Chen": [0, ["Using a single input to support multiple scan chains", ["Kuen-Jong Lee", "Jih-Jeen Chen", "Cheng-Hua Huang"], "https://doi.org/10.1145/288548.288563", "iccad", 1998]], "Cheng-Hua Huang": [0, ["Using a single input to support multiple scan chains", ["Kuen-Jong Lee", "Jih-Jeen Chen", "Cheng-Hua Huang"], "https://doi.org/10.1145/288548.288563", "iccad", 1998]], "Frank F. Hsu": [0, ["High-level variable selection for partial-scan implementation", ["Frank F. Hsu", "Janak H. Patel"], "https://doi.org/10.1145/288548.288564", "iccad", 1998]], "Janak H. Patel": [0, ["High-level variable selection for partial-scan implementation", ["Frank F. Hsu", "Janak H. Patel"], "https://doi.org/10.1145/288548.288564", "iccad", 1998], ["Test set compaction algorithms for combinational circuits", ["Ilker Hamzaoglu", "Janak H. Patel"], "https://doi.org/10.1145/288548.288615", "iccad", 1998]], "Qingjian Yu": [9.821787751596728e-13, ["Multipoint moment matching model for multiport distributed interconnect networks", ["Qingjian Yu", "Janet Meiling Wang", "Ernest S. Kuh"], "https://doi.org/10.1145/288548.288565", "iccad", 1998]], "Janet Meiling Wang": [5.2691266063872866e-12, ["Multipoint moment matching model for multiport distributed interconnect networks", ["Qingjian Yu", "Janet Meiling Wang", "Ernest S. Kuh"], "https://doi.org/10.1145/288548.288565", "iccad", 1998]], "Ernest S. Kuh": [0, ["Multipoint moment matching model for multiport distributed interconnect networks", ["Qingjian Yu", "Janet Meiling Wang", "Ernest S. Kuh"], "https://doi.org/10.1145/288548.288565", "iccad", 1998]], "Jaijeet S. Roychowdhury": [0, ["Reduced-order modelling of linear time-varying systems", ["Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/288548.288581", "iccad", 1998], ["Estimating noise in RF systems", ["Jaijeet S. Roychowdhury", "Alper Demir"], "https://doi.org/10.1145/288548.288612", "iccad", 1998]], "Subarnarekha Sinha": [0, ["Implementation and use of SPFDs in optimizing Boolean networks", ["Subarnarekha Sinha", "Robert K. Brayton"], "https://doi.org/10.1145/288548.288584", "iccad", 1998]], "Shin-ichi Minato": [0, ["Finding all simple disjunctive decompositions using irredundant sum-of-products forms", ["Shin-ichi Minato", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.288586", "iccad", 1998]], "Giovanni De Micheli": [0, ["Finding all simple disjunctive decompositions using irredundant sum-of-products forms", ["Shin-ichi Minato", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.288586", "iccad", 1998], ["SpC: synthesis of pointers in C: application of pointer analysis to the behavioral synthesis from C", ["Luc Semeria", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.289051", "iccad", 1998], ["Polynomial methods for component matching and verification", ["James Smith", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.289115", "iccad", 1998], ["Dynamic power management of electronic systems", ["Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.289120", "iccad", 1998]], "Yusuke Matsunaga": [0, ["On accelerating pattern matching for technology mapping", ["Yusuke Matsunaga"], "https://doi.org/10.1145/288548.288587", "iccad", 1998]], "Prashant Saxena": [0, ["A performance-driven layer assignment algorithm for multiple interconnect trees", ["Prashant Saxena", "C. L. Liu"], "https://doi.org/10.1145/288548.288589", "iccad", 1998]], "C. L. Liu": [0, ["A performance-driven layer assignment algorithm for multiple interconnect trees", ["Prashant Saxena", "C. L. Liu"], "https://doi.org/10.1145/288548.288589", "iccad", 1998], ["Architecture driven circuit partitioning", ["Chau-Shen Chen", "TingTing Hwang", "C. L. Liu"], "https://doi.org/10.1145/288548.289062", "iccad", 1998], ["Power invariant vector sequence compaction", ["Ali Pinar", "C. L. Liu"], "https://doi.org/10.1145/288548.289073", "iccad", 1998]], "Avaneendra Gupta": [0, ["Optimal 2-D cell layout with integrated transistor folding", ["Avaneendra Gupta", "John P. Hayes"], "https://doi.org/10.1145/288548.288590", "iccad", 1998]], "John P. Hayes": [0, ["Optimal 2-D cell layout with integrated transistor folding", ["Avaneendra Gupta", "John P. Hayes"], "https://doi.org/10.1145/288548.288590", "iccad", 1998]], "Tzu-Chieh Tien": [0, ["Integrating logic retiming and register placement", ["Tzu-Chieh Tien", "Hsiao-Pin Su", "Yu-Wen Tsay", "Yih-Chih Chou", "Youn-Long Lin"], "https://doi.org/10.1145/288548.288591", "iccad", 1998]], "Hsiao-Pin Su": [0, ["Integrating logic retiming and register placement", ["Tzu-Chieh Tien", "Hsiao-Pin Su", "Yu-Wen Tsay", "Yih-Chih Chou", "Youn-Long Lin"], "https://doi.org/10.1145/288548.288591", "iccad", 1998]], "Yu-Wen Tsay": [0, ["Integrating logic retiming and register placement", ["Tzu-Chieh Tien", "Hsiao-Pin Su", "Yu-Wen Tsay", "Yih-Chih Chou", "Youn-Long Lin"], "https://doi.org/10.1145/288548.288591", "iccad", 1998]], "Yih-Chih Chou": [0, ["Integrating logic retiming and register placement", ["Tzu-Chieh Tien", "Hsiao-Pin Su", "Yu-Wen Tsay", "Yih-Chih Chou", "Youn-Long Lin"], "https://doi.org/10.1145/288548.288591", "iccad", 1998], ["A graph-partitioning-based approach for multi-layer constrained via minimization", ["Yih-Chih Chou", "Youn-Long Lin"], "https://doi.org/10.1145/288548.289065", "iccad", 1998]], "Youn-Long Lin": [0, ["Integrating logic retiming and register placement", ["Tzu-Chieh Tien", "Hsiao-Pin Su", "Yu-Wen Tsay", "Yih-Chih Chou", "Youn-Long Lin"], "https://doi.org/10.1145/288548.288591", "iccad", 1998], ["A graph-partitioning-based approach for multi-layer constrained via minimization", ["Yih-Chih Chou", "Youn-Long Lin"], "https://doi.org/10.1145/288548.289065", "iccad", 1998]], "Surendra Bommu": [0, ["Static compaction using overlapped restoration and segment pruning", ["Surendra Bommu", "Srimat T. Chakradhar", "Kiran B. Doreswamy"], "https://doi.org/10.1145/288548.288592", "iccad", 1998]], "Srimat T. Chakradhar": [0, ["Static compaction using overlapped restoration and segment pruning", ["Surendra Bommu", "Srimat T. Chakradhar", "Kiran B. Doreswamy"], "https://doi.org/10.1145/288548.288592", "iccad", 1998]], "Kiran B. Doreswamy": [0, ["Static compaction using overlapped restoration and segment pruning", ["Surendra Bommu", "Srimat T. Chakradhar", "Kiran B. Doreswamy"], "https://doi.org/10.1145/288548.288592", "iccad", 1998]], "Vamsi Boppana": [0, ["Dynamic fault collapsing and diagnostic test pattern generation for sequential circuits", ["Vamsi Boppana", "W. Kent Fuchs"], "https://doi.org/10.1145/288548.288593", "iccad", 1998]], "W. Kent Fuchs": [0, ["Dynamic fault collapsing and diagnostic test pattern generation for sequential circuits", ["Vamsi Boppana", "W. Kent Fuchs"], "https://doi.org/10.1145/288548.288593", "iccad", 1998]], "Michael S. Hsiao": [0, ["A fast, accurate, and non-statistical method for fault coverage estimation", ["Michael S. Hsiao"], "https://doi.org/10.1145/288548.288594", "iccad", 1998]], "Mark M. Gourary": [0, ["Simulation of high-Q oscillators", ["Mark M. Gourary", "Sergey L. Ulyanov", "Michael M. Zharov", "Sergey G. Rusakov"], "https://doi.org/10.1145/288548.288601", "iccad", 1998]], "Sergey L. Ulyanov": [0, ["Simulation of high-Q oscillators", ["Mark M. Gourary", "Sergey L. Ulyanov", "Michael M. Zharov", "Sergey G. Rusakov"], "https://doi.org/10.1145/288548.288601", "iccad", 1998]], "Michael M. Zharov": [0, ["Simulation of high-Q oscillators", ["Mark M. Gourary", "Sergey L. Ulyanov", "Michael M. Zharov", "Sergey G. Rusakov"], "https://doi.org/10.1145/288548.288601", "iccad", 1998]], "Sergey G. Rusakov": [0, ["Simulation of high-Q oscillators", ["Mark M. Gourary", "Sergey L. Ulyanov", "Michael M. Zharov", "Sergey G. Rusakov"], "https://doi.org/10.1145/288548.288601", "iccad", 1998]], "Alper Demir": [0, ["Phase noise in oscillators: DAEs and colored noise sources", ["Alper Demir"], "https://doi.org/10.1145/288548.288602", "iccad", 1998], ["Estimating noise in RF systems", ["Jaijeet S. Roychowdhury", "Alper Demir"], "https://doi.org/10.1145/288548.288612", "iccad", 1998]], "Sharad Kapur": [0, ["High-order Nystr\u00f6m schemes for efficient 3-D capacitance extraction", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/288548.288604", "iccad", 1998]], "David E. Long": [0, ["High-order Nystr\u00f6m schemes for efficient 3-D capacitance extraction", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/288548.288604", "iccad", 1998], ["The design of a cache-friendly BDD library", ["David E. Long"], "https://doi.org/10.1145/288548.289102", "iccad", 1998]], "John Lach": [0, ["Signature hiding techniques for FPGA intellectual property protection", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.288606", "iccad", 1998]], "William H. Mangione-Smith": [0, ["Signature hiding techniques for FPGA intellectual property protection", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.288606", "iccad", 1998]], "Gang Qu": [0, ["Analysis of watermarking techniques for graph coloring problem", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.288607", "iccad", 1998], ["Techniques for energy minimization of communication pipelines", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.289092", "iccad", 1998]], "Darko Kirovski": [0, ["Intellectual property protection by watermarking combinational logic synthesis solutions", ["Darko Kirovski", "Yean-Yow Hwang", "Miodrag Potkonjak", "Jason Cong"], "https://doi.org/10.1145/288548.288609", "iccad", 1998], ["Functional debugging of systems-on-chip", ["Darko Kirovski", "Miodrag Potkonjak", "Lisa M. Guerra"], "https://doi.org/10.1145/288548.289081", "iccad", 1998]], "Yean-Yow Hwang": [0.01141343149356544, ["Intellectual property protection by watermarking combinational logic synthesis solutions", ["Darko Kirovski", "Yean-Yow Hwang", "Miodrag Potkonjak", "Jason Cong"], "https://doi.org/10.1145/288548.288609", "iccad", 1998]], "Dennis Sylvester": [0, ["Getting to the bottom of deep submicron", ["Dennis Sylvester", "Kurt Keutzer"], "https://doi.org/10.1145/288548.288614", "iccad", 1998]], "Kurt Keutzer": [0, ["Getting to the bottom of deep submicron", ["Dennis Sylvester", "Kurt Keutzer"], "https://doi.org/10.1145/288548.288614", "iccad", 1998]], "Paul D. Gross": [0, ["Determination of worst-case aggressor alignment for delay calculation", ["Paul D. Gross", "Ravishankar Arunachalam", "Karthik Rajagopal", "Lawrence T. Pileggi"], "https://doi.org/10.1145/288548.288616", "iccad", 1998]], "Ravishankar Arunachalam": [0, ["Determination of worst-case aggressor alignment for delay calculation", ["Paul D. Gross", "Ravishankar Arunachalam", "Karthik Rajagopal", "Lawrence T. Pileggi"], "https://doi.org/10.1145/288548.288616", "iccad", 1998]], "Karthik Rajagopal": [0, ["Determination of worst-case aggressor alignment for delay calculation", ["Paul D. Gross", "Ravishankar Arunachalam", "Karthik Rajagopal", "Lawrence T. Pileggi"], "https://doi.org/10.1145/288548.288616", "iccad", 1998]], "Andrew R. Conn": [0, ["Noise considerations in circuit optimization", ["Andrew R. Conn", "Ruud A. Haring", "Chandramouli Visweswariah"], "https://doi.org/10.1145/288548.288617", "iccad", 1998]], "Ruud A. Haring": [0, ["Noise considerations in circuit optimization", ["Andrew R. Conn", "Ruud A. Haring", "Chandramouli Visweswariah"], "https://doi.org/10.1145/288548.288617", "iccad", 1998]], "Chandramouli Visweswariah": [0, ["Noise considerations in circuit optimization", ["Andrew R. Conn", "Ruud A. Haring", "Chandramouli Visweswariah"], "https://doi.org/10.1145/288548.288617", "iccad", 1998]], "Rajamohana Hegde": [0, ["Energy-efficiency in presence of deep submicron noise", ["Rajamohana Hegde", "Naresh R. Shanbhag"], "https://doi.org/10.1145/288548.288618", "iccad", 1998]], "Naresh R. Shanbhag": [0, ["Energy-efficiency in presence of deep submicron noise", ["Rajamohana Hegde", "Naresh R. Shanbhag"], "https://doi.org/10.1145/288548.288618", "iccad", 1998]], "Fabrizio Ferrandi": [0, ["Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits", ["Fabrizio Ferrandi", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi", "Fabio Somenzi"], "https://doi.org/10.1145/288548.288619", "iccad", 1998]], "Alberto Macii": [0, ["Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits", ["Fabrizio Ferrandi", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi", "Fabio Somenzi"], "https://doi.org/10.1145/288548.288619", "iccad", 1998]], "Enrico Macii": [0, ["Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits", ["Fabrizio Ferrandi", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi", "Fabio Somenzi"], "https://doi.org/10.1145/288548.288619", "iccad", 1998]], "Massimo Poncino": [0, ["Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits", ["Fabrizio Ferrandi", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi", "Fabio Somenzi"], "https://doi.org/10.1145/288548.288619", "iccad", 1998]], "Riccardo Scarsi": [0, ["Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits", ["Fabrizio Ferrandi", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi", "Fabio Somenzi"], "https://doi.org/10.1145/288548.288619", "iccad", 1998]], "Fabio Somenzi": [0, ["Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits", ["Fabrizio Ferrandi", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi", "Fabio Somenzi"], "https://doi.org/10.1145/288548.288619", "iccad", 1998], ["Approximate reachability don't cares for CTL model checking", ["In-Ho Moon", "Jae-Young Jang", "Gary D. Hachtel", "Fabio Somenzi", "Jun Yuan", "Carl Pixley"], "https://doi.org/10.1145/288548.289053", "iccad", 1998], ["On the optimization power of retiming and resynthesis transformations", ["Rajeev K. Ranjan", "Vigyan Singhal", "Fabio Somenzi", "Robert K. Brayton"], "https://doi.org/10.1145/288548.289061", "iccad", 1998]], "Tyler Thorp": [0, ["Domino logic synthesis using complex static gates", ["Tyler Thorp", "Gin Yee", "Carl Sechen"], "https://doi.org/10.1145/288548.288620", "iccad", 1998]], "Gin Yee": [0, ["Domino logic synthesis using complex static gates", ["Tyler Thorp", "Gin Yee", "Carl Sechen"], "https://doi.org/10.1145/288548.288620", "iccad", 1998]], "Carl Sechen": [0, ["Domino logic synthesis using complex static gates", ["Tyler Thorp", "Gin Yee", "Carl Sechen"], "https://doi.org/10.1145/288548.288620", "iccad", 1998]], "Min Zhao": [0, ["Technology mapping for domino logic", ["Min Zhao", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/288548.288621", "iccad", 1998]], "Sachin S. Sapatnekar": [0, ["Technology mapping for domino logic", ["Min Zhao", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/288548.288621", "iccad", 1998]], "Fung Yu Young": [0, ["Slicing floorplans with pre-placed modules", ["Fung Yu Young", "D. F. Wong"], "https://doi.org/10.1145/288548.288622", "iccad", 1998]], "Maggie Zhiwei Kang": [6.024898678916313e-12, ["Arbitrary rectilinear block packing based on sequence pair", ["Maggie Zhiwei Kang", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/288548.288623", "iccad", 1998]], "Wayne Wei-Ming Dai": [0, ["Arbitrary rectilinear block packing based on sequence pair", ["Maggie Zhiwei Kang", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/288548.288623", "iccad", 1998]], "Keishi Sakanushi": [0, ["The multi-BSG: stochastic approach to an optimum packing of convex-rectilinear blocks", ["Keishi Sakanushi", "Shigetoshi Nakatake", "Yoji Kajitani"], "https://doi.org/10.1145/288548.288624", "iccad", 1998], ["The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications", ["Shigetoshi Nakatake", "Keishi Sakanushi", "Yoji Kajitani", "Masahiro Kawakita"], "https://doi.org/10.1145/288548.289064", "iccad", 1998]], "Shigetoshi Nakatake": [0, ["The multi-BSG: stochastic approach to an optimum packing of convex-rectilinear blocks", ["Keishi Sakanushi", "Shigetoshi Nakatake", "Yoji Kajitani"], "https://doi.org/10.1145/288548.288624", "iccad", 1998], ["The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications", ["Shigetoshi Nakatake", "Keishi Sakanushi", "Yoji Kajitani", "Masahiro Kawakita"], "https://doi.org/10.1145/288548.289064", "iccad", 1998]], "Yoji Kajitani": [0, ["The multi-BSG: stochastic approach to an optimum packing of convex-rectilinear blocks", ["Keishi Sakanushi", "Shigetoshi Nakatake", "Yoji Kajitani"], "https://doi.org/10.1145/288548.288624", "iccad", 1998], ["The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications", ["Shigetoshi Nakatake", "Keishi Sakanushi", "Yoji Kajitani", "Masahiro Kawakita"], "https://doi.org/10.1145/288548.289064", "iccad", 1998]], "Ramesh C. Tekumalla": [0, ["On primitive fault test generation in non-scan sequential circuits", ["Ramesh C. Tekumalla", "Premachandran R. Menon"], "https://doi.org/10.1145/288548.288625", "iccad", 1998]], "Premachandran R. Menon": [0, ["On primitive fault test generation in non-scan sequential circuits", ["Ramesh C. Tekumalla", "Premachandran R. Menon"], "https://doi.org/10.1145/288548.288625", "iccad", 1998]], "Ilker Hamzaoglu": [0, ["Test set compaction algorithms for combinational circuits", ["Ilker Hamzaoglu", "Janak H. Patel"], "https://doi.org/10.1145/288548.288615", "iccad", 1998]], "Chauchin Su": [0, ["A linear optimal test generation algorithm for interconnect testing", ["Chauchin Su"], "https://doi.org/10.1145/288548.288626", "iccad", 1998]], "Maria del Mar Hershenson": [0, ["GPCAD: a tool for CMOS op-amp synthesis", ["Maria del Mar Hershenson", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1145/288548.288628", "iccad", 1998]], "Stephen P. Boyd": [0, ["GPCAD: a tool for CMOS op-amp synthesis", ["Maria del Mar Hershenson", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1145/288548.288628", "iccad", 1998]], "Thomas H. Lee": [6.507566360780537e-11, ["GPCAD: a tool for CMOS op-amp synthesis", ["Maria del Mar Hershenson", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1145/288548.288628", "iccad", 1998]], "Francky Leyn": [0, ["An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits", ["Francky Leyn", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/288548.288629", "iccad", 1998]], "Georges G. E. Gielen": [0, ["An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits", ["Francky Leyn", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/288548.288629", "iccad", 1998], ["Efficient analog circuit synthesis with simultaneous yield and robustness optimization", ["Geert Debyser", "Georges G. E. Gielen"], "https://doi.org/10.1145/288548.288630", "iccad", 1998]], "Willy M. C. Sansen": [0, ["An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits", ["Francky Leyn", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/288548.288629", "iccad", 1998]], "Geert Debyser": [0, ["Efficient analog circuit synthesis with simultaneous yield and robustness optimization", ["Geert Debyser", "Georges G. E. Gielen"], "https://doi.org/10.1145/288548.288630", "iccad", 1998]], "Balakrishnan Iyer": [0, ["Reencoding for cycle-time minimization under fixed encoding length", ["Balakrishnan Iyer", "Maciej J. Ciesielski"], "https://doi.org/10.1145/288548.288631", "iccad", 1998]], "Maciej J. Ciesielski": [0, ["Reencoding for cycle-time minimization under fixed encoding length", ["Balakrishnan Iyer", "Maciej J. Ciesielski"], "https://doi.org/10.1145/288548.288631", "iccad", 1998]], "Soha Hassoun": [0, ["Using precomputation in architecture and logic resynthesis", ["Soha Hassoun", "Carl Ebeling"], "https://doi.org/10.1145/288548.288632", "iccad", 1998]], "Carl Ebeling": [0, ["Using precomputation in architecture and logic resynthesis", ["Soha Hassoun", "Carl Ebeling"], "https://doi.org/10.1145/288548.288632", "iccad", 1998]], "Jordi Cortadella": [0, ["Lazy transition systems: application to timing optimization of asynchronous circuits", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Taubin", "Alexandre Yakovlev"], "https://doi.org/10.1145/288548.288633", "iccad", 1998]], "Michael Kishinevsky": [0, ["Lazy transition systems: application to timing optimization of asynchronous circuits", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Taubin", "Alexandre Yakovlev"], "https://doi.org/10.1145/288548.288633", "iccad", 1998]], "Alex Kondratyev": [0, ["Lazy transition systems: application to timing optimization of asynchronous circuits", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Taubin", "Alexandre Yakovlev"], "https://doi.org/10.1145/288548.288633", "iccad", 1998]], "Luciano Lavagno": [0, ["Lazy transition systems: application to timing optimization of asynchronous circuits", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Taubin", "Alexandre Yakovlev"], "https://doi.org/10.1145/288548.288633", "iccad", 1998], ["Interface synthesis: a vertical slice from digital logic to software components", ["Gaetano Borriello", "Luciano Lavagno", "Ross B. Ortega"], "https://doi.org/10.1145/288548.289119", "iccad", 1998]], "Alexander Taubin": [0, ["Lazy transition systems: application to timing optimization of asynchronous circuits", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Taubin", "Alexandre Yakovlev"], "https://doi.org/10.1145/288548.288633", "iccad", 1998]], "Alexandre Yakovlev": [0, ["Lazy transition systems: application to timing optimization of asynchronous circuits", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Taubin", "Alexandre Yakovlev"], "https://doi.org/10.1145/288548.288633", "iccad", 1998]], "Amit Chowdhary": [0, ["A general approach for regularity extraction in datapath circuits", ["Amit Chowdhary", "Sudhakar Kale", "Phani K. Saripella", "Naresh Sehgal", "Rajesh K. Gupta"], "https://doi.org/10.1145/288548.289050", "iccad", 1998]], "Sudhakar Kale": [0, ["A general approach for regularity extraction in datapath circuits", ["Amit Chowdhary", "Sudhakar Kale", "Phani K. Saripella", "Naresh Sehgal", "Rajesh K. Gupta"], "https://doi.org/10.1145/288548.289050", "iccad", 1998]], "Phani K. Saripella": [0, ["A general approach for regularity extraction in datapath circuits", ["Amit Chowdhary", "Sudhakar Kale", "Phani K. Saripella", "Naresh Sehgal", "Rajesh K. Gupta"], "https://doi.org/10.1145/288548.289050", "iccad", 1998]], "Naresh Sehgal": [0, ["A general approach for regularity extraction in datapath circuits", ["Amit Chowdhary", "Sudhakar Kale", "Phani K. Saripella", "Naresh Sehgal", "Rajesh K. Gupta"], "https://doi.org/10.1145/288548.289050", "iccad", 1998]], "Rajesh K. Gupta": [0, ["A general approach for regularity extraction in datapath circuits", ["Amit Chowdhary", "Sudhakar Kale", "Phani K. Saripella", "Naresh Sehgal", "Rajesh K. Gupta"], "https://doi.org/10.1145/288548.289050", "iccad", 1998]], "Luc Semeria": [0, ["SpC: synthesis of pointers in C: application of pointer analysis to the behavioral synthesis from C", ["Luc Semeria", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.289051", "iccad", 1998]], "Chunho Lee": [0.5, ["A quantitative approach to development and validation of synthetic benchmarks for behavioral synthesis", ["Chunho Lee", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.289052", "iccad", 1998]], "In-Ho Moon": [0.8532150834798813, ["Approximate reachability don't cares for CTL model checking", ["In-Ho Moon", "Jae-Young Jang", "Gary D. Hachtel", "Fabio Somenzi", "Jun Yuan", "Carl Pixley"], "https://doi.org/10.1145/288548.289053", "iccad", 1998]], "Jae-Young Jang": [0.9989203661680222, ["Approximate reachability don't cares for CTL model checking", ["In-Ho Moon", "Jae-Young Jang", "Gary D. Hachtel", "Fabio Somenzi", "Jun Yuan", "Carl Pixley"], "https://doi.org/10.1145/288548.289053", "iccad", 1998]], "Gary D. Hachtel": [0, ["Approximate reachability don't cares for CTL model checking", ["In-Ho Moon", "Jae-Young Jang", "Gary D. Hachtel", "Fabio Somenzi", "Jun Yuan", "Carl Pixley"], "https://doi.org/10.1145/288548.289053", "iccad", 1998]], "Jun Yuan": [0, ["Approximate reachability don't cares for CTL model checking", ["In-Ho Moon", "Jae-Young Jang", "Gary D. Hachtel", "Fabio Somenzi", "Jun Yuan", "Carl Pixley"], "https://doi.org/10.1145/288548.289053", "iccad", 1998]], "Carl Pixley": [0, ["Approximate reachability don't cares for CTL model checking", ["In-Ho Moon", "Jae-Young Jang", "Gary D. Hachtel", "Fabio Somenzi", "Jun Yuan", "Carl Pixley"], "https://doi.org/10.1145/288548.289053", "iccad", 1998]], "Gila Kamhi": [0, ["Adaptive variable reordering for symbolic model checking", ["Gila Kamhi", "Limor Fix"], "https://doi.org/10.1145/288548.289054", "iccad", 1998]], "Limor Fix": [0, ["Adaptive variable reordering for symbolic model checking", ["Gila Kamhi", "Limor Fix"], "https://doi.org/10.1145/288548.289054", "iccad", 1998]], "Shankar G. Govindaraju": [0, ["Verification by approximate forward and backward reachability", ["Shankar G. Govindaraju", "David L. Dill"], "https://doi.org/10.1145/288548.289055", "iccad", 1998]], "David L. Dill": [0, ["Verification by approximate forward and backward reachability", ["Shankar G. Govindaraju", "David L. Dill"], "https://doi.org/10.1145/288548.289055", "iccad", 1998]], "Ravindranath Naiknaware": [0, ["CMOS analog circuit stack generation with matching constraints", ["Ravindranath Naiknaware", "Terri S. Fiez"], "https://doi.org/10.1145/288548.289056", "iccad", 1998]], "Terri S. Fiez": [0, ["CMOS analog circuit stack generation with matching constraints", ["Ravindranath Naiknaware", "Terri S. Fiez"], "https://doi.org/10.1145/288548.289056", "iccad", 1998]], "Sam D. Huynh": [0, ["Testability analysis and multi-frequency ATPG for analog circuits and systems", ["Sam D. Huynh", "Seongwon Kim", "Mani Soma", "Jinyan Zhang"], "https://doi.org/10.1145/288548.289057", "iccad", 1998]], "Seongwon Kim": [0.9999760389328003, ["Testability analysis and multi-frequency ATPG for analog circuits and systems", ["Sam D. Huynh", "Seongwon Kim", "Mani Soma", "Jinyan Zhang"], "https://doi.org/10.1145/288548.289057", "iccad", 1998]], "Mani Soma": [0, ["Testability analysis and multi-frequency ATPG for analog circuits and systems", ["Sam D. Huynh", "Seongwon Kim", "Mani Soma", "Jinyan Zhang"], "https://doi.org/10.1145/288548.289057", "iccad", 1998]], "Jinyan Zhang": [0, ["Testability analysis and multi-frequency ATPG for analog circuits and systems", ["Sam D. Huynh", "Seongwon Kim", "Mani Soma", "Jinyan Zhang"], "https://doi.org/10.1145/288548.289057", "iccad", 1998]], "Junwei Hou": [0, ["CONCERT: a concurrent transient fault simulator for nonlinear analog circuits", ["Junwei Hou", "Abhijit Chatterjee"], "https://doi.org/10.1145/288548.289058", "iccad", 1998]], "Kazuhiro Nakamura": [0, ["Waiting false path analysis of sequential logic circuits for performance optimization", ["Kazuhiro Nakamura", "Kazuyoshi Takagi", "Shinji Kimura", "Katsumasa Watanabe"], "https://doi.org/10.1145/288548.289059", "iccad", 1998]], "Kazuyoshi Takagi": [0, ["Waiting false path analysis of sequential logic circuits for performance optimization", ["Kazuhiro Nakamura", "Kazuyoshi Takagi", "Shinji Kimura", "Katsumasa Watanabe"], "https://doi.org/10.1145/288548.289059", "iccad", 1998]], "Shinji Kimura": [0, ["Waiting false path analysis of sequential logic circuits for performance optimization", ["Kazuhiro Nakamura", "Kazuyoshi Takagi", "Shinji Kimura", "Katsumasa Watanabe"], "https://doi.org/10.1145/288548.289059", "iccad", 1998]], "Katsumasa Watanabe": [0, ["Waiting false path analysis of sequential logic circuits for performance optimization", ["Kazuhiro Nakamura", "Kazuyoshi Takagi", "Shinji Kimura", "Katsumasa Watanabe"], "https://doi.org/10.1145/288548.289059", "iccad", 1998]], "Marios C. Papaefthymiou": [0, ["Asymptotically efficient retiming under setup and hold constraints", ["Marios C. Papaefthymiou"], "https://doi.org/10.1145/288548.289060", "iccad", 1998]], "Rajeev K. Ranjan": [0, ["On the optimization power of retiming and resynthesis transformations", ["Rajeev K. Ranjan", "Vigyan Singhal", "Fabio Somenzi", "Robert K. Brayton"], "https://doi.org/10.1145/288548.289061", "iccad", 1998]], "Vigyan Singhal": [0, ["On the optimization power of retiming and resynthesis transformations", ["Rajeev K. Ranjan", "Vigyan Singhal", "Fabio Somenzi", "Robert K. Brayton"], "https://doi.org/10.1145/288548.289061", "iccad", 1998], ["Robust latch mapping for combinational equivalence checking", ["Jerry R. Burch", "Vigyan Singhal"], "https://doi.org/10.1145/288548.289087", "iccad", 1998], ["Tight integration of combinational verification methods", ["Jerry R. Burch", "Vigyan Singhal"], "https://doi.org/10.1145/288548.289088", "iccad", 1998]], "Chau-Shen Chen": [0, ["Architecture driven circuit partitioning", ["Chau-Shen Chen", "TingTing Hwang", "C. L. Liu"], "https://doi.org/10.1145/288548.289062", "iccad", 1998]], "TingTing Hwang": [2.0288515659161455e-11, ["Architecture driven circuit partitioning", ["Chau-Shen Chen", "TingTing Hwang", "C. L. Liu"], "https://doi.org/10.1145/288548.289062", "iccad", 1998]], "Shantanu Tarafdar": [0, ["Integrating floorplanning in data-transfer based high-level synthesis", ["Shantanu Tarafdar", "Miriam Leeser", "Zixin Yin"], "https://doi.org/10.1145/288548.289063", "iccad", 1998]], "Miriam Leeser": [0, ["Integrating floorplanning in data-transfer based high-level synthesis", ["Shantanu Tarafdar", "Miriam Leeser", "Zixin Yin"], "https://doi.org/10.1145/288548.289063", "iccad", 1998]], "Zixin Yin": [0, ["Integrating floorplanning in data-transfer based high-level synthesis", ["Shantanu Tarafdar", "Miriam Leeser", "Zixin Yin"], "https://doi.org/10.1145/288548.289063", "iccad", 1998]], "Masahiro Kawakita": [0, ["The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications", ["Shigetoshi Nakatake", "Keishi Sakanushi", "Yoji Kajitani", "Masahiro Kawakita"], "https://doi.org/10.1145/288548.289064", "iccad", 1998]], "Yanbing Li": [0, ["Hardware/software co-synthesis with memory hierarchies", ["Yanbing Li", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.289066", "iccad", 1998]], "Ross B. Ortega": [0, ["Communication synthesis for distributed embedded systems", ["Ross B. Ortega", "Gaetano Borriello"], "https://doi.org/10.1145/288548.289067", "iccad", 1998], ["Interface synthesis: a vertical slice from digital logic to software components", ["Gaetano Borriello", "Luciano Lavagno", "Ross B. Ortega"], "https://doi.org/10.1145/288548.289119", "iccad", 1998]], "Kayhan Kucukcakar": [0, ["Analysis of emerging core-based design lifecycle", ["Kayhan Kucukcakar"], "https://doi.org/10.1145/288548.289068", "iccad", 1998]], "Enno Wein": [0, ["Core integration: overview and challenges", ["Enno Wein"], "https://doi.org/10.1145/288548.289069", "iccad", 1998]], "Resve A. Saleh": [0, ["Full-chip verification of UDSM designs", ["Resve A. Saleh", "David Overhauser", "Sandy Taylor"], "https://doi.org/10.1145/288548.289070", "iccad", 1998]], "David Overhauser": [0, ["Full-chip verification of UDSM designs", ["Resve A. Saleh", "David Overhauser", "Sandy Taylor"], "https://doi.org/10.1145/288548.289070", "iccad", 1998]], "Sandy Taylor": [0, ["Full-chip verification of UDSM designs", ["Resve A. Saleh", "David Overhauser", "Sandy Taylor"], "https://doi.org/10.1145/288548.289070", "iccad", 1998]], "Alessandro Bogliolo": [0, ["Node sampling: a robust RTL power modeling approach", ["Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/288548.289071", "iccad", 1998], ["Dynamic power management of electronic systems", ["Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.289120", "iccad", 1998]], "Luca Benini": [0, ["Node sampling: a robust RTL power modeling approach", ["Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/288548.289071", "iccad", 1998], ["Dynamic power management of electronic systems", ["Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.289120", "iccad", 1998]], "Zhanping Chen": [0, ["Estimation of power sensitivity in sequential circuits with power macromodeling application", ["Zhanping Chen", "Kaushik Roy", "Edwin K. P. Chong"], "https://doi.org/10.1145/288548.289072", "iccad", 1998]], "Kaushik Roy": [0, ["Estimation of power sensitivity in sequential circuits with power macromodeling application", ["Zhanping Chen", "Kaushik Roy", "Edwin K. P. Chong"], "https://doi.org/10.1145/288548.289072", "iccad", 1998]], "Edwin K. P. Chong": [8.914316218522345e-08, ["Estimation of power sensitivity in sequential circuits with power macromodeling application", ["Zhanping Chen", "Kaushik Roy", "Edwin K. P. Chong"], "https://doi.org/10.1145/288548.289072", "iccad", 1998]], "Ali Pinar": [0, ["Power invariant vector sequence compaction", ["Ali Pinar", "C. L. Liu"], "https://doi.org/10.1145/288548.289073", "iccad", 1998]], "Steve Haynal": [0, ["Efficient encoding for exact symbolic automata-based scheduling", ["Steve Haynal", "Forrest Brewer"], "https://doi.org/10.1145/288548.289074", "iccad", 1998]], "Forrest Brewer": [0, ["Efficient encoding for exact symbolic automata-based scheduling", ["Steve Haynal", "Forrest Brewer"], "https://doi.org/10.1145/288548.289074", "iccad", 1998]], "Jorge M. Pena": [0, ["A new algorithm for the reduction of incompletely specified finite state machines", ["Jorge M. Pena", "Arlindo L. Oliveira"], "https://doi.org/10.1145/288548.289075", "iccad", 1998]], "Arlindo L. Oliveira": [0, ["A new algorithm for the reduction of incompletely specified finite state machines", ["Jorge M. Pena", "Arlindo L. Oliveira"], "https://doi.org/10.1145/288548.289075", "iccad", 1998]], "Qi Wang": [1.1267234185652342e-05, ["Static power optimization of deep submicron CMOS circuits for dual VT technology", ["Qi Wang", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/288548.289076", "iccad", 1998]], "Sarma B. K. Vrudhula": [0, ["Static power optimization of deep submicron CMOS circuits for dual VT technology", ["Qi Wang", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/288548.289076", "iccad", 1998]], "Huiqun Liu": [0, ["Network flow based circuit partitioning for time-multiplexed FPGAs", ["Huiqun Liu", "D. F. Wong"], "https://doi.org/10.1145/288548.289077", "iccad", 1998]], "Sverre Wichlund": [0, ["On multilevel circuit partitioning", ["Sverre Wichlund"], "https://doi.org/10.1145/288548.289078", "iccad", 1998]], "Sung Kyu Lim": [0.9975332617759705, ["Multiway partitioning with pairwise movement", ["Jason Cong", "Sung Kyu Lim"], "https://doi.org/10.1145/288548.289079", "iccad", 1998]], "Pranav Ashar": [0, ["Verification of RTL generated from scheduled behavior in a high-level synthesis flow", ["Pranav Ashar", "Subhrajit Bhattacharya", "Anand Raghunathan", "Akira Mukaiyama"], "https://doi.org/10.1145/288548.289080", "iccad", 1998]], "Subhrajit Bhattacharya": [0, ["Verification of RTL generated from scheduled behavior in a high-level synthesis flow", ["Pranav Ashar", "Subhrajit Bhattacharya", "Anand Raghunathan", "Akira Mukaiyama"], "https://doi.org/10.1145/288548.289080", "iccad", 1998]], "Anand Raghunathan": [0, ["Verification of RTL generated from scheduled behavior in a high-level synthesis flow", ["Pranav Ashar", "Subhrajit Bhattacharya", "Anand Raghunathan", "Akira Mukaiyama"], "https://doi.org/10.1145/288548.289080", "iccad", 1998], ["Transforming control-flow intensive designs to facilitate power management", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/288548.289107", "iccad", 1998]], "Akira Mukaiyama": [0, ["Verification of RTL generated from scheduled behavior in a high-level synthesis flow", ["Pranav Ashar", "Subhrajit Bhattacharya", "Anand Raghunathan", "Akira Mukaiyama"], "https://doi.org/10.1145/288548.289080", "iccad", 1998]], "Lisa M. Guerra": [0, ["Functional debugging of systems-on-chip", ["Darko Kirovski", "Miodrag Potkonjak", "Lisa M. Guerra"], "https://doi.org/10.1145/288548.289081", "iccad", 1998]], "Pei-Hsin Ho": [0, ["Formal verification of pipeline control using controlled token nets and abstract interpretation", ["Pei-Hsin Ho", "Adrian J. Isles", "Timothy Kam"], "https://doi.org/10.1145/288548.289082", "iccad", 1998]], "Adrian J. Isles": [0, ["Formal verification of pipeline control using controlled token nets and abstract interpretation", ["Pei-Hsin Ho", "Adrian J. Isles", "Timothy Kam"], "https://doi.org/10.1145/288548.289082", "iccad", 1998]], "Timothy Kam": [0, ["Formal verification of pipeline control using controlled token nets and abstract interpretation", ["Pei-Hsin Ho", "Adrian J. Isles", "Timothy Kam"], "https://doi.org/10.1145/288548.289082", "iccad", 1998]], "Akio Hirata": [0, ["Proposal of a timing model for CMOS logic gates driving a CRC load", ["Akio Hirata", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1145/288548.289083", "iccad", 1998]], "Hidetoshi Onodera": [0, ["Proposal of a timing model for CMOS logic gates driving a CRC load", ["Akio Hirata", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1145/288548.289083", "iccad", 1998]], "Keikichi Tamaru": [0, ["Proposal of a timing model for CMOS logic gates driving a CRC load", ["Akio Hirata", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1145/288548.289083", "iccad", 1998]], "Frederik Beeftink": [0, ["Gate-size selection for standard cell libraries", ["Frederik Beeftink", "Prabhakar Kudva", "David S. Kung", "Leon Stok"], "https://doi.org/10.1145/288548.289084", "iccad", 1998]], "Prabhakar Kudva": [0, ["Gate-size selection for standard cell libraries", ["Frederik Beeftink", "Prabhakar Kudva", "David S. Kung", "Leon Stok"], "https://doi.org/10.1145/288548.289084", "iccad", 1998]], "David S. Kung": [2.552527564314566e-10, ["Gate-size selection for standard cell libraries", ["Frederik Beeftink", "Prabhakar Kudva", "David S. Kung", "Leon Stok"], "https://doi.org/10.1145/288548.289084", "iccad", 1998]], "Leon Stok": [0, ["Gate-size selection for standard cell libraries", ["Frederik Beeftink", "Prabhakar Kudva", "David S. Kung", "Leon Stok"], "https://doi.org/10.1145/288548.289084", "iccad", 1998]], "Pasquale Cocchini": [0, ["Fanout optimization under a submicron transistor-level delay model", ["Pasquale Cocchini", "Massoud Pedram", "Gianluca Piccinini", "Maurizio Zamboni"], "https://doi.org/10.1145/288548.289085", "iccad", 1998]], "Massoud Pedram": [0, ["Fanout optimization under a submicron transistor-level delay model", ["Pasquale Cocchini", "Massoud Pedram", "Gianluca Piccinini", "Maurizio Zamboni"], "https://doi.org/10.1145/288548.289085", "iccad", 1998], ["A simultaneous routing tree construction and fanout optimization algorithm", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/288548.289098", "iccad", 1998]], "Gianluca Piccinini": [0, ["Fanout optimization under a submicron transistor-level delay model", ["Pasquale Cocchini", "Massoud Pedram", "Gianluca Piccinini", "Maurizio Zamboni"], "https://doi.org/10.1145/288548.289085", "iccad", 1998]], "Maurizio Zamboni": [0, ["Fanout optimization under a submicron transistor-level delay model", ["Pasquale Cocchini", "Massoud Pedram", "Gianluca Piccinini", "Maurizio Zamboni"], "https://doi.org/10.1145/288548.289085", "iccad", 1998]], "Gagan Hasteer": [0, ["Efficient equivalence checking of multi-phase designs using retiming", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/288548.289086", "iccad", 1998]], "Anmol Mathur": [0, ["Efficient equivalence checking of multi-phase designs using retiming", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/288548.289086", "iccad", 1998]], "Prithviraj Banerjee": [0, ["Efficient equivalence checking of multi-phase designs using retiming", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/288548.289086", "iccad", 1998], ["PowerDrive: a fast, canonical POWER estimator for DRIVing synthEsis", ["Sumit Roy", "Harm Arts", "Prithviraj Banerjee"], "https://doi.org/10.1145/288548.289094", "iccad", 1998]], "Jerry R. Burch": [0, ["Robust latch mapping for combinational equivalence checking", ["Jerry R. Burch", "Vigyan Singhal"], "https://doi.org/10.1145/288548.289087", "iccad", 1998], ["Tight integration of combinational verification methods", ["Jerry R. Burch", "Vigyan Singhal"], "https://doi.org/10.1145/288548.289088", "iccad", 1998]], "Srivaths Ravi": [0, ["Removal of memory access bottlenecks for scheduling control-flow intensive behavioral descriptions", ["Srivaths Ravi", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/288548.289089", "iccad", 1998]], "Ganesh Lakshminarayana": [0, ["Removal of memory access bottlenecks for scheduling control-flow intensive behavioral descriptions", ["Srivaths Ravi", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/288548.289089", "iccad", 1998], ["Transforming control-flow intensive designs to facilitate power management", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/288548.289107", "iccad", 1998]], "Wim F. J. Verhaegh": [0, ["Period assignment in multidimensional periodic scheduling", ["Wim F. J. Verhaegh", "Emile H. L. Aarts", "Paul C. N. van Gorp"], "https://doi.org/10.1145/288548.289090", "iccad", 1998]], "Emile H. L. Aarts": [0, ["Period assignment in multidimensional periodic scheduling", ["Wim F. J. Verhaegh", "Emile H. L. Aarts", "Paul C. N. van Gorp"], "https://doi.org/10.1145/288548.289090", "iccad", 1998]], "Paul C. N. van Gorp": [0, ["Period assignment in multidimensional periodic scheduling", ["Wim F. J. Verhaegh", "Emile H. L. Aarts", "Paul C. N. van Gorp"], "https://doi.org/10.1145/288548.289090", "iccad", 1998]], "M. Narasimhan": [0, ["Improving the computational performance of ILP-based problems", ["M. Narasimhan", "J. Ramanujam"], "https://doi.org/10.1145/288548.289091", "iccad", 1998]], "J. Ramanujam": [0, ["Improving the computational performance of ILP-based problems", ["M. Narasimhan", "J. Ramanujam"], "https://doi.org/10.1145/288548.289091", "iccad", 1998]], "Sumit Roy": [0, ["PowerDrive: a fast, canonical POWER estimator for DRIVing synthEsis", ["Sumit Roy", "Harm Arts", "Prithviraj Banerjee"], "https://doi.org/10.1145/288548.289094", "iccad", 1998]], "Harm Arts": [0, ["PowerDrive: a fast, canonical POWER estimator for DRIVing synthEsis", ["Sumit Roy", "Harm Arts", "Prithviraj Banerjee"], "https://doi.org/10.1145/288548.289094", "iccad", 1998]], "Efstathios D. Kyriakis-Bitzaros": [0, ["Accurate calculation of bit-level transition activity using word-level statistics and entropy function", ["Efstathios D. Kyriakis-Bitzaros", "Spiridon Nikolaidis", "Anna Tatsaki"], "https://doi.org/10.1145/288548.289095", "iccad", 1998]], "Spiridon Nikolaidis": [0, ["Accurate calculation of bit-level transition activity using word-level statistics and entropy function", ["Efstathios D. Kyriakis-Bitzaros", "Spiridon Nikolaidis", "Anna Tatsaki"], "https://doi.org/10.1145/288548.289095", "iccad", 1998]], "Anna Tatsaki": [0, ["Accurate calculation of bit-level transition activity using word-level statistics and entropy function", ["Efstathios D. Kyriakis-Bitzaros", "Spiridon Nikolaidis", "Anna Tatsaki"], "https://doi.org/10.1145/288548.289095", "iccad", 1998]], "Youxin Gao": [0, ["Shaping a VLSI wire to minimize delay using transmission line model", ["Youxin Gao", "D. F. Wong"], "https://doi.org/10.1145/288548.289096", "iccad", 1998]], "Chung-Ping Chen": [0, ["Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation", ["Chung-Ping Chen", "Chris C. N. Chu", "D. F. Wong"], "https://doi.org/10.1145/288548.289097", "iccad", 1998]], "Chris C. N. Chu": [5.475138259436463e-10, ["Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation", ["Chung-Ping Chen", "Chris C. N. Chu", "D. F. Wong"], "https://doi.org/10.1145/288548.289097", "iccad", 1998]], "Amir H. Salek": [0, ["A simultaneous routing tree construction and fanout optimization algorithm", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/288548.289098", "iccad", 1998]], "Jinan Lou": [0, ["A simultaneous routing tree construction and fanout optimization algorithm", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/288548.289098", "iccad", 1998]], "Jawahar Jain": [0, ["Sampling schemes for computing OBDD variable orderings", ["Jawahar Jain", "William Adams", "Masahiro Fujita"], "https://doi.org/10.1145/288548.289099", "iccad", 1998]], "William Adams": [0, ["Sampling schemes for computing OBDD variable orderings", ["Jawahar Jain", "William Adams", "Masahiro Fujita"], "https://doi.org/10.1145/288548.289099", "iccad", 1998]], "Masahiro Fujita": [0, ["Sampling schemes for computing OBDD variable orderings", ["Jawahar Jain", "William Adams", "Masahiro Fujita"], "https://doi.org/10.1145/288548.289099", "iccad", 1998]], "Justin E. Harlow III": [0, ["Design of experiments in BDD variable ordering: lessons learned", ["Justin E. Harlow III", "Franc Brglez"], "https://doi.org/10.1145/288548.289103", "iccad", 1998]], "Franc Brglez": [0, ["Design of experiments in BDD variable ordering: lessons learned", ["Justin E. Harlow III", "Franc Brglez"], "https://doi.org/10.1145/288548.289103", "iccad", 1998]], "Inki Hong": [0.9229426383972168, ["On-line scheduling of hard real-time tasks on variable voltage processor", ["Inki Hong", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/288548.289105", "iccad", 1998]], "Mani B. Srivastava": [0, ["On-line scheduling of hard real-time tasks on variable voltage processor", ["Inki Hong", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/288548.289105", "iccad", 1998]], "Hoon Choi": [0.5669018998742104, ["Synthesis of application specific instructions for embedded DSP software", ["Hoon Choi", "Seung Ho Hwang", "Chong-Min Kyung", "In-Cheol Park"], "https://doi.org/10.1145/288548.289109", "iccad", 1998]], "Seung Ho Hwang": [0.9997744262218475, ["Synthesis of application specific instructions for embedded DSP software", ["Hoon Choi", "Seung Ho Hwang", "Chong-Min Kyung", "In-Cheol Park"], "https://doi.org/10.1145/288548.289109", "iccad", 1998]], "Chong-Min Kyung": [0.5, ["Synthesis of application specific instructions for embedded DSP software", ["Hoon Choi", "Seung Ho Hwang", "Chong-Min Kyung", "In-Cheol Park"], "https://doi.org/10.1145/288548.289109", "iccad", 1998]], "In-Cheol Park": [0.9998304396867752, ["Synthesis of application specific instructions for embedded DSP software", ["Hoon Choi", "Seung Ho Hwang", "Chong-Min Kyung", "In-Cheol Park"], "https://doi.org/10.1145/288548.289109", "iccad", 1998]], "Christoph Scholl": [0, ["Word-level decision diagrams, WLCDs and division", ["Christoph Scholl", "Bernd Becker", "Thomas M. Weis"], "https://doi.org/10.1145/288548.289114", "iccad", 1998]], "Bernd Becker": [0, ["Word-level decision diagrams, WLCDs and division", ["Christoph Scholl", "Bernd Becker", "Thomas M. Weis"], "https://doi.org/10.1145/288548.289114", "iccad", 1998]], "Thomas M. Weis": [0, ["Word-level decision diagrams, WLCDs and division", ["Christoph Scholl", "Bernd Becker", "Thomas M. Weis"], "https://doi.org/10.1145/288548.289114", "iccad", 1998]], "James Smith": [0, ["Polynomial methods for component matching and verification", ["James Smith", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.289115", "iccad", 1998]], "Karsten Strehl": [0, ["Symbolic model checking of process networks using interval diagram techniques", ["Karsten Strehl", "Lothar Thiele"], "https://doi.org/10.1145/288548.289117", "iccad", 1998]]}