{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646334566131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646334566131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  3 14:09:25 2022 " "Processing started: Thu Mar  3 14:09:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646334566131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646334566131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterUnit -c RegisterUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterUnit -c RegisterUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646334566132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646334566466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646334566467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file RegisterUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterUnit " "Found entity 1: RegisterUnit" {  } { { "RegisterUnit.sv" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/RegisterUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646334577084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646334577084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterUnit " "Elaborating entity \"RegisterUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646334577147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterUnit.sv(19) " "Verilog HDL assignment warning at RegisterUnit.sv(19): truncated value with size 32 to match size of target (5)" {  } { { "RegisterUnit.sv" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/RegisterUnit.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646334577149 "|RegisterUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterUnit.sv(20) " "Verilog HDL assignment warning at RegisterUnit.sv(20): truncated value with size 32 to match size of target (5)" {  } { { "RegisterUnit.sv" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/RegisterUnit.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646334577149 "|RegisterUnit"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "registers_rtl_0 " "Inferred RAM node \"registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1646334577500 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "registers_rtl_1 " "Inferred RAM node \"registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1646334577501 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646334577515 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646334577515 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646334577515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646334577592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:registers_rtl_0 " "Instantiated megafunction \"altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646334577592 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646334577592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ji1 " "Found entity 1: altsyncram_6ji1" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646334577644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646334577644 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a5 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a6 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a7 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a10 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a11 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a12 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a13 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a14 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a15 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a16 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a17 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a18 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a19 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a20 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a21 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a22 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a23 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a24 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a25 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a26 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a27 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a28 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a29 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a30 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a31 " "Synthesized away node \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a5 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a6 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a7 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a10 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a11 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a12 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a13 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a14 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a15 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a16 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a17 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a18 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a19 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a20 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a21 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a22 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a23 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a24 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a25 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a26 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a27 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a28 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a29 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a30 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a31 " "Synthesized away node \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646334577771 "|RegisterUnit|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1646334577771 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1646334577771 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646334577954 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646334578191 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"altsyncram:registers_rtl_0\|altsyncram_6ji1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646334578197 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"altsyncram:registers_rtl_1\|altsyncram_6ji1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/sebusa/Downloads/CPU/Register Unit/db/altsyncram_6ji1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/sebusa/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646334578197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646334578303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646334578303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646334578352 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646334578352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646334578352 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646334578352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646334578352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646334578363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  3 14:09:38 2022 " "Processing ended: Thu Mar  3 14:09:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646334578363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646334578363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646334578363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646334578363 ""}
