// Seed: 451261331
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wor id_1;
  wire id_4;
  parameter id_5 = 1;
  logic id_6;
  ;
  tri1 [1 : 1] id_7;
  assign id_1 = "" || !(1'b0);
  uwire id_8, id_9, id_10, id_11;
  assign id_11 = -1;
  initial $clog2(29);
  ;
  assign id_11 = -1;
  wire id_12;
  wire id_13;
  assign id_6  = -1;
  assign id_9  = id_7.id_10 == id_5 | -1;
  assign id_12 = - -1;
endmodule
program module_1 #(
    parameter id_9 = 32'd90
) ();
  struct packed {
    logic id_1;
    logic id_2;
    logic id_3;
  }
      id_4, id_5 = id_4.id_3 == 1;
  assign id_5 = 1 - -1;
  logic id_6;
  always begin : LABEL_0
    repeat (1) id_4.id_3 = 1;
  end
  wire id_7;
  localparam id_8 = 1;
  wire _id_9;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  parameter id_10#(
      .id_11(id_10),
      .id_12(-1 ? -1 : -1),
      .id_13(id_8),
      .sum  (id_12),
      .id_14(id_8),
      .id_15(id_14)
  ) = (id_11[-1==id_9 :-1]);
endprogram
