{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 09:17:07 2021 " "Info: Processing started: Wed Dec 22 09:17:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2-2 -c ex2-2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex2-2 -c ex2-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2-2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex2-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex2-2 " "Info: Found entity 1: ex2-2" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex2-2 " "Info: Elaborating entity \"ex2-2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Info: Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Info: Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 09:17:08 2021 " "Info: Processing ended: Wed Dec 22 09:17:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 09:17:09 2021 " "Info: Processing started: Wed Dec 22 09:17:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex2-2 -c ex2-2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ex2-2 -c ex2-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ex2-2 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design ex2-2" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "y:/downloads/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "y:/downloads/81/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "Warning: No exact pin location assignment(s) for 4 pins of 4 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Info: Pin Q1 not assigned to an exact location on the device" {  } { { "y:/downloads/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "y:/downloads/81/quartus/bin/pin_planner.ppl" { Q1 } } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 136 288 464 152 "Q1" "" } } } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Info: Pin Q2 not assigned to an exact location on the device" {  } { { "y:/downloads/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "y:/downloads/81/quartus/bin/pin_planner.ppl" { Q2 } } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 112 448 624 128 "Q2" "" } } } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in " "Info: Pin in not assigned to an exact location on the device" {  } { { "y:/downloads/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "y:/downloads/81/quartus/bin/pin_planner.ppl" { in } } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 224 88 256 240 "in" "" } } } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "y:/downloads/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "y:/downloads/81/quartus/bin/pin_planner.ppl" { CLK } } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "y:/downloads/81/quartus/bin/pin_planner.ppl" { CLK } } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 1 2 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.558 ns register register " "Info: Estimated most critical path is register to register delay of 0.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LAB_X18_Y2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y2; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 0.403 ns inst~14 2 COMB LAB_X18_Y2 1 " "Info: 2: + IC(0.046 ns) + CELL(0.357 ns) = 0.403 ns; Loc. = LAB_X18_Y2; Fanout = 1; COMB Node = 'inst~14'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { inst3 inst~14 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.558 ns inst 3 REG LAB_X18_Y2 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.558 ns; Loc. = LAB_X18_Y2; Fanout = 3; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst~14 inst } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.512 ns ( 91.76 % ) " "Info: Total cell delay = 0.512 ns ( 91.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.046 ns ( 8.24 % ) " "Info: Total interconnect delay = 0.046 ns ( 8.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { inst3 inst~14 inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Info: Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 09:17:13 2021 " "Info: Processing ended: Wed Dec 22 09:17:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 09:17:15 2021 " "Info: Processing started: Wed Dec 22 09:17:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex2-2 -c ex2-2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ex2-2 -c ex2-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Info: Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 09:17:17 2021 " "Info: Processing ended: Wed Dec 22 09:17:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 09:17:18 2021 " "Info: Processing started: Wed Dec 22 09:17:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex2-2 -c ex2-2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex2-2 -c ex2-2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } } { "y:/downloads/81/quartus/bin/Assignment Editor.qase" "" { Assignment "y:/downloads/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst inst3 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"inst\" and destination register \"inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.426 ns + Longest register register " "Info: + Longest register to register delay is 0.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X18_Y2_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y2_N1; Fanout = 3; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 0.271 ns inst3~13 2 COMB LCCOMB_X18_Y2_N4 1 " "Info: 2: + IC(0.218 ns) + CELL(0.053 ns) = 0.271 ns; Loc. = LCCOMB_X18_Y2_N4; Fanout = 1; COMB Node = 'inst3~13'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { inst inst3~13 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.426 ns inst3 3 REG LCFF_X18_Y2_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.426 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst3~13 inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.83 % ) " "Info: Total cell delay = 0.208 ns ( 48.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.218 ns ( 51.17 % ) " "Info: Total interconnect delay = 0.218 ns ( 51.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { inst inst3~13 inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "0.426 ns" { inst {} inst3~13 {} inst3 {} } { 0.000ns 0.218ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.473 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns inst3 3 REG LCFF_X18_Y2_N5 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { CLK~clkctrl inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.473 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns inst 3 REG LCFF_X18_Y2_N1 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N1; Fanout = 3; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { CLK~clkctrl inst } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { inst inst3~13 inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "0.426 ns" { inst {} inst3~13 {} inst3 {} } { 0.000ns 0.218ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { inst3 {} } {  } {  } "" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst in CLK 2.766 ns register " "Info: tsu for register \"inst\" (data pin = \"in\", clock pin = \"CLK\") is 2.766 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.149 ns + Longest pin register " "Info: + Longest pin to register delay is 5.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns in 1 PIN PIN_W11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 2; PIN Node = 'in'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 224 88 256 240 "in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(0.357 ns) 4.994 ns inst~14 2 COMB LCCOMB_X18_Y2_N0 1 " "Info: 2: + IC(3.800 ns) + CELL(0.357 ns) = 4.994 ns; Loc. = LCCOMB_X18_Y2_N0; Fanout = 1; COMB Node = 'inst~14'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.157 ns" { in inst~14 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.149 ns inst 3 REG LCFF_X18_Y2_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.149 ns; Loc. = LCFF_X18_Y2_N1; Fanout = 3; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst~14 inst } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.349 ns ( 26.20 % ) " "Info: Total cell delay = 1.349 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 73.80 % ) " "Info: Total interconnect delay = 3.800 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { in inst~14 inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.149 ns" { in {} in~combout {} inst~14 {} inst {} } { 0.000ns 0.000ns 3.800ns 0.000ns } { 0.000ns 0.837ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.473 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns inst 3 REG LCFF_X18_Y2_N1 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N1; Fanout = 3; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { CLK~clkctrl inst } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { in inst~14 inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.149 ns" { in {} in~combout {} inst~14 {} inst {} } { 0.000ns 0.000ns 3.800ns 0.000ns } { 0.000ns 0.837ns 0.357ns 0.155ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q2 inst3 5.084 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q2\" through register \"inst3\" is 5.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.473 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns inst3 3 REG LCFF_X18_Y2_N5 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { CLK~clkctrl inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.517 ns + Longest register pin " "Info: + Longest register to pin delay is 2.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X18_Y2_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(1.998 ns) 2.517 ns Q2 2 PIN PIN_AA12 0 " "Info: 2: + IC(0.519 ns) + CELL(1.998 ns) = 2.517 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'Q2'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { inst3 Q2 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 112 448 624 128 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 79.38 % ) " "Info: Total cell delay = 1.998 ns ( 79.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.519 ns ( 20.62 % ) " "Info: Total interconnect delay = 0.519 ns ( 20.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { inst3 Q2 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.517 ns" { inst3 {} Q2 {} } { 0.000ns 0.519ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { inst3 Q2 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.517 ns" { inst3 {} Q2 {} } { 0.000ns 0.519ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst3 in CLK -2.428 ns register " "Info: th for register \"inst3\" (data pin = \"in\", clock pin = \"CLK\") is -2.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.473 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns inst3 3 REG LCFF_X18_Y2_N5 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { CLK~clkctrl inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.050 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns in 1 PIN PIN_W11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 2; PIN Node = 'in'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 224 88 256 240 "in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.786 ns) + CELL(0.272 ns) 4.895 ns inst3~13 2 COMB LCCOMB_X18_Y2_N4 1 " "Info: 2: + IC(3.786 ns) + CELL(0.272 ns) = 4.895 ns; Loc. = LCCOMB_X18_Y2_N4; Fanout = 1; COMB Node = 'inst3~13'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { in inst3~13 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.050 ns inst3 3 REG LCFF_X18_Y2_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.050 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst3~13 inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.264 ns ( 25.03 % ) " "Info: Total cell delay = 1.264 ns ( 25.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.786 ns ( 74.97 % ) " "Info: Total interconnect delay = 3.786 ns ( 74.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.050 ns" { in inst3~13 inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.050 ns" { in {} in~combout {} inst3~13 {} inst3 {} } { 0.000ns 0.000ns 3.786ns 0.000ns } { 0.000ns 0.837ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.050 ns" { in inst3~13 inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.050 ns" { in {} in~combout {} inst3~13 {} inst3 {} } { 0.000ns 0.000ns 3.786ns 0.000ns } { 0.000ns 0.837ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Info: Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 09:17:18 2021 " "Info: Processing ended: Wed Dec 22 09:17:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 09:17:20 2021 " "Info: Processing started: Wed Dec 22 09:17:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex2-2 -c ex2-2 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ex2-2 -c ex2-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ex2-2.vho ex2-2_vhd.sdo Y:/MyHomeDirectory/CircuitSimulation/ex2-2/simulation/custom/ simulation " "Info: Generated files \"ex2-2.vho\" and \"ex2-2_vhd.sdo\" in directory \"Y:/MyHomeDirectory/CircuitSimulation/ex2-2/simulation/custom/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ex2-2.vho ex2-2_vhd.sdo Y:/MyHomeDirectory/CircuitSimulation/ex2-2/timing/custom/ timing analysis " "Info: Generated files \"ex2-2.vho\" and \"ex2-2_vhd.sdo\" in directory \"Y:/MyHomeDirectory/CircuitSimulation/ex2-2/timing/custom/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Info: Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 09:17:20 2021 " "Info: Processing ended: Wed Dec 22 09:17:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
