
centos-preinstalled/mpls_dump:     file format elf32-littlearm


Disassembly of section .init:

00010b48 <.init>:
   10b48:	push	{r3, lr}
   10b4c:	bl	111bc <ftello64@plt+0x474>
   10b50:	pop	{r3, pc}

Disassembly of section .plt:

00010b54 <calloc@plt-0x14>:
   10b54:	push	{lr}		; (str lr, [sp, #-4]!)
   10b58:	ldr	lr, [pc, #4]	; 10b64 <calloc@plt-0x4>
   10b5c:	add	lr, pc, lr
   10b60:	ldr	pc, [lr, #8]!
   10b64:	muleq	r1, ip, r4

00010b68 <calloc@plt>:
   10b68:	add	ip, pc, #0, 12
   10b6c:	add	ip, ip, #28, 20	; 0x1c000
   10b70:	ldr	pc, [ip, #1180]!	; 0x49c

00010b74 <strcmp@plt>:
   10b74:	add	ip, pc, #0, 12
   10b78:	add	ip, ip, #28, 20	; 0x1c000
   10b7c:	ldr	pc, [ip, #1172]!	; 0x494

00010b80 <strtol@plt>:
   10b80:	add	ip, pc, #0, 12
   10b84:	add	ip, ip, #28, 20	; 0x1c000
   10b88:	ldr	pc, [ip, #1164]!	; 0x48c

00010b8c <fopen@plt>:
   10b8c:	add	ip, pc, #0, 12
   10b90:	add	ip, ip, #28, 20	; 0x1c000
   10b94:	ldr	pc, [ip, #1156]!	; 0x484

00010b98 <free@plt>:
   10b98:	add	ip, pc, #0, 12
   10b9c:	add	ip, ip, #28, 20	; 0x1c000
   10ba0:	ldr	pc, [ip, #1148]!	; 0x47c

00010ba4 <__vsnprintf_chk@plt>:
   10ba4:	add	ip, pc, #0, 12
   10ba8:	add	ip, ip, #28, 20	; 0x1c000
   10bac:	ldr	pc, [ip, #1140]!	; 0x474

00010bb0 <memcmp@plt>:
   10bb0:	add	ip, pc, #0, 12
   10bb4:	add	ip, ip, #28, 20	; 0x1c000
   10bb8:	ldr	pc, [ip, #1132]!	; 0x46c

00010bbc <strdup@plt>:
   10bbc:	add	ip, pc, #0, 12
   10bc0:	add	ip, ip, #28, 20	; 0x1c000
   10bc4:	ldr	pc, [ip, #1124]!	; 0x464

00010bc8 <__stack_chk_fail@plt>:
   10bc8:	add	ip, pc, #0, 12
   10bcc:	add	ip, ip, #28, 20	; 0x1c000
   10bd0:	ldr	pc, [ip, #1116]!	; 0x45c

00010bd4 <realloc@plt>:
   10bd4:	add	ip, pc, #0, 12
   10bd8:	add	ip, ip, #28, 20	; 0x1c000
   10bdc:	ldr	pc, [ip, #1108]!	; 0x454

00010be0 <__xstat@plt>:
   10be0:	add	ip, pc, #0, 12
   10be4:	add	ip, ip, #28, 20	; 0x1c000
   10be8:	ldr	pc, [ip, #1100]!	; 0x44c

00010bec <fwrite@plt>:
   10bec:	add	ip, pc, #0, 12
   10bf0:	add	ip, ip, #28, 20	; 0x1c000
   10bf4:	ldr	pc, [ip, #1092]!	; 0x444

00010bf8 <strcpy@plt>:
   10bf8:	add	ip, pc, #0, 12
   10bfc:	add	ip, ip, #28, 20	; 0x1c000
   10c00:	ldr	pc, [ip, #1084]!	; 0x43c

00010c04 <__strcpy_chk@plt>:
   10c04:	add	ip, pc, #0, 12
   10c08:	add	ip, ip, #28, 20	; 0x1c000
   10c0c:	ldr	pc, [ip, #1076]!	; 0x434

00010c10 <fread@plt>:
   10c10:	add	ip, pc, #0, 12
   10c14:	add	ip, ip, #28, 20	; 0x1c000
   10c18:	ldr	pc, [ip, #1068]!	; 0x42c

00010c1c <opendir@plt>:
   10c1c:	add	ip, pc, #0, 12
   10c20:	add	ip, ip, #28, 20	; 0x1c000
   10c24:	ldr	pc, [ip, #1060]!	; 0x424

00010c28 <getenv@plt>:
   10c28:	add	ip, pc, #0, 12
   10c2c:	add	ip, ip, #28, 20	; 0x1c000
   10c30:	ldr	pc, [ip, #1052]!	; 0x41c

00010c34 <malloc@plt>:
   10c34:	add	ip, pc, #0, 12
   10c38:	add	ip, ip, #28, 20	; 0x1c000
   10c3c:	ldr	pc, [ip, #1044]!	; 0x414

00010c40 <__libc_start_main@plt>:
   10c40:	add	ip, pc, #0, 12
   10c44:	add	ip, ip, #28, 20	; 0x1c000
   10c48:	ldr	pc, [ip, #1036]!	; 0x40c

00010c4c <__vfprintf_chk@plt>:
   10c4c:	add	ip, pc, #0, 12
   10c50:	add	ip, ip, #28, 20	; 0x1c000
   10c54:	ldr	pc, [ip, #1028]!	; 0x404

00010c58 <__ctype_tolower_loc@plt>:
   10c58:	add	ip, pc, #0, 12
   10c5c:	add	ip, ip, #28, 20	; 0x1c000
   10c60:	ldr	pc, [ip, #1020]!	; 0x3fc

00010c64 <__gmon_start__@plt>:
   10c64:	add	ip, pc, #0, 12
   10c68:	add	ip, ip, #28, 20	; 0x1c000
   10c6c:	ldr	pc, [ip, #1012]!	; 0x3f4

00010c70 <exit@plt>:
   10c70:	add	ip, pc, #0, 12
   10c74:	add	ip, ip, #28, 20	; 0x1c000
   10c78:	ldr	pc, [ip, #1004]!	; 0x3ec

00010c7c <feof@plt>:
   10c7c:	add	ip, pc, #0, 12
   10c80:	add	ip, ip, #28, 20	; 0x1c000
   10c84:	ldr	pc, [ip, #996]!	; 0x3e4

00010c88 <strlen@plt>:
   10c88:	add	ip, pc, #0, 12
   10c8c:	add	ip, ip, #28, 20	; 0x1c000
   10c90:	ldr	pc, [ip, #988]!	; 0x3dc

00010c94 <readdir64_r@plt>:
   10c94:	add	ip, pc, #0, 12
   10c98:	add	ip, ip, #28, 20	; 0x1c000
   10c9c:	ldr	pc, [ip, #980]!	; 0x3d4

00010ca0 <__sprintf_chk@plt>:
   10ca0:	add	ip, pc, #0, 12
   10ca4:	add	ip, ip, #28, 20	; 0x1c000
   10ca8:	ldr	pc, [ip, #972]!	; 0x3cc

00010cac <setvbuf@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #28, 20	; 0x1c000
   10cb4:	ldr	pc, [ip, #964]!	; 0x3c4

00010cb8 <strncpy@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #28, 20	; 0x1c000
   10cc0:	ldr	pc, [ip, #956]!	; 0x3bc

00010cc4 <__xpg_basename@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #28, 20	; 0x1c000
   10ccc:	ldr	pc, [ip, #948]!	; 0x3b4

00010cd0 <__printf_chk@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #28, 20	; 0x1c000
   10cd8:	ldr	pc, [ip, #940]!	; 0x3ac

00010cdc <__fprintf_chk@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #28, 20	; 0x1c000
   10ce4:	ldr	pc, [ip, #932]!	; 0x3a4

00010ce8 <fclose@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #28, 20	; 0x1c000
   10cf0:	ldr	pc, [ip, #924]!	; 0x39c

00010cf4 <fseeko64@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #28, 20	; 0x1c000
   10cfc:	ldr	pc, [ip, #916]!	; 0x394

00010d00 <readdir@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #28, 20	; 0x1c000
   10d08:	ldr	pc, [ip, #908]!	; 0x38c

00010d0c <__posix_getopt@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #28, 20	; 0x1c000
   10d14:	ldr	pc, [ip, #900]!	; 0x384

00010d18 <fopen64@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #28, 20	; 0x1c000
   10d20:	ldr	pc, [ip, #892]!	; 0x37c

00010d24 <qsort@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #28, 20	; 0x1c000
   10d2c:	ldr	pc, [ip, #884]!	; 0x374

00010d30 <abort@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #28, 20	; 0x1c000
   10d38:	ldr	pc, [ip, #876]!	; 0x36c

00010d3c <closedir@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #28, 20	; 0x1c000
   10d44:	ldr	pc, [ip, #868]!	; 0x364

00010d48 <ftello64@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #28, 20	; 0x1c000
   10d50:	ldr	pc, [ip, #860]!	; 0x35c

Disassembly of section .text:

00010d58 <.text>:
   10d58:	movw	r2, #53912	; 0xd298
   10d5c:	movt	r2, #2
   10d60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d64:	sub	sp, sp, #4096	; 0x1000
   10d68:	sub	sp, sp, #20
   10d6c:	ldr	r3, [r2]
   10d70:	movw	r4, #53944	; 0xd2b8
   10d74:	movw	r6, #53936	; 0xd2b0
   10d78:	mov	sl, r1
   10d7c:	movt	r4, #2
   10d80:	add	r1, sp, #8192	; 0x2000
   10d84:	movt	r6, #2
   10d88:	mov	r8, r0
   10d8c:	mov	r5, #1
   10d90:	str	r2, [sp, #4]
   10d94:	str	r3, [r1, #-4084]	; 0xfffff00c
   10d98:	movw	r2, #49812	; 0xc294
   10d9c:	mov	r0, r8
   10da0:	movt	r2, #1
   10da4:	mov	r1, sl
   10da8:	bl	10d0c <__posix_getopt@plt>
   10dac:	cmp	r0, #105	; 0x69
   10db0:	beq	10f20 <ftello64@plt+0x1d8>
   10db4:	ble	10ddc <ftello64@plt+0x94>
   10db8:	cmp	r0, #114	; 0x72
   10dbc:	beq	10f38 <ftello64@plt+0x1f0>
   10dc0:	bgt	10e0c <ftello64@plt+0xc4>
   10dc4:	cmp	r0, #108	; 0x6c
   10dc8:	beq	10f30 <ftello64@plt+0x1e8>
   10dcc:	cmp	r0, #112	; 0x70
   10dd0:	bne	10f28 <ftello64@plt+0x1e0>
   10dd4:	str	r5, [r4, #28]
   10dd8:	b	10d98 <ftello64@plt+0x50>
   10ddc:	cmp	r0, #99	; 0x63
   10de0:	beq	10f58 <ftello64@plt+0x210>
   10de4:	ble	10e24 <ftello64@plt+0xdc>
   10de8:	cmp	r0, #100	; 0x64
   10dec:	beq	10f50 <ftello64@plt+0x208>
   10df0:	cmp	r0, #102	; 0x66
   10df4:	bne	10f28 <ftello64@plt+0x1e0>
   10df8:	mov	r2, #900	; 0x384
   10dfc:	mov	r3, #2
   10e00:	str	r5, [r4, #12]
   10e04:	stmib	r4, {r2, r3}
   10e08:	b	10d98 <ftello64@plt+0x50>
   10e0c:	cmp	r0, #115	; 0x73
   10e10:	beq	10f60 <ftello64@plt+0x218>
   10e14:	cmp	r0, #118	; 0x76
   10e18:	bne	10f28 <ftello64@plt+0x1e0>
   10e1c:	str	r5, [r4]
   10e20:	b	10d98 <ftello64@plt+0x50>
   10e24:	cmn	r0, #1
   10e28:	bne	10f28 <ftello64@plt+0x1e0>
   10e2c:	movw	r3, #53920	; 0xd2a0
   10e30:	movt	r3, #2
   10e34:	ldr	r9, [r3]
   10e38:	cmp	r8, r9
   10e3c:	ble	10f28 <ftello64@plt+0x1e0>
   10e40:	add	sl, sl, r9, lsl #2
   10e44:	mov	r4, #0
   10e48:	add	r2, sp, #108	; 0x6c
   10e4c:	movw	r3, #53924	; 0xd2a4
   10e50:	str	r2, [sp]
   10e54:	movt	r3, #2
   10e58:	str	r8, [sp, #8]
   10e5c:	str	r3, [sp, #12]
   10e60:	mov	r0, #3
   10e64:	ldr	r1, [sl], #4
   10e68:	add	r2, sp, #16
   10e6c:	bl	10be0 <__xstat@plt>
   10e70:	cmp	r0, #0
   10e74:	bne	10eb4 <ftello64@plt+0x16c>
   10e78:	ldr	r3, [sp, #32]
   10e7c:	and	r3, r3, #61440	; 0xf000
   10e80:	cmp	r3, #16384	; 0x4000
   10e84:	beq	10f78 <ftello64@plt+0x230>
   10e88:	ldr	r0, [sl, #-4]
   10e8c:	mov	r2, r4
   10e90:	ldr	r1, [sp]
   10e94:	bl	11614 <ftello64@plt+0x8cc>
   10e98:	cmp	r0, #0
   10e9c:	beq	10eb4 <ftello64@plt+0x16c>
   10ea0:	add	r2, sp, #4096	; 0x1000
   10ea4:	add	r2, r2, #16
   10ea8:	add	r3, r2, r4, lsl #2
   10eac:	add	r4, r4, #1
   10eb0:	str	r0, [r3, #-4004]	; 0xfffff05c
   10eb4:	cmp	r4, #1000	; 0x3e8
   10eb8:	ldr	r3, [sp, #8]
   10ebc:	add	r9, r9, #1
   10ec0:	movge	r5, #0
   10ec4:	movlt	r5, #1
   10ec8:	cmp	r3, r9
   10ecc:	movle	r5, #0
   10ed0:	cmp	r5, #0
   10ed4:	bne	10e60 <ftello64@plt+0x118>
   10ed8:	cmp	r4, #0
   10edc:	addne	r6, sp, #104	; 0x68
   10ee0:	beq	10ef8 <ftello64@plt+0x1b0>
   10ee4:	add	r5, r5, #1
   10ee8:	ldr	r0, [r6, #4]!
   10eec:	bl	17124 <ftello64@plt+0x63dc>
   10ef0:	cmp	r5, r4
   10ef4:	bne	10ee4 <ftello64@plt+0x19c>
   10ef8:	add	r1, sp, #8192	; 0x2000
   10efc:	mov	r0, #0
   10f00:	ldr	r2, [r1, #-4084]	; 0xfffff00c
   10f04:	ldr	r1, [sp, #4]
   10f08:	ldr	r3, [r1]
   10f0c:	cmp	r2, r3
   10f10:	bne	1117c <ftello64@plt+0x434>
   10f14:	add	sp, sp, #4096	; 0x1000
   10f18:	add	sp, sp, #20
   10f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10f20:	str	r5, [r4, #16]
   10f24:	b	10d98 <ftello64@plt+0x50>
   10f28:	ldr	r0, [sl]
   10f2c:	bl	112c4 <ftello64@plt+0x57c>
   10f30:	str	r5, [r4, #24]
   10f34:	b	10d98 <ftello64@plt+0x50>
   10f38:	ldr	r0, [r6]
   10f3c:	mov	r1, #0
   10f40:	mov	r2, #10
   10f44:	bl	10b80 <strtol@plt>
   10f48:	str	r0, [r4, #8]
   10f4c:	b	10d98 <ftello64@plt+0x50>
   10f50:	str	r5, [r4, #12]
   10f54:	b	10d98 <ftello64@plt+0x50>
   10f58:	str	r5, [r4, #20]
   10f5c:	b	10d98 <ftello64@plt+0x50>
   10f60:	ldr	r0, [r6]
   10f64:	mov	r1, #0
   10f68:	mov	r2, #10
   10f6c:	bl	10b80 <strtol@plt>
   10f70:	str	r0, [r4, #4]
   10f74:	b	10d98 <ftello64@plt+0x50>
   10f78:	ldr	r2, [sl, #-4]
   10f7c:	movw	r1, #49824	; 0xc2a0
   10f80:	mov	r0, #1
   10f84:	movt	r1, #1
   10f88:	bl	10cd0 <__printf_chk@plt>
   10f8c:	movw	r0, #49840	; 0xc2b0
   10f90:	ldr	r1, [sl, #-4]
   10f94:	movt	r0, #1
   10f98:	bl	124a4 <ftello64@plt+0x175c>
   10f9c:	subs	r7, r0, #0
   10fa0:	beq	11110 <ftello64@plt+0x3c8>
   10fa4:	bl	10c1c <opendir@plt>
   10fa8:	subs	r6, r0, #0
   10fac:	beq	11130 <ftello64@plt+0x3e8>
   10fb0:	ldr	r0, [sl, #-4]
   10fb4:	bl	1adc0 <ftello64@plt+0xa078>
   10fb8:	subs	r5, r0, #0
   10fbc:	beq	11158 <ftello64@plt+0x410>
   10fc0:	movw	r1, #49920	; 0xc300
   10fc4:	mov	r0, #1
   10fc8:	movt	r1, #1
   10fcc:	mov	r2, r5
   10fd0:	bl	10cd0 <__printf_chk@plt>
   10fd4:	mov	r0, r5
   10fd8:	bl	10b98 <free@plt>
   10fdc:	mov	r1, #4
   10fe0:	movw	r0, #10001	; 0x2711
   10fe4:	bl	10b68 <calloc@plt>
   10fe8:	mov	fp, r0
   10fec:	mov	r0, r6
   10ff0:	bl	10d00 <readdir@plt>
   10ff4:	cmp	r0, #0
   10ff8:	beq	11174 <ftello64@plt+0x42c>
   10ffc:	sub	r5, fp, #4
   11000:	mov	r8, #0
   11004:	add	r0, r0, #11
   11008:	add	r8, r8, #1
   1100c:	bl	10bbc <strdup@plt>
   11010:	str	r0, [r5, #4]!
   11014:	mov	r0, r6
   11018:	bl	10d00 <readdir@plt>
   1101c:	cmp	r0, #0
   11020:	bne	11004 <ftello64@plt+0x2bc>
   11024:	mov	r2, #4
   11028:	mov	r1, r8
   1102c:	movw	r3, #4792	; 0x12b8
   11030:	mov	r0, fp
   11034:	movt	r3, #1
   11038:	bl	10d24 <qsort@plt>
   1103c:	ldr	r2, [fp]
   11040:	cmp	r2, #0
   11044:	beq	110c8 <ftello64@plt+0x380>
   11048:	add	r6, fp, #4
   1104c:	mov	r8, fp
   11050:	b	1107c <ftello64@plt+0x334>
   11054:	ldr	r3, [sp, #32]
   11058:	mov	r0, r5
   1105c:	and	r3, r3, #61440	; 0xf000
   11060:	cmp	r3, #32768	; 0x8000
   11064:	beq	110dc <ftello64@plt+0x394>
   11068:	bl	10b98 <free@plt>
   1106c:	mov	r8, r6
   11070:	ldr	r2, [r6], #4
   11074:	cmp	r2, #0
   11078:	beq	110c8 <ftello64@plt+0x380>
   1107c:	mov	r1, r7
   11080:	movw	r0, #49964	; 0xc32c
   11084:	movt	r0, #1
   11088:	bl	124a4 <ftello64@plt+0x175c>
   1108c:	mov	r5, r0
   11090:	ldr	r0, [r8]
   11094:	bl	10b98 <free@plt>
   11098:	mov	r1, r5
   1109c:	mov	r0, #3
   110a0:	add	r2, sp, #16
   110a4:	bl	10be0 <__xstat@plt>
   110a8:	cmp	r0, #0
   110ac:	beq	11054 <ftello64@plt+0x30c>
   110b0:	mov	r0, r5
   110b4:	mov	r8, r6
   110b8:	bl	10b98 <free@plt>
   110bc:	ldr	r2, [r6], #4
   110c0:	cmp	r2, #0
   110c4:	bne	1107c <ftello64@plt+0x334>
   110c8:	mov	r0, fp
   110cc:	bl	10b98 <free@plt>
   110d0:	mov	r0, r7
   110d4:	bl	10b98 <free@plt>
   110d8:	b	10eb4 <ftello64@plt+0x16c>
   110dc:	ldr	r1, [sp]
   110e0:	mov	r2, r4
   110e4:	bl	11614 <ftello64@plt+0x8cc>
   110e8:	mov	r8, r0
   110ec:	mov	r0, r5
   110f0:	bl	10b98 <free@plt>
   110f4:	cmp	r8, #0
   110f8:	addne	r1, sp, #4096	; 0x1000
   110fc:	addne	r1, r1, #16
   11100:	addne	r2, r1, r4, lsl #2
   11104:	addne	r4, r4, #1
   11108:	strne	r8, [r2, #-4004]	; 0xfffff05c
   1110c:	b	1106c <ftello64@plt+0x324>
   11110:	ldr	r3, [sp, #12]
   11114:	movw	r2, #49860	; 0xc2c4
   11118:	mov	r1, #1
   1111c:	movt	r2, #1
   11120:	ldr	r0, [r3]
   11124:	ldr	r3, [sl, #-4]
   11128:	bl	10cdc <__fprintf_chk@plt>
   1112c:	b	10eb4 <ftello64@plt+0x16c>
   11130:	ldr	r1, [sp, #12]
   11134:	mov	r3, r7
   11138:	movw	r2, #49896	; 0xc2e8
   1113c:	movt	r2, #1
   11140:	ldr	r0, [r1]
   11144:	mov	r1, #1
   11148:	bl	10cdc <__fprintf_chk@plt>
   1114c:	mov	r0, r7
   11150:	bl	10b98 <free@plt>
   11154:	b	10eb4 <ftello64@plt+0x16c>
   11158:	ldr	r3, [sp, #12]
   1115c:	movw	r2, #49936	; 0xc310
   11160:	mov	r1, #1
   11164:	movt	r2, #1
   11168:	ldr	r0, [r3]
   1116c:	bl	10cdc <__fprintf_chk@plt>
   11170:	b	10fdc <ftello64@plt+0x294>
   11174:	mov	r8, r0
   11178:	b	11024 <ftello64@plt+0x2dc>
   1117c:	bl	10bc8 <__stack_chk_fail@plt>
   11180:	mov	fp, #0
   11184:	mov	lr, #0
   11188:	pop	{r1}		; (ldr r1, [sp], #4)
   1118c:	mov	r2, sp
   11190:	push	{r2}		; (str r2, [sp, #-4]!)
   11194:	push	{r0}		; (str r0, [sp, #-4]!)
   11198:	ldr	ip, [pc, #16]	; 111b0 <ftello64@plt+0x468>
   1119c:	push	{ip}		; (str ip, [sp, #-4]!)
   111a0:	ldr	r0, [pc, #12]	; 111b4 <ftello64@plt+0x46c>
   111a4:	ldr	r3, [pc, #12]	; 111b8 <ftello64@plt+0x470>
   111a8:	bl	10c40 <__libc_start_main@plt>
   111ac:	bl	10d30 <abort@plt>
   111b0:	andeq	fp, r1, ip, lsl #24
   111b4:	andeq	r0, r1, r8, asr sp
   111b8:	andeq	fp, r1, r8, lsr #23
   111bc:	ldr	r3, [pc, #20]	; 111d8 <ftello64@plt+0x490>
   111c0:	ldr	r2, [pc, #20]	; 111dc <ftello64@plt+0x494>
   111c4:	add	r3, pc, r3
   111c8:	ldr	r2, [r3, r2]
   111cc:	cmp	r2, #0
   111d0:	bxeq	lr
   111d4:	b	10c64 <__gmon_start__@plt>
   111d8:	andeq	fp, r1, r4, lsr lr
   111dc:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   111e0:	push	{r3, lr}
   111e4:	movw	r0, #53908	; 0xd294
   111e8:	ldr	r3, [pc, #36]	; 11214 <ftello64@plt+0x4cc>
   111ec:	movt	r0, #2
   111f0:	rsb	r3, r0, r3
   111f4:	cmp	r3, #6
   111f8:	popls	{r3, pc}
   111fc:	movw	r3, #0
   11200:	movt	r3, #0
   11204:	cmp	r3, #0
   11208:	popeq	{r3, pc}
   1120c:	blx	r3
   11210:	pop	{r3, pc}
   11214:	muleq	r2, r7, r2
   11218:	push	{r3, lr}
   1121c:	movw	r0, #53908	; 0xd294
   11220:	movw	r3, #53908	; 0xd294
   11224:	movt	r0, #2
   11228:	movt	r3, #2
   1122c:	rsb	r3, r0, r3
   11230:	asr	r3, r3, #2
   11234:	add	r3, r3, r3, lsr #31
   11238:	asrs	r1, r3, #1
   1123c:	popeq	{r3, pc}
   11240:	movw	r2, #0
   11244:	movt	r2, #0
   11248:	cmp	r2, #0
   1124c:	popeq	{r3, pc}
   11250:	blx	r2
   11254:	pop	{r3, pc}
   11258:	push	{r4, lr}
   1125c:	movw	r4, #53940	; 0xd2b4
   11260:	movt	r4, #2
   11264:	ldrb	r3, [r4]
   11268:	cmp	r3, #0
   1126c:	popne	{r4, pc}
   11270:	bl	111e0 <ftello64@plt+0x498>
   11274:	mov	r3, #1
   11278:	strb	r3, [r4]
   1127c:	pop	{r4, pc}
   11280:	movw	r0, #52988	; 0xcefc
   11284:	movt	r0, #2
   11288:	push	{r3, lr}
   1128c:	ldr	r3, [r0]
   11290:	cmp	r3, #0
   11294:	beq	112ac <ftello64@plt+0x564>
   11298:	movw	r3, #0
   1129c:	movt	r3, #0
   112a0:	cmp	r3, #0
   112a4:	beq	112ac <ftello64@plt+0x564>
   112a8:	blx	r3
   112ac:	pop	{r3, lr}
   112b0:	b	11218 <ftello64@plt+0x4d0>
   112b4:	andeq	r0, r0, r0
   112b8:	ldr	r0, [r0]
   112bc:	ldr	r1, [r1]
   112c0:	b	10b74 <strcmp@plt>
   112c4:	movw	r1, #53924	; 0xd2a4
   112c8:	movt	r1, #2
   112cc:	push	{r3, lr}
   112d0:	movw	r2, #48160	; 0xbc20
   112d4:	mov	r3, r0
   112d8:	movt	r2, #1
   112dc:	ldr	r0, [r1]
   112e0:	mov	r1, #1
   112e4:	bl	10cdc <__fprintf_chk@plt>
   112e8:	mov	r0, #1
   112ec:	bl	10c70 <exit@plt>
   112f0:	push	{r4, r5, r6, lr}
   112f4:	movw	r5, #53432	; 0xd0b8
   112f8:	movt	r5, #2
   112fc:	mov	r4, r0
   11300:	ldrb	r2, [r0, #1]
   11304:	ldr	r3, [r5, #4]
   11308:	cmp	r3, #0
   1130c:	beq	1133c <ftello64@plt+0x5f4>
   11310:	ldr	r1, [r5]
   11314:	cmp	r2, r1
   11318:	beq	11344 <ftello64@plt+0x5fc>
   1131c:	mov	r1, r5
   11320:	b	11330 <ftello64@plt+0x5e8>
   11324:	ldr	ip, [r1, #8]!
   11328:	cmp	r2, ip
   1132c:	beq	11344 <ftello64@plt+0x5fc>
   11330:	ldr	r3, [r1, #12]
   11334:	cmp	r3, #0
   11338:	bne	11324 <ftello64@plt+0x5dc>
   1133c:	movw	r3, #48720	; 0xbe50
   11340:	movt	r3, #1
   11344:	movw	r1, #48724	; 0xbe54
   11348:	mov	r0, #3
   1134c:	movt	r1, #1
   11350:	bl	12404 <ftello64@plt+0x16bc>
   11354:	ldrb	r3, [r4]
   11358:	sub	r2, r3, #1
   1135c:	cmp	r2, #3
   11360:	ldrls	pc, [pc, r2, lsl #2]
   11364:	b	115b0 <ftello64@plt+0x868>
   11368:	andeq	r1, r1, ip, lsl #7
   1136c:	ldrdeq	r1, [r1], -r8
   11370:	andeq	r1, r1, r8, ror r3
   11374:	ldrdeq	r1, [r1], -r8
   11378:	ldrb	r2, [r4, #4]
   1137c:	movw	r1, #48756	; 0xbe74
   11380:	movt	r1, #1
   11384:	mov	r0, #3
   11388:	bl	12404 <ftello64@plt+0x16bc>
   1138c:	movw	r1, #48744	; 0xbe68
   11390:	mov	r0, #3
   11394:	movt	r1, #1
   11398:	ldrh	r2, [r4, #2]
   1139c:	bl	12404 <ftello64@plt+0x16bc>
   113a0:	ldrb	r3, [r4, #1]
   113a4:	cmp	r3, #134	; 0x86
   113a8:	bls	11418 <ftello64@plt+0x6d0>
   113ac:	cmp	r3, #146	; 0x92
   113b0:	beq	11400 <ftello64@plt+0x6b8>
   113b4:	bhi	115f8 <ftello64@plt+0x8b0>
   113b8:	cmp	r3, #144	; 0x90
   113bc:	bcc	115d8 <ftello64@plt+0x890>
   113c0:	add	r2, r4, #9
   113c4:	movw	r1, #48872	; 0xbee8
   113c8:	mov	r0, #3
   113cc:	movt	r1, #1
   113d0:	pop	{r4, r5, r6, lr}
   113d4:	b	12404 <ftello64@plt+0x16bc>
   113d8:	mov	r0, #3
   113dc:	ldrb	r2, [r4, #4]
   113e0:	movw	r1, #48756	; 0xbe74
   113e4:	movt	r1, #1
   113e8:	bl	12404 <ftello64@plt+0x16bc>
   113ec:	movw	r1, #48776	; 0xbe88
   113f0:	mov	r0, #3
   113f4:	movt	r1, #1
   113f8:	ldrb	r2, [r4, #5]
   113fc:	b	11388 <ftello64@plt+0x640>
   11400:	movw	r1, #48888	; 0xbef8
   11404:	mov	r0, #3
   11408:	movt	r1, #1
   1140c:	ldrb	r2, [r4, #8]
   11410:	bl	12404 <ftello64@plt+0x16bc>
   11414:	b	113c0 <ftello64@plt+0x678>
   11418:	cmp	r3, #128	; 0x80
   1141c:	bcs	114f4 <ftello64@plt+0x7ac>
   11420:	cmp	r3, #4
   11424:	bhi	115d0 <ftello64@plt+0x888>
   11428:	cmp	r3, #3
   1142c:	bcs	114f4 <ftello64@plt+0x7ac>
   11430:	cmp	r3, #1
   11434:	bcc	115d8 <ftello64@plt+0x890>
   11438:	ldr	r3, [r5, #156]	; 0x9c
   1143c:	movw	r1, #53432	; 0xd0b8
   11440:	ldrb	r2, [r4, #6]
   11444:	movt	r1, #2
   11448:	cmp	r3, #0
   1144c:	beq	1147c <ftello64@plt+0x734>
   11450:	ldr	r0, [r1, #152]	; 0x98
   11454:	cmp	r2, r0
   11458:	beq	11484 <ftello64@plt+0x73c>
   1145c:	add	r1, r1, #152	; 0x98
   11460:	b	11470 <ftello64@plt+0x728>
   11464:	ldr	r0, [r1, #8]!
   11468:	cmp	r2, r0
   1146c:	beq	11484 <ftello64@plt+0x73c>
   11470:	ldr	r3, [r1, #12]
   11474:	cmp	r3, #0
   11478:	bne	11464 <ftello64@plt+0x71c>
   1147c:	movw	r3, #48720	; 0xbe50
   11480:	movt	r3, #1
   11484:	movw	r1, #48828	; 0xbebc
   11488:	mov	r0, #3
   1148c:	movt	r1, #1
   11490:	bl	12404 <ftello64@plt+0x16bc>
   11494:	ldr	r3, [r5, #228]	; 0xe4
   11498:	movw	r1, #53432	; 0xd0b8
   1149c:	ldrb	r2, [r4, #7]
   114a0:	cmp	r3, #0
   114a4:	movt	r1, #2
   114a8:	beq	114d8 <ftello64@plt+0x790>
   114ac:	ldr	r0, [r1, #224]	; 0xe0
   114b0:	cmp	r2, r0
   114b4:	beq	114e0 <ftello64@plt+0x798>
   114b8:	add	r1, r1, #224	; 0xe0
   114bc:	b	114cc <ftello64@plt+0x784>
   114c0:	ldr	r0, [r1, #8]!
   114c4:	cmp	r2, r0
   114c8:	beq	114e0 <ftello64@plt+0x798>
   114cc:	ldr	r3, [r1, #12]
   114d0:	cmp	r3, #0
   114d4:	bne	114c0 <ftello64@plt+0x778>
   114d8:	movw	r3, #48720	; 0xbe50
   114dc:	movt	r3, #1
   114e0:	movw	r1, #48844	; 0xbecc
   114e4:	mov	r0, #3
   114e8:	movt	r1, #1
   114ec:	pop	{r4, r5, r6, lr}
   114f0:	b	12404 <ftello64@plt+0x16bc>
   114f4:	ldr	r3, [r5, #300]	; 0x12c
   114f8:	movw	r1, #53432	; 0xd0b8
   114fc:	ldrb	r2, [r4, #6]
   11500:	movt	r1, #2
   11504:	cmp	r3, #0
   11508:	beq	11538 <ftello64@plt+0x7f0>
   1150c:	ldr	r0, [r1, #296]	; 0x128
   11510:	cmp	r2, r0
   11514:	beq	11540 <ftello64@plt+0x7f8>
   11518:	add	r1, r1, #296	; 0x128
   1151c:	b	1152c <ftello64@plt+0x7e4>
   11520:	ldr	r0, [r1, #8]!
   11524:	cmp	r2, r0
   11528:	beq	11540 <ftello64@plt+0x7f8>
   1152c:	ldr	r3, [r1, #12]
   11530:	cmp	r3, #0
   11534:	bne	11520 <ftello64@plt+0x7d8>
   11538:	movw	r3, #48720	; 0xbe50
   1153c:	movt	r3, #1
   11540:	movw	r1, #48828	; 0xbebc
   11544:	mov	r0, #3
   11548:	movt	r1, #1
   1154c:	bl	12404 <ftello64@plt+0x16bc>
   11550:	ldr	r3, [r5, #372]	; 0x174
   11554:	movw	r1, #53432	; 0xd0b8
   11558:	ldrb	r2, [r4, #7]
   1155c:	cmp	r3, #0
   11560:	movt	r1, #2
   11564:	beq	11594 <ftello64@plt+0x84c>
   11568:	ldr	r0, [r1, #368]	; 0x170
   1156c:	cmp	r2, r0
   11570:	beq	1159c <ftello64@plt+0x854>
   11574:	add	r1, r1, #368	; 0x170
   11578:	b	11588 <ftello64@plt+0x840>
   1157c:	ldr	r0, [r1, #8]!
   11580:	cmp	r2, r0
   11584:	beq	1159c <ftello64@plt+0x854>
   11588:	ldr	r3, [r1, #12]
   1158c:	cmp	r3, #0
   11590:	bne	1157c <ftello64@plt+0x834>
   11594:	movw	r3, #48720	; 0xbe50
   11598:	movt	r3, #1
   1159c:	movw	r1, #48860	; 0xbedc
   115a0:	mov	r0, #3
   115a4:	movt	r1, #1
   115a8:	bl	12404 <ftello64@plt+0x16bc>
   115ac:	b	113c0 <ftello64@plt+0x678>
   115b0:	movw	r1, #53924	; 0xd2a4
   115b4:	movt	r1, #2
   115b8:	movw	r2, #48796	; 0xbe9c
   115bc:	movt	r2, #1
   115c0:	ldr	r0, [r1]
   115c4:	mov	r1, #1
   115c8:	bl	10cdc <__fprintf_chk@plt>
   115cc:	b	113a0 <ftello64@plt+0x658>
   115d0:	cmp	r3, #27
   115d4:	beq	11438 <ftello64@plt+0x6f0>
   115d8:	movw	r1, #53924	; 0xd2a4
   115dc:	movt	r1, #2
   115e0:	movw	r2, #48904	; 0xbf08
   115e4:	movt	r2, #1
   115e8:	ldr	r0, [r1]
   115ec:	mov	r1, #1
   115f0:	pop	{r4, r5, r6, lr}
   115f4:	b	10cdc <__fprintf_chk@plt>
   115f8:	cmp	r3, #161	; 0xa1
   115fc:	bcc	115d8 <ftello64@plt+0x890>
   11600:	cmp	r3, #162	; 0xa2
   11604:	bls	114f4 <ftello64@plt+0x7ac>
   11608:	cmp	r3, #234	; 0xea
   1160c:	beq	11438 <ftello64@plt+0x6f0>
   11610:	b	115d8 <ftello64@plt+0x890>
   11614:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11618:	vpush	{d8}
   1161c:	movw	r6, #53944	; 0xd2b8
   11620:	sub	sp, sp, #52	; 0x34
   11624:	movt	r6, #2
   11628:	str	r1, [sp, #40]	; 0x28
   1162c:	ldr	r1, [r6]
   11630:	str	r2, [sp, #36]	; 0x24
   11634:	str	r0, [sp, #32]
   11638:	bl	17128 <ftello64@plt+0x63e0>
   1163c:	cmp	r0, #0
   11640:	str	r0, [sp, #20]
   11644:	beq	122e0 <ftello64@plt+0x1598>
   11648:	ldr	r5, [r6, #4]
   1164c:	cmp	r5, #0
   11650:	beq	116b8 <ftello64@plt+0x970>
   11654:	ldr	r7, [sp, #20]
   11658:	ldrh	r4, [r7, #32]
   1165c:	cmp	r4, #0
   11660:	beq	11884 <ftello64@plt+0xb3c>
   11664:	rsb	r4, r4, r4, lsl #4
   11668:	ldr	lr, [r7, #40]	; 0x28
   1166c:	mov	r3, #0
   11670:	lsl	r4, r4, #2
   11674:	mov	r1, r3
   11678:	mov	r2, lr
   1167c:	add	r0, lr, r3
   11680:	ldr	ip, [r2, #8]
   11684:	add	r3, r3, #60	; 0x3c
   11688:	add	r2, r2, #60	; 0x3c
   1168c:	ldr	r0, [r0, #4]
   11690:	cmp	r3, r4
   11694:	rsb	r0, r0, ip
   11698:	add	r1, r1, r0
   1169c:	bne	1167c <ftello64@plt+0x934>
   116a0:	lsr	r1, r1, #3
   116a4:	movw	r3, #20191	; 0x4edf
   116a8:	movt	r3, #1491	; 0x5d3
   116ac:	umull	ip, r3, r3, r1
   116b0:	cmp	r5, r3, lsr #7
   116b4:	bcs	11884 <ftello64@plt+0xb3c>
   116b8:	ldr	r2, [r6, #8]
   116bc:	cmp	r2, #0
   116c0:	str	r2, [sp, #24]
   116c4:	beq	11750 <ftello64@plt+0xa08>
   116c8:	ldr	r3, [sp, #20]
   116cc:	ldrh	r3, [r3, #32]
   116d0:	cmp	r3, #0
   116d4:	str	r3, [sp, #28]
   116d8:	beq	11750 <ftello64@plt+0xa08>
   116dc:	ldr	r7, [sp, #20]
   116e0:	mov	r9, #0
   116e4:	str	r6, [sp, #44]	; 0x2c
   116e8:	ldr	sl, [r7, #40]	; 0x28
   116ec:	rsb	r7, r3, r3, lsl #4
   116f0:	lsl	r7, r7, #2
   116f4:	mov	r8, sl
   116f8:	ldr	r5, [r8, #24]
   116fc:	mov	r6, #0
   11700:	mov	r4, r6
   11704:	mov	fp, sl
   11708:	ldr	r0, [fp, #24]
   1170c:	mov	r1, r5
   11710:	bl	10b74 <strcmp@plt>
   11714:	add	r6, r6, #60	; 0x3c
   11718:	add	fp, fp, #60	; 0x3c
   1171c:	cmp	r0, #0
   11720:	addeq	r4, r4, #1
   11724:	cmp	r6, r7
   11728:	bne	11708 <ftello64@plt+0x9c0>
   1172c:	ldr	ip, [sp, #24]
   11730:	cmp	ip, r4
   11734:	blt	11884 <ftello64@plt+0xb3c>
   11738:	ldr	r2, [sp, #28]
   1173c:	add	r9, r9, #1
   11740:	add	r8, r8, #60	; 0x3c
   11744:	cmp	r9, r2
   11748:	blt	116f8 <ftello64@plt+0x9b0>
   1174c:	ldr	r6, [sp, #44]	; 0x2c
   11750:	ldr	r3, [r6, #12]
   11754:	cmp	r3, #0
   11758:	beq	118a0 <ftello64@plt+0xb58>
   1175c:	ldr	r3, [sp, #36]	; 0x24
   11760:	cmp	r3, #0
   11764:	ble	118a0 <ftello64@plt+0xb58>
   11768:	ldr	ip, [sp, #20]
   1176c:	mov	r5, #0
   11770:	ldr	r3, [sp, #40]	; 0x28
   11774:	ldr	r9, [sp, #36]	; 0x24
   11778:	ldrh	r7, [ip, #32]
   1177c:	sub	r8, r3, #4
   11780:	str	r6, [sp, #24]
   11784:	rsb	r4, r7, r7, lsl #4
   11788:	lsl	r4, r4, #2
   1178c:	b	1179c <ftello64@plt+0xa54>
   11790:	add	r5, r5, #1
   11794:	cmp	r5, r9
   11798:	beq	1189c <ftello64@plt+0xb54>
   1179c:	ldr	ip, [r8, #4]!
   117a0:	ldrh	r3, [ip, #32]
   117a4:	cmp	r3, r7
   117a8:	bne	11790 <ftello64@plt+0xa48>
   117ac:	cmp	r7, #0
   117b0:	beq	11884 <ftello64@plt+0xb3c>
   117b4:	ldr	lr, [sp, #20]
   117b8:	mov	r3, #0
   117bc:	mov	r0, r3
   117c0:	ldr	fp, [lr, #40]	; 0x28
   117c4:	mov	r2, fp
   117c8:	add	r1, fp, r3
   117cc:	ldr	lr, [r2, #8]
   117d0:	add	r3, r3, #60	; 0x3c
   117d4:	add	r2, r2, #60	; 0x3c
   117d8:	ldr	r1, [r1, #4]
   117dc:	cmp	r3, r4
   117e0:	rsb	r1, r1, lr
   117e4:	add	r0, r0, r1
   117e8:	bne	117c8 <ftello64@plt+0xa80>
   117ec:	ldr	sl, [ip, #40]	; 0x28
   117f0:	mov	r3, #0
   117f4:	mov	r1, r3
   117f8:	mov	r2, sl
   117fc:	add	ip, sl, r3
   11800:	ldr	lr, [r2, #8]
   11804:	add	r3, r3, #60	; 0x3c
   11808:	add	r2, r2, #60	; 0x3c
   1180c:	ldr	ip, [ip, #4]
   11810:	cmp	r3, r4
   11814:	rsb	ip, ip, lr
   11818:	add	r1, r1, ip
   1181c:	bne	117fc <ftello64@plt+0xab4>
   11820:	cmp	r0, r1
   11824:	bne	11790 <ftello64@plt+0xa48>
   11828:	mov	r6, #0
   1182c:	b	11864 <ftello64@plt+0xb1c>
   11830:	ldr	r2, [fp, #4]
   11834:	ldr	r3, [sl, #4]
   11838:	cmp	r2, r3
   1183c:	bne	1187c <ftello64@plt+0xb34>
   11840:	ldr	r2, [fp, #8]
   11844:	add	sl, sl, #60	; 0x3c
   11848:	ldr	r3, [sl, #-52]	; 0xffffffcc
   1184c:	add	fp, fp, #60	; 0x3c
   11850:	cmp	r2, r3
   11854:	bne	1187c <ftello64@plt+0xb34>
   11858:	add	r6, r6, #1
   1185c:	cmp	r6, r7
   11860:	bge	1187c <ftello64@plt+0xb34>
   11864:	ldr	r0, [fp, #24]
   11868:	mov	r2, #5
   1186c:	ldr	r1, [sl, #24]
   11870:	bl	10bb0 <memcmp@plt>
   11874:	cmp	r0, #0
   11878:	beq	11830 <ftello64@plt+0xae8>
   1187c:	cmp	r6, r7
   11880:	bne	11790 <ftello64@plt+0xa48>
   11884:	ldr	r0, [sp, #20]
   11888:	bl	17124 <ftello64@plt+0x63dc>
   1188c:	mov	r0, #0
   11890:	add	sp, sp, #52	; 0x34
   11894:	vpop	{d8}
   11898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1189c:	ldr	r6, [sp, #24]
   118a0:	ldr	r4, [r6]
   118a4:	ldr	r0, [sp, #32]
   118a8:	cmp	r4, #0
   118ac:	beq	119c8 <ftello64@plt+0xc80>
   118b0:	bl	10cc4 <__xpg_basename@plt>
   118b4:	ldr	r7, [sp, #20]
   118b8:	ldrh	r3, [r7, #32]
   118bc:	cmp	r3, #0
   118c0:	mov	r2, r0
   118c4:	beq	122d4 <ftello64@plt+0x158c>
   118c8:	ldr	lr, [r7, #40]	; 0x28
   118cc:	rsb	r5, r3, r3, lsl #4
   118d0:	mov	r1, #0
   118d4:	lsl	r5, r5, #2
   118d8:	mov	r4, r1
   118dc:	mov	ip, lr
   118e0:	add	r0, lr, r1
   118e4:	ldr	r7, [ip, #8]
   118e8:	add	r1, r1, #60	; 0x3c
   118ec:	add	ip, ip, #60	; 0x3c
   118f0:	ldr	r0, [r0, #4]
   118f4:	cmp	r1, r5
   118f8:	rsb	r0, r0, r7
   118fc:	add	r4, r4, r0
   11900:	bne	118e0 <ftello64@plt+0xb98>
   11904:	movw	r0, #54331	; 0xd43b
   11908:	movt	r0, #12725	; 0x31b5
   1190c:	mov	r1, #0
   11910:	mov	ip, lr
   11914:	umull	r7, r0, r0, r4
   11918:	mov	r4, r1
   1191c:	lsr	r8, r0, #19
   11920:	add	r0, lr, r1
   11924:	ldr	r7, [ip, #8]
   11928:	add	r1, r1, #60	; 0x3c
   1192c:	add	ip, ip, #60	; 0x3c
   11930:	ldr	r0, [r0, #4]
   11934:	cmp	r1, r5
   11938:	rsb	r0, r0, r7
   1193c:	add	r4, r4, r0
   11940:	bne	11920 <ftello64@plt+0xbd8>
   11944:	lsr	r4, r4, #3
   11948:	movw	r0, #20191	; 0x4edf
   1194c:	movt	r0, #1491	; 0x5d3
   11950:	movw	r1, #34953	; 0x8889
   11954:	movt	r1, #34952	; 0x8888
   11958:	umull	ip, r0, r0, r4
   1195c:	lsr	r0, r0, #7
   11960:	umull	lr, r1, r1, r0
   11964:	lsr	r1, r1, #5
   11968:	rsb	r1, r1, r1, lsl #4
   1196c:	sub	r1, r0, r1, lsl #2
   11970:	str	r1, [sp, #4]
   11974:	mov	r0, #0
   11978:	str	r8, [sp]
   1197c:	movw	r1, #48956	; 0xbf3c
   11980:	movt	r1, #1
   11984:	bl	12404 <ftello64@plt+0x16bc>
   11988:	ldr	r3, [r6, #16]
   1198c:	cmp	r3, #0
   11990:	bne	11aa4 <ftello64@plt+0xd5c>
   11994:	ldr	r3, [r6, #20]
   11998:	cmp	r3, #0
   1199c:	bne	12180 <ftello64@plt+0x1438>
   119a0:	ldr	r3, [r6, #24]
   119a4:	cmp	r3, #0
   119a8:	bne	12054 <ftello64@plt+0x130c>
   119ac:	ldr	r3, [r6, #28]
   119b0:	cmp	r3, #0
   119b4:	bne	11e64 <ftello64@plt+0x111c>
   119b8:	ldr	r0, [sp, #20]
   119bc:	add	sp, sp, #52	; 0x34
   119c0:	vpop	{d8}
   119c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   119c8:	bl	10cc4 <__xpg_basename@plt>
   119cc:	ldr	r7, [sp, #20]
   119d0:	ldrh	r1, [r7, #32]
   119d4:	cmp	r1, #0
   119d8:	mov	r2, r0
   119dc:	beq	122cc <ftello64@plt+0x1584>
   119e0:	ldr	lr, [r7, #40]	; 0x28
   119e4:	rsb	r1, r1, r1, lsl #4
   119e8:	mov	r3, r4
   119ec:	lsl	r5, r1, #2
   119f0:	mov	r1, lr
   119f4:	add	r0, lr, r3
   119f8:	ldr	ip, [r1, #8]
   119fc:	add	r3, r3, #60	; 0x3c
   11a00:	add	r1, r1, #60	; 0x3c
   11a04:	ldr	r0, [r0, #4]
   11a08:	cmp	r3, r5
   11a0c:	rsb	r0, r0, ip
   11a10:	add	r4, r4, r0
   11a14:	bne	119f4 <ftello64@plt+0xcac>
   11a18:	movw	r3, #54331	; 0xd43b
   11a1c:	movt	r3, #12725	; 0x31b5
   11a20:	mov	r1, #0
   11a24:	mov	ip, lr
   11a28:	umull	r0, r3, r3, r4
   11a2c:	mov	r4, r1
   11a30:	lsr	r3, r3, #19
   11a34:	add	r0, lr, r1
   11a38:	ldr	r7, [ip, #8]
   11a3c:	add	r1, r1, #60	; 0x3c
   11a40:	add	ip, ip, #60	; 0x3c
   11a44:	ldr	r0, [r0, #4]
   11a48:	cmp	r1, r5
   11a4c:	rsb	r0, r0, r7
   11a50:	add	r4, r4, r0
   11a54:	bne	11a34 <ftello64@plt+0xcec>
   11a58:	lsr	r4, r4, #3
   11a5c:	movw	r0, #20191	; 0x4edf
   11a60:	movt	r0, #1491	; 0x5d3
   11a64:	movw	r1, #34953	; 0x8889
   11a68:	movt	r1, #34952	; 0x8888
   11a6c:	umull	ip, r0, r0, r4
   11a70:	lsr	r0, r0, #7
   11a74:	umull	lr, r1, r1, r0
   11a78:	lsr	r1, r1, #5
   11a7c:	rsb	r1, r1, r1, lsl #4
   11a80:	sub	r1, r0, r1, lsl #2
   11a84:	str	r1, [sp]
   11a88:	mov	r0, #0
   11a8c:	movw	r1, #49008	; 0xbf70
   11a90:	movt	r1, #1
   11a94:	bl	12404 <ftello64@plt+0x16bc>
   11a98:	ldr	r3, [r6, #16]
   11a9c:	cmp	r3, #0
   11aa0:	beq	11994 <ftello64@plt+0xc4c>
   11aa4:	ldr	r7, [sp, #20]
   11aa8:	ldrh	r3, [r7, #32]
   11aac:	cmp	r3, #0
   11ab0:	beq	11994 <ftello64@plt+0xc4c>
   11ab4:	ldr	r9, [sp, #20]
   11ab8:	mov	r7, #0
   11abc:	mov	r8, r7
   11ac0:	ldr	r5, [r9, #40]	; 0x28
   11ac4:	mov	r0, #1
   11ac8:	movw	r1, #49044	; 0xbf94
   11acc:	movt	r1, #1
   11ad0:	add	r5, r5, r7
   11ad4:	ldr	r2, [r5, #24]
   11ad8:	bl	12404 <ftello64@plt+0x16bc>
   11adc:	ldr	r3, [r5, #24]
   11ae0:	mov	r0, #2
   11ae4:	movw	r1, #49056	; 0xbfa0
   11ae8:	movt	r1, #1
   11aec:	ldrb	r2, [r3, #11]
   11af0:	bl	12404 <ftello64@plt+0x16bc>
   11af4:	ldrb	r2, [r5, #1]
   11af8:	mov	r0, #2
   11afc:	movw	r1, #49072	; 0xbfb0
   11b00:	movt	r1, #1
   11b04:	bl	12404 <ftello64@plt+0x16bc>
   11b08:	ldr	r2, [r5, #4]
   11b0c:	mov	r0, #2
   11b10:	movw	r1, #49100	; 0xbfcc
   11b14:	movt	r1, #1
   11b18:	bl	12404 <ftello64@plt+0x16bc>
   11b1c:	mov	r0, #2
   11b20:	ldr	r2, [r5, #8]
   11b24:	movw	r1, #49112	; 0xbfd8
   11b28:	movt	r1, #1
   11b2c:	bl	12404 <ftello64@plt+0x16bc>
   11b30:	ldrb	r3, [r5, #17]
   11b34:	cmp	r3, #1
   11b38:	movne	r0, r3
   11b3c:	beq	122b0 <ftello64@plt+0x1568>
   11b40:	cmp	r0, #2
   11b44:	beq	122a0 <ftello64@plt+0x1558>
   11b48:	ldrb	r3, [r5, #20]
   11b4c:	sub	r3, r3, #2
   11b50:	uxtb	r3, r3
   11b54:	cmp	r3, #253	; 0xfd
   11b58:	movls	r4, #12
   11b5c:	movls	sl, #1
   11b60:	bhi	11bc0 <ftello64@plt+0xe78>
   11b64:	mov	r2, sl
   11b68:	mov	r0, #2
   11b6c:	movw	r1, #49172	; 0xc014
   11b70:	movt	r1, #1
   11b74:	bl	12404 <ftello64@plt+0x16bc>
   11b78:	ldr	r2, [r5, #24]
   11b7c:	mov	r0, #3
   11b80:	movw	r1, #49044	; 0xbf94
   11b84:	add	r2, r2, r4
   11b88:	movt	r1, #1
   11b8c:	bl	12404 <ftello64@plt+0x16bc>
   11b90:	ldr	r3, [r5, #24]
   11b94:	movw	r1, #49056	; 0xbfa0
   11b98:	mov	r0, #3
   11b9c:	add	r3, r3, r4
   11ba0:	movt	r1, #1
   11ba4:	add	sl, sl, #1
   11ba8:	add	r4, r4, #12
   11bac:	ldrb	r2, [r3, #11]
   11bb0:	bl	12404 <ftello64@plt+0x16bc>
   11bb4:	ldrb	r3, [r5, #20]
   11bb8:	cmp	sl, r3
   11bbc:	blt	11b64 <ftello64@plt+0xe1c>
   11bc0:	ldrb	r3, [r5, #28]
   11bc4:	cmp	r3, #0
   11bc8:	movne	r4, #0
   11bcc:	beq	11c00 <ftello64@plt+0xeb8>
   11bd0:	mov	r2, r4
   11bd4:	mov	r0, #2
   11bd8:	movw	r1, #49184	; 0xc020
   11bdc:	movt	r1, #1
   11be0:	bl	12404 <ftello64@plt+0x16bc>
   11be4:	ldr	r0, [r5, #36]	; 0x24
   11be8:	add	r0, r0, r4, lsl #5
   11bec:	add	r4, r4, #1
   11bf0:	bl	112f0 <ftello64@plt+0x5a8>
   11bf4:	ldrb	r3, [r5, #28]
   11bf8:	cmp	r4, r3
   11bfc:	blt	11bd0 <ftello64@plt+0xe88>
   11c00:	ldrb	r3, [r5, #29]
   11c04:	cmp	r3, #0
   11c08:	movne	r4, #0
   11c0c:	beq	11c40 <ftello64@plt+0xef8>
   11c10:	mov	r2, r4
   11c14:	mov	r0, #2
   11c18:	movw	r1, #49204	; 0xc034
   11c1c:	movt	r1, #1
   11c20:	bl	12404 <ftello64@plt+0x16bc>
   11c24:	ldr	r0, [r5, #40]	; 0x28
   11c28:	add	r0, r0, r4, lsl #5
   11c2c:	add	r4, r4, #1
   11c30:	bl	112f0 <ftello64@plt+0x5a8>
   11c34:	ldrb	r3, [r5, #29]
   11c38:	cmp	r4, r3
   11c3c:	blt	11c10 <ftello64@plt+0xec8>
   11c40:	ldrb	r3, [r5, #31]
   11c44:	cmp	r3, #0
   11c48:	movne	r4, #0
   11c4c:	beq	11c80 <ftello64@plt+0xf38>
   11c50:	mov	r2, r4
   11c54:	mov	r0, #2
   11c58:	movw	r1, #49224	; 0xc048
   11c5c:	movt	r1, #1
   11c60:	bl	12404 <ftello64@plt+0x16bc>
   11c64:	ldr	r0, [r5, #48]	; 0x30
   11c68:	add	r0, r0, r4, lsl #5
   11c6c:	add	r4, r4, #1
   11c70:	bl	112f0 <ftello64@plt+0x5a8>
   11c74:	ldrb	r3, [r5, #31]
   11c78:	cmp	r4, r3
   11c7c:	blt	11c50 <ftello64@plt+0xf08>
   11c80:	ldrb	r3, [r5, #30]
   11c84:	ldrb	r2, [r5, #34]	; 0x22
   11c88:	cmn	r3, r2
   11c8c:	movne	r4, #0
   11c90:	beq	11cd8 <ftello64@plt+0xf90>
   11c94:	cmp	r4, r3
   11c98:	movw	r1, #49256	; 0xc068
   11c9c:	movt	r1, #1
   11ca0:	mov	r2, r4
   11ca4:	movwlt	r1, #49260	; 0xc06c
   11ca8:	mov	r0, #2
   11cac:	movtlt	r1, #1
   11cb0:	bl	12404 <ftello64@plt+0x16bc>
   11cb4:	ldr	r0, [r5, #44]	; 0x2c
   11cb8:	add	r0, r0, r4, lsl #5
   11cbc:	add	r4, r4, #1
   11cc0:	bl	112f0 <ftello64@plt+0x5a8>
   11cc4:	ldrb	r3, [r5, #30]
   11cc8:	ldrb	r2, [r5, #34]	; 0x22
   11ccc:	add	r2, r3, r2
   11cd0:	cmp	r4, r2
   11cd4:	blt	11c94 <ftello64@plt+0xf4c>
   11cd8:	ldrb	r3, [r5, #33]	; 0x21
   11cdc:	cmp	r3, #0
   11ce0:	movne	sl, #0
   11ce4:	beq	11dac <ftello64@plt+0x1064>
   11ce8:	mov	r2, sl
   11cec:	mov	r0, #2
   11cf0:	movw	r1, #49296	; 0xc090
   11cf4:	movt	r1, #1
   11cf8:	bl	12404 <ftello64@plt+0x16bc>
   11cfc:	ldr	r0, [r5, #56]	; 0x38
   11d00:	lsl	r4, sl, #5
   11d04:	add	r0, r0, r4
   11d08:	bl	112f0 <ftello64@plt+0x5a8>
   11d0c:	ldr	r3, [r5, #56]	; 0x38
   11d10:	add	r3, r3, r4
   11d14:	ldrb	r2, [r3, #20]
   11d18:	cmp	r2, #0
   11d1c:	beq	11d58 <ftello64@plt+0x1010>
   11d20:	mov	fp, #0
   11d24:	ldr	r3, [r3, #24]
   11d28:	mov	r2, fp
   11d2c:	movw	r1, #49324	; 0xc0ac
   11d30:	mov	r0, #3
   11d34:	movt	r1, #1
   11d38:	ldrb	r3, [r3, fp]
   11d3c:	add	fp, fp, #1
   11d40:	bl	12404 <ftello64@plt+0x16bc>
   11d44:	ldr	r3, [r5, #56]	; 0x38
   11d48:	add	r3, r3, r4
   11d4c:	ldrb	r2, [r3, #20]
   11d50:	cmp	fp, r2
   11d54:	blt	11d24 <ftello64@plt+0xfdc>
   11d58:	ldrb	r2, [r3, #21]
   11d5c:	cmp	r2, #0
   11d60:	movne	fp, #0
   11d64:	beq	11d9c <ftello64@plt+0x1054>
   11d68:	ldr	r3, [r3, #28]
   11d6c:	mov	r2, fp
   11d70:	movw	r1, #49352	; 0xc0c8
   11d74:	mov	r0, #3
   11d78:	movt	r1, #1
   11d7c:	ldrb	r3, [r3, fp]
   11d80:	add	fp, fp, #1
   11d84:	bl	12404 <ftello64@plt+0x16bc>
   11d88:	ldr	r3, [r5, #56]	; 0x38
   11d8c:	add	r3, r3, r4
   11d90:	ldrb	r2, [r3, #21]
   11d94:	cmp	fp, r2
   11d98:	blt	11d68 <ftello64@plt+0x1020>
   11d9c:	ldrb	r3, [r5, #33]	; 0x21
   11da0:	add	sl, sl, #1
   11da4:	cmp	sl, r3
   11da8:	blt	11ce8 <ftello64@plt+0xfa0>
   11dac:	ldrb	r3, [r5, #32]
   11db0:	cmp	r3, #0
   11db4:	movne	fp, #0
   11db8:	beq	11e3c <ftello64@plt+0x10f4>
   11dbc:	mov	r2, fp
   11dc0:	mov	r0, #2
   11dc4:	movw	r1, #49388	; 0xc0ec
   11dc8:	movt	r1, #1
   11dcc:	bl	12404 <ftello64@plt+0x16bc>
   11dd0:	ldr	r0, [r5, #52]	; 0x34
   11dd4:	lsl	sl, fp, #5
   11dd8:	add	r0, r0, sl
   11ddc:	bl	112f0 <ftello64@plt+0x5a8>
   11de0:	ldr	r3, [r5, #52]	; 0x34
   11de4:	add	r3, r3, sl
   11de8:	ldrb	r2, [r3, #13]
   11dec:	cmp	r2, #0
   11df0:	movne	r4, #0
   11df4:	beq	11e2c <ftello64@plt+0x10e4>
   11df8:	ldr	r3, [r3, #16]
   11dfc:	mov	r2, r4
   11e00:	movw	r1, #49416	; 0xc108
   11e04:	mov	r0, #3
   11e08:	movt	r1, #1
   11e0c:	ldrb	r3, [r3, r4]
   11e10:	add	r4, r4, #1
   11e14:	bl	12404 <ftello64@plt+0x16bc>
   11e18:	ldr	r3, [r5, #52]	; 0x34
   11e1c:	add	r3, r3, sl
   11e20:	ldrb	r2, [r3, #13]
   11e24:	cmp	r4, r2
   11e28:	blt	11df8 <ftello64@plt+0x10b0>
   11e2c:	ldrb	r3, [r5, #32]
   11e30:	add	fp, fp, #1
   11e34:	cmp	fp, r3
   11e38:	blt	11dbc <ftello64@plt+0x1074>
   11e3c:	mov	r0, #1
   11e40:	movw	r1, #50732	; 0xc62c
   11e44:	movt	r1, #1
   11e48:	add	r8, r8, r0
   11e4c:	bl	10cd0 <__printf_chk@plt>
   11e50:	ldrh	r3, [r9, #32]
   11e54:	add	r7, r7, #60	; 0x3c
   11e58:	cmp	r8, r3
   11e5c:	blt	11ac0 <ftello64@plt+0xd78>
   11e60:	b	11994 <ftello64@plt+0xc4c>
   11e64:	ldr	r7, [sp, #20]
   11e68:	ldrh	r3, [r7, #34]	; 0x22
   11e6c:	cmp	r3, #0
   11e70:	beq	119b8 <ftello64@plt+0xc70>
   11e74:	movw	ip, #53432	; 0xd0b8
   11e78:	movt	ip, #2
   11e7c:	mov	r8, #0
   11e80:	str	ip, [sp, #24]
   11e84:	mov	sl, ip
   11e88:	ldr	r7, [sp, #20]
   11e8c:	mov	r2, r8
   11e90:	movw	r1, #49656	; 0xc1f8
   11e94:	mov	r0, #1
   11e98:	movt	r1, #1
   11e9c:	ldr	r4, [r7, #44]	; 0x2c
   11ea0:	bl	12404 <ftello64@plt+0x16bc>
   11ea4:	ldr	ip, [sp, #24]
   11ea8:	add	r7, r4, r8, lsl #3
   11eac:	ldrb	r2, [r4, r8, lsl #3]
   11eb0:	ldr	r3, [ip, #444]	; 0x1bc
   11eb4:	cmp	r3, #0
   11eb8:	beq	11ee8 <ftello64@plt+0x11a0>
   11ebc:	ldr	r1, [sl, #440]	; 0x1b8
   11ec0:	cmp	r2, r1
   11ec4:	beq	11ef0 <ftello64@plt+0x11a8>
   11ec8:	ldr	r1, [pc, #1088]	; 12310 <ftello64@plt+0x15c8>
   11ecc:	b	11edc <ftello64@plt+0x1194>
   11ed0:	ldr	r0, [r1, #8]!
   11ed4:	cmp	r2, r0
   11ed8:	beq	11ef0 <ftello64@plt+0x11a8>
   11edc:	ldr	r3, [r1, #12]
   11ee0:	cmp	r3, #0
   11ee4:	bne	11ed0 <ftello64@plt+0x1188>
   11ee8:	movw	r3, #48720	; 0xbe50
   11eec:	movt	r3, #1
   11ef0:	mov	r0, #2
   11ef4:	movw	r1, #49672	; 0xc208
   11ef8:	movt	r1, #1
   11efc:	bl	12404 <ftello64@plt+0x16bc>
   11f00:	mov	r0, #2
   11f04:	ldrb	r2, [r7, #1]
   11f08:	movw	r1, #49688	; 0xc218
   11f0c:	movt	r1, #1
   11f10:	bl	12404 <ftello64@plt+0x16bc>
   11f14:	movw	r1, #49700	; 0xc224
   11f18:	mov	r0, #2
   11f1c:	movt	r1, #1
   11f20:	ldrb	r2, [r7, #2]
   11f24:	bl	12404 <ftello64@plt+0x16bc>
   11f28:	ldrb	r3, [r7, #2]
   11f2c:	cmp	r3, #0
   11f30:	movne	fp, #0
   11f34:	movne	r5, fp
   11f38:	bne	12000 <ftello64@plt+0x12b8>
   11f3c:	b	12030 <ftello64@plt+0x12e8>
   11f40:	movw	r1, #49724	; 0xc23c
   11f44:	movt	r1, #1
   11f48:	bl	12404 <ftello64@plt+0x16bc>
   11f4c:	mov	r0, #3
   11f50:	ldr	r2, [r4, #24]
   11f54:	movw	r1, #49044	; 0xbf94
   11f58:	movt	r1, #1
   11f5c:	bl	12404 <ftello64@plt+0x16bc>
   11f60:	mov	r0, #3
   11f64:	ldrb	r2, [r4, #1]
   11f68:	movw	r1, #49740	; 0xc24c
   11f6c:	movt	r1, #1
   11f70:	bl	12404 <ftello64@plt+0x16bc>
   11f74:	mov	r0, #3
   11f78:	ldrb	r2, [r4, #20]
   11f7c:	movw	r1, #49756	; 0xc25c
   11f80:	movt	r1, #1
   11f84:	bl	12404 <ftello64@plt+0x16bc>
   11f88:	ldrb	r2, [r9, fp]
   11f8c:	mov	r0, #3
   11f90:	movw	r1, #49072	; 0xbfb0
   11f94:	movt	r1, #1
   11f98:	bl	12404 <ftello64@plt+0x16bc>
   11f9c:	mov	r0, #3
   11fa0:	ldr	r2, [r4, #4]
   11fa4:	movw	r1, #49100	; 0xbfcc
   11fa8:	movt	r1, #1
   11fac:	bl	12404 <ftello64@plt+0x16bc>
   11fb0:	mov	r0, #3
   11fb4:	ldr	r2, [r4, #8]
   11fb8:	movw	r1, #49112	; 0xbfd8
   11fbc:	movt	r1, #1
   11fc0:	bl	12404 <ftello64@plt+0x16bc>
   11fc4:	mov	r0, #3
   11fc8:	ldrh	r2, [r4, #12]
   11fcc:	movw	r1, #49772	; 0xc26c
   11fd0:	movt	r1, #1
   11fd4:	bl	12404 <ftello64@plt+0x16bc>
   11fd8:	movw	r1, #49796	; 0xc284
   11fdc:	ldr	r2, [r4, #16]
   11fe0:	mov	r0, #3
   11fe4:	movt	r1, #1
   11fe8:	bl	12404 <ftello64@plt+0x16bc>
   11fec:	ldrb	r2, [r7, #2]
   11ff0:	add	r5, r5, #1
   11ff4:	add	fp, fp, #28
   11ff8:	cmp	r5, r2
   11ffc:	bge	12030 <ftello64@plt+0x12e8>
   12000:	ldr	lr, [r6]
   12004:	movw	r1, #49628	; 0xc1dc
   12008:	ldr	r9, [r7, #4]
   1200c:	mov	r0, #2
   12010:	cmp	lr, #0
   12014:	movt	r1, #1
   12018:	mov	r2, r5
   1201c:	add	r4, r9, fp
   12020:	bne	11f40 <ftello64@plt+0x11f8>
   12024:	ldr	r2, [r4, #24]
   12028:	bl	12404 <ftello64@plt+0x16bc>
   1202c:	b	11fec <ftello64@plt+0x12a4>
   12030:	ldr	r7, [sp, #20]
   12034:	add	r8, r8, #1
   12038:	ldrh	r3, [r7, #34]	; 0x22
   1203c:	cmp	r8, r3
   12040:	blt	11e88 <ftello64@plt+0x1140>
   12044:	mov	r0, r7
   12048:	add	sp, sp, #52	; 0x34
   1204c:	vpop	{d8}
   12050:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12054:	ldr	r7, [sp, #20]
   12058:	ldrh	r3, [r7, #32]
   1205c:	cmp	r3, #0
   12060:	beq	12154 <ftello64@plt+0x140c>
   12064:	ldr	r9, [sp, #20]
   12068:	mov	r7, #0
   1206c:	movw	fp, #54331	; 0xd43b
   12070:	movt	fp, #12725	; 0x31b5
   12074:	mov	r8, r7
   12078:	movw	sl, #20191	; 0x4edf
   1207c:	movw	ip, #34953	; 0x8889
   12080:	movt	sl, #1491	; 0x5d3
   12084:	movt	ip, #34952	; 0x8888
   12088:	str	sl, [sp, #28]
   1208c:	str	ip, [sp, #24]
   12090:	ldr	r3, [r6]
   12094:	ldr	ip, [r9, #40]	; 0x28
   12098:	cmp	r3, #0
   1209c:	add	sl, ip, r7
   120a0:	beq	12168 <ftello64@plt+0x1420>
   120a4:	ldr	lr, [sl, #8]
   120a8:	movw	r1, #49596	; 0xc1bc
   120ac:	ldr	r3, [sl, #4]
   120b0:	movt	r1, #1
   120b4:	ldr	r2, [sl, #24]
   120b8:	mov	r0, #1
   120bc:	rsb	r3, r3, lr
   120c0:	lsr	lr, r3, #3
   120c4:	umull	ip, r3, fp, r3
   120c8:	ldr	ip, [sp, #28]
   120cc:	umull	ip, lr, ip, lr
   120d0:	ldr	ip, [sp, #24]
   120d4:	lsr	r3, r3, #19
   120d8:	lsr	lr, lr, #7
   120dc:	umull	ip, r4, ip, lr
   120e0:	lsr	r4, r4, #5
   120e4:	rsb	r4, r4, r4, lsl #4
   120e8:	sub	lr, lr, r4, lsl #2
   120ec:	str	lr, [sp]
   120f0:	bl	12404 <ftello64@plt+0x16bc>
   120f4:	ldrb	r3, [sl, #20]
   120f8:	sub	r3, r3, #2
   120fc:	uxtb	r3, r3
   12100:	cmp	r3, #253	; 0xfd
   12104:	movls	r5, #12
   12108:	movls	r4, #1
   1210c:	bhi	12140 <ftello64@plt+0x13f8>
   12110:	add	r4, r4, #1
   12114:	ldr	r3, [sl, #24]
   12118:	movw	r1, #49636	; 0xc1e4
   1211c:	mov	r0, #2
   12120:	add	r3, r3, r5
   12124:	mov	r2, r4
   12128:	movt	r1, #1
   1212c:	add	r5, r5, #12
   12130:	bl	12404 <ftello64@plt+0x16bc>
   12134:	ldrb	r3, [sl, #20]
   12138:	cmp	r4, r3
   1213c:	blt	12110 <ftello64@plt+0x13c8>
   12140:	ldrh	r3, [r9, #32]
   12144:	add	r8, r8, #1
   12148:	add	r7, r7, #60	; 0x3c
   1214c:	cmp	r8, r3
   12150:	blt	12090 <ftello64@plt+0x1348>
   12154:	movw	r1, #50732	; 0xc62c
   12158:	mov	r0, #1
   1215c:	movt	r1, #1
   12160:	bl	10cd0 <__printf_chk@plt>
   12164:	b	119ac <ftello64@plt+0xc64>
   12168:	movw	r1, #49628	; 0xc1dc
   1216c:	mov	r0, #1
   12170:	movt	r1, #1
   12174:	ldr	r2, [sl, #24]
   12178:	bl	12404 <ftello64@plt+0x16bc>
   1217c:	b	120f4 <ftello64@plt+0x13ac>
   12180:	ldr	ip, [sp, #20]
   12184:	movw	r1, #49444	; 0xc124
   12188:	mov	r0, #1
   1218c:	movt	r1, #1
   12190:	ldrh	r2, [ip, #36]	; 0x24
   12194:	bl	12404 <ftello64@plt+0x16bc>
   12198:	ldr	r7, [sp, #20]
   1219c:	ldrh	r3, [r7, #36]	; 0x24
   121a0:	cmp	r3, #0
   121a4:	beq	119a0 <ftello64@plt+0xc58>
   121a8:	movw	r7, #54331	; 0xd43b
   121ac:	mov	r4, #0
   121b0:	movt	r7, #12725	; 0x31b5
   121b4:	vldr	d8, [pc, #332]	; 12308 <ftello64@plt+0x15c0>
   121b8:	ldr	r8, [sp, #20]
   121bc:	b	12248 <ftello64@plt+0x1500>
   121c0:	ldr	r3, [r8, #40]	; 0x28
   121c4:	movw	r1, #49488	; 0xc150
   121c8:	movt	r1, #1
   121cc:	add	ip, r3, ip, lsl #2
   121d0:	ldr	r2, [ip, #24]
   121d4:	bl	12404 <ftello64@plt+0x16bc>
   121d8:	mov	r0, #2
   121dc:	ldr	r2, [r5, #4]
   121e0:	movw	r1, #49532	; 0xc17c
   121e4:	movt	r1, #1
   121e8:	bl	12404 <ftello64@plt+0x16bc>
   121ec:	ldr	r3, [r5, #12]
   121f0:	movw	ip, #52512	; 0xcd20
   121f4:	movt	ip, #65494	; 0xffd6
   121f8:	mov	r0, #2
   121fc:	movw	r1, #49552	; 0xc190
   12200:	umull	lr, r2, r7, r3
   12204:	str	r3, [sp, #8]
   12208:	movt	r1, #1
   1220c:	add	r4, r4, #1
   12210:	lsr	r2, r2, #19
   12214:	mla	ip, ip, r2, r3
   12218:	vmov	s14, ip
   1221c:	vcvt.f64.u32	d7, s14
   12220:	vdiv.f64	d7, d7, d8
   12224:	vstr	d7, [sp]
   12228:	bl	12404 <ftello64@plt+0x16bc>
   1222c:	movw	r1, #50732	; 0xc62c
   12230:	mov	r0, #1
   12234:	movt	r1, #1
   12238:	bl	10cd0 <__printf_chk@plt>
   1223c:	ldrh	r3, [r8, #36]	; 0x24
   12240:	cmp	r4, r3
   12244:	bge	119a0 <ftello64@plt+0xc58>
   12248:	ldr	r5, [r8, #48]	; 0x30
   1224c:	mov	r0, #1
   12250:	mov	r2, r4
   12254:	movw	r1, #49464	; 0xc138
   12258:	add	r5, r5, r4, lsl #4
   1225c:	movt	r1, #1
   12260:	bl	12404 <ftello64@plt+0x16bc>
   12264:	mov	r0, #2
   12268:	ldrb	r2, [r5, #1]
   1226c:	movw	r1, #49476	; 0xc144
   12270:	movt	r1, #1
   12274:	bl	12404 <ftello64@plt+0x16bc>
   12278:	ldrh	r3, [r5, #2]
   1227c:	ldrh	r2, [r8, #32]
   12280:	movw	r1, #49504	; 0xc160
   12284:	mov	r0, #2
   12288:	movt	r1, #1
   1228c:	cmp	r2, r3
   12290:	rsb	ip, r3, r3, lsl #4
   12294:	bhi	121c0 <ftello64@plt+0x1478>
   12298:	bl	12404 <ftello64@plt+0x16bc>
   1229c:	b	121d8 <ftello64@plt+0x1490>
   122a0:	movw	r1, #49148	; 0xbffc
   122a4:	movt	r1, #1
   122a8:	bl	12404 <ftello64@plt+0x16bc>
   122ac:	b	11b48 <ftello64@plt+0xe00>
   122b0:	mov	r0, #2
   122b4:	movw	r1, #49128	; 0xbfe8
   122b8:	ldrh	r2, [r5, #18]
   122bc:	movt	r1, #1
   122c0:	bl	12404 <ftello64@plt+0x16bc>
   122c4:	ldrb	r0, [r5, #17]
   122c8:	b	11b40 <ftello64@plt+0xdf8>
   122cc:	mov	r3, r1
   122d0:	b	11a84 <ftello64@plt+0xd3c>
   122d4:	mov	r1, r3
   122d8:	mov	r8, r3
   122dc:	b	11970 <ftello64@plt+0xc28>
   122e0:	movw	r1, #53924	; 0xd2a4
   122e4:	movt	r1, #2
   122e8:	ldr	r3, [sp, #32]
   122ec:	movw	r2, #48936	; 0xbf28
   122f0:	ldr	r0, [r1]
   122f4:	movt	r2, #1
   122f8:	mov	r1, #1
   122fc:	bl	10cdc <__fprintf_chk@plt>
   12300:	ldr	r0, [sp, #20]
   12304:	b	11890 <ftello64@plt+0xb48>
   12308:	andeq	r0, r0, r0
   1230c:	rscmi	pc, r5, r0, lsl #18
   12310:	andeq	sp, r2, r0, ror r2
   12314:	ldr	r2, [r0, #4]
   12318:	cmp	r2, #0
   1231c:	beq	1234c <ftello64@plt+0x1604>
   12320:	ldr	r3, [r0]
   12324:	cmp	r3, r1
   12328:	beq	12354 <ftello64@plt+0x160c>
   1232c:	mov	r3, r0
   12330:	b	12340 <ftello64@plt+0x15f8>
   12334:	ldr	r0, [r3, #8]!
   12338:	cmp	r0, r1
   1233c:	beq	12354 <ftello64@plt+0x160c>
   12340:	ldr	r2, [r3, #12]
   12344:	cmp	r2, #0
   12348:	bne	12334 <ftello64@plt+0x15ec>
   1234c:	movw	r2, #48720	; 0xbe50
   12350:	movt	r2, #1
   12354:	mov	r0, r2
   12358:	bx	lr
   1235c:	push	{r3, r4, r5, r6, r7, lr}
   12360:	subs	r6, r1, #0
   12364:	mov	r7, r0
   12368:	pople	{r3, r4, r5, r6, r7, pc}
   1236c:	movw	r5, #53924	; 0xd2a4
   12370:	mov	r4, #0
   12374:	movt	r5, #2
   12378:	b	123a8 <ftello64@plt+0x1660>
   1237c:	cmp	ip, #7
   12380:	ldrb	r3, [r7, r4]
   12384:	add	r4, r4, #1
   12388:	movweq	r2, #50520	; 0xc558
   1238c:	ldreq	r0, [r5]
   12390:	movteq	r2, #1
   12394:	moveq	r1, #1
   12398:	ldrne	r0, [r5]
   1239c:	bl	10cdc <__fprintf_chk@plt>
   123a0:	cmp	r4, r6
   123a4:	beq	123e4 <ftello64@plt+0x169c>
   123a8:	and	r3, r4, #15
   123ac:	movw	r2, #50528	; 0xc560
   123b0:	cmp	r3, #15
   123b4:	mov	r1, #1
   123b8:	movt	r2, #1
   123bc:	and	ip, r4, #7
   123c0:	bne	1237c <ftello64@plt+0x1634>
   123c4:	ldrb	r3, [r7, r4]
   123c8:	movw	r2, #51260	; 0xc83c
   123cc:	ldr	r0, [r5]
   123d0:	movt	r2, #1
   123d4:	add	r4, r4, #1
   123d8:	bl	10cdc <__fprintf_chk@plt>
   123dc:	cmp	r4, r6
   123e0:	bne	123a8 <ftello64@plt+0x1660>
   123e4:	tst	r4, #15
   123e8:	popeq	{r3, r4, r5, r6, r7, pc}
   123ec:	ldr	r0, [r5]
   123f0:	movw	r2, #50732	; 0xc62c
   123f4:	mov	r1, #1
   123f8:	movt	r2, #1
   123fc:	pop	{r3, r4, r5, r6, r7, lr}
   12400:	b	10cdc <__fprintf_chk@plt>
   12404:	push	{r1, r2, r3}
   12408:	push	{r4, r5, r6, r7, lr}
   1240c:	movw	r6, #53912	; 0xd298
   12410:	movt	r6, #2
   12414:	sub	sp, sp, #8
   12418:	subs	r5, r0, #0
   1241c:	ldr	r3, [r6]
   12420:	ldr	r7, [sp, #28]
   12424:	movgt	r4, #0
   12428:	str	r3, [sp, #4]
   1242c:	ble	1244c <ftello64@plt+0x1704>
   12430:	add	r4, r4, #1
   12434:	movw	r1, #50536	; 0xc568
   12438:	mov	r0, #1
   1243c:	movt	r1, #1
   12440:	bl	10cd0 <__printf_chk@plt>
   12444:	cmp	r4, r5
   12448:	bne	12430 <ftello64@plt+0x16e8>
   1244c:	add	ip, sp, #32
   12450:	movw	r0, #53928	; 0xd2a8
   12454:	movt	r0, #2
   12458:	mov	r2, r7
   1245c:	mov	r3, ip
   12460:	mov	r1, #1
   12464:	ldr	r0, [r0]
   12468:	str	ip, [sp]
   1246c:	bl	10c4c <__vfprintf_chk@plt>
   12470:	movw	r1, #50732	; 0xc62c
   12474:	mov	r0, #1
   12478:	movt	r1, #1
   1247c:	bl	10cd0 <__printf_chk@plt>
   12480:	ldr	r2, [sp, #4]
   12484:	ldr	r3, [r6]
   12488:	cmp	r2, r3
   1248c:	bne	124a0 <ftello64@plt+0x1758>
   12490:	add	sp, sp, #8
   12494:	pop	{r4, r5, r6, r7, lr}
   12498:	add	sp, sp, #12
   1249c:	bx	lr
   124a0:	bl	10bc8 <__stack_chk_fail@plt>
   124a4:	push	{r0, r1, r2, r3}
   124a8:	mov	r0, #100	; 0x64
   124ac:	push	{r4, r5, r6, r7, r8, lr}
   124b0:	movw	r8, #53912	; 0xd298
   124b4:	movt	r8, #2
   124b8:	sub	sp, sp, #16
   124bc:	add	r6, sp, #44	; 0x2c
   124c0:	mov	r4, r0
   124c4:	ldr	r3, [r8]
   124c8:	ldr	r7, [sp, #40]	; 0x28
   124cc:	str	r3, [sp, #12]
   124d0:	bl	10c34 <malloc@plt>
   124d4:	b	124f8 <ftello64@plt+0x17b0>
   124d8:	cmp	r2, #0
   124dc:	addne	r4, r0, #1
   124e0:	lsleq	r4, r4, #1
   124e4:	mov	r0, r5
   124e8:	mov	r1, r4
   124ec:	bl	10bd4 <realloc@plt>
   124f0:	cmp	r0, #0
   124f4:	beq	1252c <ftello64@plt+0x17e4>
   124f8:	mov	r2, #1
   124fc:	str	r7, [sp]
   12500:	str	r6, [sp, #4]
   12504:	mov	r1, r4
   12508:	mvn	r3, #0
   1250c:	mov	r5, r0
   12510:	str	r6, [sp, #8]
   12514:	bl	10ba4 <__vsnprintf_chk@plt>
   12518:	cmp	r0, #0
   1251c:	cmpge	r4, r0
   12520:	mvn	r2, r0
   12524:	lsr	r2, r2, #31
   12528:	ble	124d8 <ftello64@plt+0x1790>
   1252c:	ldr	r2, [sp, #12]
   12530:	mov	r0, r5
   12534:	ldr	r3, [r8]
   12538:	cmp	r2, r3
   1253c:	bne	12550 <ftello64@plt+0x1808>
   12540:	add	sp, sp, #16
   12544:	pop	{r4, r5, r6, r7, r8, lr}
   12548:	add	sp, sp, #16
   1254c:	bx	lr
   12550:	bl	10bc8 <__stack_chk_fail@plt>
   12554:	cmp	r1, #4
   12558:	movge	r1, #4
   1255c:	subs	r2, r0, #0
   12560:	beq	12594 <ftello64@plt+0x184c>
   12564:	ldrb	r3, [r2]
   12568:	cmp	r3, #0
   1256c:	movne	r0, #0
   12570:	bne	12588 <ftello64@plt+0x1840>
   12574:	b	12594 <ftello64@plt+0x184c>
   12578:	ldrb	r3, [r2]
   1257c:	cmp	r3, #0
   12580:	orr	r0, r3, r0, lsl #8
   12584:	addne	r2, r2, #1
   12588:	subs	r1, r1, #1
   1258c:	bcs	12578 <ftello64@plt+0x1830>
   12590:	bx	lr
   12594:	lsl	r1, r1, #3
   12598:	mvn	r0, #0
   1259c:	mvn	r0, r0, lsl r1
   125a0:	bx	lr
   125a4:	push	{r3, r4, r5, lr}
   125a8:	mov	r5, r0
   125ac:	ldrb	r4, [r0]
   125b0:	cmp	r4, #0
   125b4:	popeq	{r3, r4, r5, pc}
   125b8:	bl	10c58 <__ctype_tolower_loc@plt>
   125bc:	sub	r3, r5, #1
   125c0:	ldr	r2, [r0]
   125c4:	ldr	r2, [r2, r4, lsl #2]
   125c8:	strb	r2, [r3, #1]!
   125cc:	ldrb	r4, [r3, #1]
   125d0:	cmp	r4, #0
   125d4:	bne	125c0 <ftello64@plt+0x1878>
   125d8:	pop	{r3, r4, r5, pc}
   125dc:	movw	r3, #53976	; 0xd2d8
   125e0:	movt	r3, #2
   125e4:	str	r0, [r3]
   125e8:	bx	lr
   125ec:	movw	r3, #53896	; 0xd288
   125f0:	movt	r3, #2
   125f4:	str	r0, [r3]
   125f8:	bx	lr
   125fc:	movw	r3, #53896	; 0xd288
   12600:	movt	r3, #2
   12604:	ldr	r0, [r3]
   12608:	bx	lr
   1260c:	cmp	r2, #0
   12610:	push	{r4, r5, r6, r7, lr}
   12614:	mov	r7, r0
   12618:	sub	sp, sp, #12
   1261c:	ble	12658 <ftello64@plt+0x1910>
   12620:	sub	r5, r1, #1
   12624:	add	r6, r0, r2, lsl #1
   12628:	mov	r4, r0
   1262c:	ldrb	r2, [r5, #1]!
   12630:	mov	r0, r4
   12634:	movw	r3, #50544	; 0xc570
   12638:	add	r4, r4, #2
   1263c:	movt	r3, #1
   12640:	mov	r1, #1
   12644:	str	r2, [sp]
   12648:	mvn	r2, #0
   1264c:	bl	10ca0 <__sprintf_chk@plt>
   12650:	cmp	r4, r6
   12654:	bne	1262c <ftello64@plt+0x18e4>
   12658:	mov	r0, r7
   1265c:	add	sp, sp, #12
   12660:	pop	{r4, r5, r6, r7, pc}
   12664:	push	{r3}		; (str r3, [sp, #-4]!)
   12668:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1266c:	movw	r4, #53976	; 0xd2d8
   12670:	movt	r4, #2
   12674:	movw	r5, #53912	; 0xd298
   12678:	movt	r5, #2
   1267c:	sub	sp, sp, #4096	; 0x1000
   12680:	ldr	r6, [r4, #4]
   12684:	sub	sp, sp, #16
   12688:	ldr	r3, [r5]
   1268c:	mov	r7, r2
   12690:	cmp	r6, #0
   12694:	add	r2, sp, #8192	; 0x2000
   12698:	mov	sl, r0
   1269c:	mov	r9, r1
   126a0:	ldr	r8, [r2, #-4044]	; 0xfffff034
   126a4:	str	r3, [r2, #-4084]	; 0xfffff00c
   126a8:	beq	12768 <ftello64@plt+0x1a20>
   126ac:	movw	r6, #53896	; 0xd288
   126b0:	movt	r6, #2
   126b4:	ldr	r3, [r6]
   126b8:	tst	r7, r3
   126bc:	bne	126e8 <ftello64@plt+0x19a0>
   126c0:	add	r3, sp, #8192	; 0x2000
   126c4:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   126c8:	ldr	r3, [r5]
   126cc:	cmp	r2, r3
   126d0:	bne	12838 <ftello64@plt+0x1af0>
   126d4:	add	sp, sp, #4096	; 0x1000
   126d8:	add	sp, sp, #16
   126dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126e0:	add	sp, sp, #4
   126e4:	bx	lr
   126e8:	mov	r1, #1
   126ec:	mov	r2, #4096	; 0x1000
   126f0:	str	sl, [sp]
   126f4:	movw	r3, #50644	; 0xc5d4
   126f8:	str	r9, [sp, #4]
   126fc:	movt	r3, #1
   12700:	add	r0, sp, #12
   12704:	bl	10ca0 <__sprintf_chk@plt>
   12708:	add	lr, sp, #4096	; 0x1000
   1270c:	add	lr, lr, #16
   12710:	movw	r1, #61432	; 0xeff8
   12714:	movt	r1, #65535	; 0xffff
   12718:	add	ip, sp, #4096	; 0x1000
   1271c:	add	ip, ip, #56	; 0x38
   12720:	str	r8, [sp]
   12724:	str	ip, [sp, #4]
   12728:	mov	r2, #1
   1272c:	str	ip, [lr, r1]
   12730:	add	ip, sp, #12
   12734:	mvn	r3, #0
   12738:	rsb	r1, r0, #4080	; 0xff0
   1273c:	add	r0, ip, r0
   12740:	add	r1, r1, #15
   12744:	bl	10ba4 <__vsnprintf_chk@plt>
   12748:	ldr	r2, [r4]
   1274c:	movw	r3, #53976	; 0xd2d8
   12750:	movt	r3, #2
   12754:	cmp	r2, #0
   12758:	beq	127f0 <ftello64@plt+0x1aa8>
   1275c:	add	r0, sp, #12
   12760:	blx	r2
   12764:	b	126c0 <ftello64@plt+0x1978>
   12768:	movw	r3, #53924	; 0xd2a4
   1276c:	movt	r3, #2
   12770:	movw	r0, #50552	; 0xc578
   12774:	movt	r0, #1
   12778:	ldr	r3, [r3]
   1277c:	mov	r2, #1
   12780:	stmib	r4, {r2, r3}
   12784:	bl	10c28 <getenv@plt>
   12788:	cmp	r0, #0
   1278c:	movweq	r6, #53896	; 0xd288
   12790:	movteq	r6, #2
   12794:	beq	127b0 <ftello64@plt+0x1a68>
   12798:	mov	r1, r6
   1279c:	movw	r6, #53896	; 0xd288
   127a0:	mov	r2, r1
   127a4:	movt	r6, #2
   127a8:	bl	10b80 <strtol@plt>
   127ac:	str	r0, [r6]
   127b0:	movw	r0, #50568	; 0xc588
   127b4:	movt	r0, #1
   127b8:	bl	10c28 <getenv@plt>
   127bc:	subs	fp, r0, #0
   127c0:	beq	126b4 <ftello64@plt+0x196c>
   127c4:	movw	r1, #50584	; 0xc598
   127c8:	movt	r1, #1
   127cc:	bl	10b8c <fopen@plt>
   127d0:	subs	ip, r0, #0
   127d4:	beq	1280c <ftello64@plt+0x1ac4>
   127d8:	mov	r1, #0
   127dc:	mov	r2, #1
   127e0:	mov	r3, r1
   127e4:	str	ip, [r4, #8]
   127e8:	bl	10cac <setvbuf@plt>
   127ec:	b	126b4 <ftello64@plt+0x196c>
   127f0:	ldr	r0, [r3, #8]
   127f4:	movw	r2, #49052	; 0xbf9c
   127f8:	add	r3, sp, #12
   127fc:	mov	r1, #1
   12800:	movt	r2, #1
   12804:	bl	10cdc <__fprintf_chk@plt>
   12808:	b	126c0 <ftello64@plt+0x1978>
   1280c:	mov	r3, #77	; 0x4d
   12810:	ldr	r0, [r4, #8]
   12814:	str	r3, [sp]
   12818:	movw	r2, #50588	; 0xc59c
   1281c:	str	fp, [sp, #4]
   12820:	movt	r2, #1
   12824:	movw	r3, #50624	; 0xc5c0
   12828:	mov	r1, #1
   1282c:	movt	r3, #1
   12830:	bl	10cdc <__fprintf_chk@plt>
   12834:	b	126b4 <ftello64@plt+0x196c>
   12838:	bl	10bc8 <__stack_chk_fail@plt>
   1283c:	push	{r4, r5, r6, lr}
   12840:	mov	r5, r0
   12844:	sub	sp, sp, #8
   12848:	mov	r0, #28
   1284c:	mov	r6, r1
   12850:	bl	10c34 <malloc@plt>
   12854:	str	r5, [sp]
   12858:	mov	r1, #91	; 0x5b
   1285c:	mov	r2, #4
   12860:	movw	r3, #50676	; 0xc5f4
   12864:	movt	r3, #1
   12868:	mov	r4, r0
   1286c:	movw	r0, #50652	; 0xc5dc
   12870:	str	r4, [sp, #4]
   12874:	movt	r0, #1
   12878:	bl	12664 <ftello64@plt+0x191c>
   1287c:	mov	r0, r5
   12880:	mov	r1, r6
   12884:	movw	r2, #10624	; 0x2980
   12888:	movw	r3, #10588	; 0x295c
   1288c:	movt	r2, #1
   12890:	movt	r3, #1
   12894:	stmib	r4, {r2, r3}
   12898:	movw	r2, #10560	; 0x2940
   1289c:	movw	r3, #10532	; 0x2924
   128a0:	movt	r2, #1
   128a4:	movt	r3, #1
   128a8:	str	r2, [r4, #20]
   128ac:	movw	r2, #10524	; 0x291c
   128b0:	str	r3, [r4, #24]
   128b4:	movt	r2, #1
   128b8:	movw	r3, #10516	; 0x2914
   128bc:	str	r2, [r4, #12]
   128c0:	movt	r3, #1
   128c4:	str	r3, [r4, #16]
   128c8:	bl	10d18 <fopen64@plt>
   128cc:	subs	r5, r0, #0
   128d0:	beq	128e4 <ftello64@plt+0x1b9c>
   128d4:	mov	r0, r4
   128d8:	str	r5, [r4]
   128dc:	add	sp, sp, #8
   128e0:	pop	{r4, r5, r6, pc}
   128e4:	mov	r1, #105	; 0x69
   128e8:	mov	r2, #4
   128ec:	str	r4, [sp]
   128f0:	movw	r0, #50652	; 0xc5dc
   128f4:	movw	r3, #50708	; 0xc614
   128f8:	movt	r0, #1
   128fc:	movt	r3, #1
   12900:	bl	12664 <ftello64@plt+0x191c>
   12904:	mov	r0, r4
   12908:	bl	10b98 <free@plt>
   1290c:	mov	r0, r5
   12910:	b	128dc <ftello64@plt+0x1b94>
   12914:	ldr	r0, [r0]
   12918:	b	10c7c <feof@plt>
   1291c:	ldr	r0, [r0]
   12920:	b	10d48 <ftello64@plt>
   12924:	push	{r3, lr}
   12928:	ldr	r3, [r0]
   1292c:	mov	r0, r1
   12930:	mov	r1, #1
   12934:	bl	10bec <fwrite@plt>
   12938:	mov	r1, #0
   1293c:	pop	{r3, pc}
   12940:	push	{r3, lr}
   12944:	ldr	r3, [r0]
   12948:	mov	r0, r1
   1294c:	mov	r1, #1
   12950:	bl	10c10 <fread@plt>
   12954:	mov	r1, #0
   12958:	pop	{r3, pc}
   1295c:	push	{lr}		; (str lr, [sp, #-4]!)
   12960:	sub	sp, sp, #12
   12964:	ldr	r0, [r0]
   12968:	ldr	r1, [sp, #16]
   1296c:	str	r1, [sp]
   12970:	bl	10cf4 <fseeko64@plt>
   12974:	asr	r1, r0, #31
   12978:	add	sp, sp, #12
   1297c:	pop	{pc}		; (ldr pc, [sp], #4)
   12980:	push	{r4, lr}
   12984:	subs	r4, r0, #0
   12988:	sub	sp, sp, #8
   1298c:	beq	129c8 <ftello64@plt+0x1c80>
   12990:	ldr	r0, [r4]
   12994:	bl	10ce8 <fclose@plt>
   12998:	str	r4, [sp]
   1299c:	mov	r1, #47	; 0x2f
   129a0:	mov	r2, #4
   129a4:	movw	r0, #50652	; 0xc5dc
   129a8:	movw	r3, #50736	; 0xc630
   129ac:	movt	r0, #1
   129b0:	movt	r3, #1
   129b4:	bl	12664 <ftello64@plt+0x191c>
   129b8:	mov	r0, r4
   129bc:	add	sp, sp, #8
   129c0:	pop	{r4, lr}
   129c4:	b	10b98 <free@plt>
   129c8:	add	sp, sp, #8
   129cc:	pop	{r4, pc}
   129d0:	movw	r0, #10300	; 0x283c
   129d4:	movt	r0, #1
   129d8:	bx	lr
   129dc:	push	{r4, r5, lr}
   129e0:	mov	r5, r0
   129e4:	sub	sp, sp, #12
   129e8:	mov	r0, #12
   129ec:	bl	10c34 <malloc@plt>
   129f0:	mov	r1, #95	; 0x5f
   129f4:	str	r5, [sp]
   129f8:	mov	r2, #128	; 0x80
   129fc:	movw	r3, #50780	; 0xc65c
   12a00:	movt	r3, #1
   12a04:	mov	r4, r0
   12a08:	movw	r0, #50760	; 0xc648
   12a0c:	str	r4, [sp, #4]
   12a10:	movt	r0, #1
   12a14:	bl	12664 <ftello64@plt+0x191c>
   12a18:	mov	r0, r5
   12a1c:	movw	r2, #10996	; 0x2af4
   12a20:	movw	r3, #10876	; 0x2a7c
   12a24:	movt	r2, #1
   12a28:	movt	r3, #1
   12a2c:	stmib	r4, {r2, r3}
   12a30:	bl	10c1c <opendir@plt>
   12a34:	subs	r5, r0, #0
   12a38:	beq	12a4c <ftello64@plt+0x1d04>
   12a3c:	mov	r0, r4
   12a40:	str	r5, [r4]
   12a44:	add	sp, sp, #12
   12a48:	pop	{r4, r5, pc}
   12a4c:	mov	r1, #125	; 0x7d
   12a50:	mov	r2, #128	; 0x80
   12a54:	str	r4, [sp]
   12a58:	movw	r0, #50760	; 0xc648
   12a5c:	movw	r3, #50812	; 0xc67c
   12a60:	movt	r0, #1
   12a64:	movt	r3, #1
   12a68:	bl	12664 <ftello64@plt+0x191c>
   12a6c:	mov	r0, r4
   12a70:	bl	10b98 <free@plt>
   12a74:	mov	r0, r5
   12a78:	b	12a44 <ftello64@plt+0x1cfc>
   12a7c:	push	{r4, r5, r6, lr}
   12a80:	movw	r4, #53912	; 0xd298
   12a84:	movt	r4, #2
   12a88:	sub	sp, sp, #296	; 0x128
   12a8c:	mov	r6, r1
   12a90:	add	r2, sp, #4
   12a94:	ldr	r3, [r4]
   12a98:	add	r1, sp, #8
   12a9c:	ldr	r0, [r0]
   12aa0:	str	r3, [sp, #292]	; 0x124
   12aa4:	bl	10c94 <readdir64_r@plt>
   12aa8:	subs	r5, r0, #0
   12aac:	rsbne	r0, r5, #0
   12ab0:	bne	12ad8 <ftello64@plt+0x1d90>
   12ab4:	ldr	r3, [sp, #4]
   12ab8:	cmp	r3, #0
   12abc:	moveq	r0, #1
   12ac0:	beq	12ad8 <ftello64@plt+0x1d90>
   12ac4:	mov	r0, r6
   12ac8:	add	r1, sp, #27
   12acc:	mov	r2, #256	; 0x100
   12ad0:	bl	10cb8 <strncpy@plt>
   12ad4:	mov	r0, r5
   12ad8:	ldr	r2, [sp, #292]	; 0x124
   12adc:	ldr	r3, [r4]
   12ae0:	cmp	r2, r3
   12ae4:	bne	12af0 <ftello64@plt+0x1da8>
   12ae8:	add	sp, sp, #296	; 0x128
   12aec:	pop	{r4, r5, r6, pc}
   12af0:	bl	10bc8 <__stack_chk_fail@plt>
   12af4:	push	{r4, lr}
   12af8:	subs	r4, r0, #0
   12afc:	sub	sp, sp, #8
   12b00:	beq	12b3c <ftello64@plt+0x1df4>
   12b04:	ldr	r0, [r4]
   12b08:	bl	10d3c <closedir@plt>
   12b0c:	str	r4, [sp]
   12b10:	mov	r1, #56	; 0x38
   12b14:	mov	r2, #128	; 0x80
   12b18:	movw	r0, #50760	; 0xc648
   12b1c:	movw	r3, #50840	; 0xc698
   12b20:	movt	r0, #1
   12b24:	movt	r3, #1
   12b28:	bl	12664 <ftello64@plt+0x191c>
   12b2c:	mov	r0, r4
   12b30:	add	sp, sp, #8
   12b34:	pop	{r4, lr}
   12b38:	b	10b98 <free@plt>
   12b3c:	add	sp, sp, #8
   12b40:	pop	{r4, pc}
   12b44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12b48:	subs	r9, r0, #0
   12b4c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12b50:	ldr	r0, [r9, #40]	; 0x28
   12b54:	cmp	r0, #0
   12b58:	beq	12c38 <ftello64@plt+0x1ef0>
   12b5c:	ldrh	r3, [r9, #32]
   12b60:	cmp	r3, #0
   12b64:	beq	12c2c <ftello64@plt+0x1ee4>
   12b68:	mov	r6, #0
   12b6c:	mov	r7, r6
   12b70:	mov	r5, r6
   12b74:	add	r4, r0, r6
   12b78:	add	r7, r7, #1
   12b7c:	add	r6, r6, #60	; 0x3c
   12b80:	ldr	r0, [r4, #24]
   12b84:	bl	10b98 <free@plt>
   12b88:	ldr	r3, [r4, #52]	; 0x34
   12b8c:	str	r5, [r4, #24]
   12b90:	cmp	r3, #0
   12b94:	beq	12ba8 <ftello64@plt+0x1e60>
   12b98:	ldr	r0, [r3, #16]
   12b9c:	bl	10b98 <free@plt>
   12ba0:	ldr	r3, [r4, #52]	; 0x34
   12ba4:	str	r5, [r3, #16]
   12ba8:	ldr	r3, [r4, #56]	; 0x38
   12bac:	cmp	r3, #0
   12bb0:	beq	12bd4 <ftello64@plt+0x1e8c>
   12bb4:	ldr	r0, [r3, #24]
   12bb8:	bl	10b98 <free@plt>
   12bbc:	ldr	r3, [r4, #56]	; 0x38
   12bc0:	str	r5, [r3, #24]
   12bc4:	ldr	r0, [r3, #28]
   12bc8:	bl	10b98 <free@plt>
   12bcc:	ldr	r3, [r4, #56]	; 0x38
   12bd0:	str	r5, [r3, #28]
   12bd4:	ldr	r0, [r4, #36]	; 0x24
   12bd8:	bl	10b98 <free@plt>
   12bdc:	ldr	r0, [r4, #40]	; 0x28
   12be0:	str	r5, [r4, #36]	; 0x24
   12be4:	bl	10b98 <free@plt>
   12be8:	ldr	r0, [r4, #44]	; 0x2c
   12bec:	str	r5, [r4, #40]	; 0x28
   12bf0:	bl	10b98 <free@plt>
   12bf4:	ldr	r0, [r4, #48]	; 0x30
   12bf8:	str	r5, [r4, #44]	; 0x2c
   12bfc:	bl	10b98 <free@plt>
   12c00:	ldr	r0, [r4, #52]	; 0x34
   12c04:	str	r5, [r4, #48]	; 0x30
   12c08:	bl	10b98 <free@plt>
   12c0c:	ldr	r0, [r4, #56]	; 0x38
   12c10:	str	r5, [r4, #52]	; 0x34
   12c14:	bl	10b98 <free@plt>
   12c18:	ldrh	r3, [r9, #32]
   12c1c:	ldr	r0, [r9, #40]	; 0x28
   12c20:	cmp	r3, r7
   12c24:	str	r5, [r4, #56]	; 0x38
   12c28:	bgt	12b74 <ftello64@plt+0x1e2c>
   12c2c:	bl	10b98 <free@plt>
   12c30:	mov	r3, #0
   12c34:	str	r3, [r9, #40]	; 0x28
   12c38:	ldr	r0, [r9, #44]	; 0x2c
   12c3c:	cmp	r0, #0
   12c40:	beq	12cc8 <ftello64@plt+0x1f80>
   12c44:	ldrh	r3, [r9, #34]	; 0x22
   12c48:	cmp	r3, #0
   12c4c:	beq	12cbc <ftello64@plt+0x1f74>
   12c50:	mov	sl, #0
   12c54:	mov	r8, sl
   12c58:	add	r7, r0, sl, lsl #3
   12c5c:	ldrb	r3, [r7, #2]
   12c60:	cmp	r3, #0
   12c64:	movne	r4, #0
   12c68:	movne	r5, r4
   12c6c:	beq	12c98 <ftello64@plt+0x1f50>
   12c70:	ldr	r6, [r7, #4]
   12c74:	add	r5, r5, #1
   12c78:	add	r6, r6, r4
   12c7c:	add	r4, r4, #28
   12c80:	ldr	r0, [r6, #24]
   12c84:	bl	10b98 <free@plt>
   12c88:	str	r8, [r6, #24]
   12c8c:	ldrb	r3, [r7, #2]
   12c90:	cmp	r5, r3
   12c94:	blt	12c70 <ftello64@plt+0x1f28>
   12c98:	ldr	r0, [r7, #4]
   12c9c:	add	sl, sl, #1
   12ca0:	bl	10b98 <free@plt>
   12ca4:	ldrh	r3, [r9, #34]	; 0x22
   12ca8:	str	r8, [r7, #4]
   12cac:	cmp	r3, sl
   12cb0:	ldrgt	r0, [r9, #44]	; 0x2c
   12cb4:	bgt	12c58 <ftello64@plt+0x1f10>
   12cb8:	ldr	r0, [r9, #44]	; 0x2c
   12cbc:	bl	10b98 <free@plt>
   12cc0:	mov	r3, #0
   12cc4:	str	r3, [r9, #44]	; 0x2c
   12cc8:	ldr	r0, [r9, #48]	; 0x30
   12ccc:	bl	10b98 <free@plt>
   12cd0:	mov	r3, #0
   12cd4:	mov	r0, r9
   12cd8:	str	r3, [r9, #48]	; 0x30
   12cdc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   12ce0:	b	10b98 <free@plt>
   12ce4:	movw	r3, #32776	; 0x8008
   12ce8:	add	r2, r1, #7
   12cec:	push	{r4, r5, r6, r7, r8, r9, lr}
   12cf0:	mov	r4, r1
   12cf4:	ldr	r3, [r0, r3]
   12cf8:	movw	r1, #32780	; 0x800c
   12cfc:	ldr	r1, [r0, r1]
   12d00:	sub	sp, sp, #12
   12d04:	add	r2, r3, r2, asr #3
   12d08:	mov	r5, r0
   12d0c:	cmp	r1, r2
   12d10:	bhi	12d90 <ftello64@plt+0x2048>
   12d14:	movw	r8, #32772	; 0x8004
   12d18:	movw	r0, #32788	; 0x8014
   12d1c:	ldr	r2, [r5, r8]
   12d20:	movw	r7, #32784	; 0x8010
   12d24:	ldr	lr, [r5, r0]
   12d28:	mov	r6, r5
   12d2c:	ldr	r1, [r5]
   12d30:	rsb	r3, r2, r3
   12d34:	add	r2, r3, lr
   12d38:	ldr	r9, [r5, r7]
   12d3c:	mov	ip, #0
   12d40:	str	r2, [r5, r0]
   12d44:	asr	r3, r2, #31
   12d48:	str	ip, [sp]
   12d4c:	mov	r0, r1
   12d50:	ldr	r1, [r1, #8]
   12d54:	blx	r1
   12d58:	ldr	r0, [r6], #4
   12d5c:	mov	r2, #32768	; 0x8000
   12d60:	mov	r3, #0
   12d64:	ldr	ip, [r0, #20]
   12d68:	mov	r1, r6
   12d6c:	blx	ip
   12d70:	add	r3, r5, #32768	; 0x8000
   12d74:	movw	r2, #32796	; 0x801c
   12d78:	str	r6, [r5, r8]
   12d7c:	str	r0, [r5, r2]
   12d80:	add	r0, r6, r0
   12d84:	str	r6, [r3, #8]
   12d88:	str	r0, [r3, #12]
   12d8c:	str	r9, [r5, r7]
   12d90:	cmp	r4, #0
   12d94:	ble	12e58 <ftello64@plt+0x2110>
   12d98:	add	r1, r5, #32768	; 0x8000
   12d9c:	add	r1, r1, #4
   12da0:	ldmib	r1, {r6, r8}
   12da4:	cmp	r8, r6
   12da8:	bls	12e58 <ftello64@plt+0x2110>
   12dac:	ldr	r2, [r1, #12]
   12db0:	subs	ip, r2, r4
   12db4:	bpl	12e18 <ftello64@plt+0x20d0>
   12db8:	movw	r7, #50864	; 0xc6b0
   12dbc:	mov	r3, r6
   12dc0:	movt	r7, #1
   12dc4:	mov	r0, #0
   12dc8:	mov	r9, #8
   12dcc:	b	12de0 <ftello64@plt+0x2098>
   12dd0:	cmp	r3, r8
   12dd4:	beq	12e10 <ftello64@plt+0x20c8>
   12dd8:	rsbs	ip, r4, #8
   12ddc:	bpl	12e24 <ftello64@plt+0x20dc>
   12de0:	ldrb	r6, [r3], #1
   12de4:	rsb	r4, r2, r4
   12de8:	ldr	r5, [r7, r2, lsl #2]
   12dec:	cmp	r4, #0
   12df0:	rsb	ip, ip, #0
   12df4:	mov	r2, #8
   12df8:	and	r5, r6, r5
   12dfc:	str	r9, [r1, #12]
   12e00:	str	r3, [r1, #4]
   12e04:	mov	r6, r3
   12e08:	orr	r0, r0, r5, lsl ip
   12e0c:	bgt	12dd0 <ftello64@plt+0x2088>
   12e10:	add	sp, sp, #12
   12e14:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12e18:	movw	r7, #50864	; 0xc6b0
   12e1c:	movt	r7, #1
   12e20:	mov	r0, #0
   12e24:	ldrb	r2, [r6]
   12e28:	cmp	ip, #0
   12e2c:	ldr	r3, [r7, r4, lsl #2]
   12e30:	str	ip, [r1, #12]
   12e34:	and	ip, r3, r2, asr ip
   12e38:	orr	r0, ip, r0
   12e3c:	bne	12e10 <ftello64@plt+0x20c8>
   12e40:	add	r6, r6, #1
   12e44:	mov	r3, #8
   12e48:	str	r6, [r1, #4]
   12e4c:	str	r3, [r1, #12]
   12e50:	add	sp, sp, #12
   12e54:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12e58:	mov	r0, #0
   12e5c:	b	12e10 <ftello64@plt+0x20c8>
   12e60:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12e64:	add	r5, r0, #32768	; 0x8000
   12e68:	add	r5, r5, #4
   12e6c:	sub	sp, sp, #8
   12e70:	ldr	r3, [r5, #12]
   12e74:	mov	r4, r0
   12e78:	mov	r6, r1
   12e7c:	rsb	r3, r3, #0
   12e80:	tst	r3, #7
   12e84:	bne	13254 <ftello64@plt+0x250c>
   12e88:	mov	r1, #8
   12e8c:	mov	r0, r4
   12e90:	bl	12ce4 <ftello64@plt+0x1f9c>
   12e94:	movw	r3, #32772	; 0x8004
   12e98:	ldr	r1, [r4, r3]
   12e9c:	add	r3, r3, #16
   12ea0:	ldr	r7, [r5, #4]
   12ea4:	ldr	r2, [r5, #12]
   12ea8:	rsb	r7, r1, r7
   12eac:	ldr	r3, [r4, r3]
   12eb0:	add	r7, r7, #1
   12eb4:	mov	r1, #8
   12eb8:	rsb	r7, r2, r7, lsl #3
   12ebc:	add	r7, r7, r3, lsl #3
   12ec0:	asr	r7, r7, #3
   12ec4:	mov	r8, r0
   12ec8:	mov	r0, r4
   12ecc:	bl	12ce4 <ftello64@plt+0x1f9c>
   12ed0:	uxtb	r3, r0
   12ed4:	strb	r3, [r6]
   12ed8:	sub	r2, r3, #1
   12edc:	cmp	r2, #3
   12ee0:	ldrls	pc, [pc, r2, lsl #2]
   12ee4:	b	13374 <ftello64@plt+0x262c>
   12ee8:	andeq	r3, r1, ip, lsl r1
   12eec:	andeq	r3, r1, r8, ror #1
   12ef0:	strdeq	r2, [r1], -r8
   12ef4:	andeq	r3, r1, r8, ror #1
   12ef8:	mov	r1, #8
   12efc:	mov	r0, r4
   12f00:	bl	12ce4 <ftello64@plt+0x1f9c>
   12f04:	mov	r1, #16
   12f08:	strb	r0, [r6, #4]
   12f0c:	mov	r0, r4
   12f10:	bl	12ce4 <ftello64@plt+0x1f9c>
   12f14:	strh	r0, [r6, #2]
   12f18:	movw	r3, #32792	; 0x8018
   12f1c:	add	r7, r7, r8
   12f20:	ldr	r3, [r4, r3]
   12f24:	sbfx	r7, r7, #0, #29
   12f28:	cmp	r7, r3
   12f2c:	blt	13130 <ftello64@plt+0x23e8>
   12f30:	cmp	r3, #32768	; 0x8000
   12f34:	ldr	r1, [r4]
   12f38:	ble	1334c <ftello64@plt+0x2604>
   12f3c:	movw	r2, #32788	; 0x8014
   12f40:	sub	r3, r3, #32768	; 0x8000
   12f44:	mov	r0, #2
   12f48:	str	r3, [r4, r2]
   12f4c:	str	r0, [sp]
   12f50:	mov	r2, #32768	; 0x8000
   12f54:	mov	r0, r1
   12f58:	mov	r3, #0
   12f5c:	ldr	r1, [r1, #8]
   12f60:	blx	r1
   12f64:	mov	r7, r4
   12f68:	mov	r2, #32768	; 0x8000
   12f6c:	ldr	r0, [r7], #4
   12f70:	mov	r3, #0
   12f74:	ldr	ip, [r0, #20]
   12f78:	mov	r1, r7
   12f7c:	blx	ip
   12f80:	movw	r2, #32796	; 0x801c
   12f84:	movw	r1, #32772	; 0x8004
   12f88:	movw	r3, #32776	; 0x8008
   12f8c:	str	r7, [r4, r1]
   12f90:	str	r0, [r4, r2]
   12f94:	add	r0, r7, r0
   12f98:	str	r7, [r5, #4]
   12f9c:	mov	r2, #8
   12fa0:	str	r0, [r5, #8]
   12fa4:	str	r2, [r5, #12]
   12fa8:	str	r0, [r4, r3]
   12fac:	mov	r1, #8
   12fb0:	mov	r0, r4
   12fb4:	bl	12ce4 <ftello64@plt+0x1f9c>
   12fb8:	movw	r3, #32772	; 0x8004
   12fbc:	ldr	r1, [r4, r3]
   12fc0:	add	r3, r3, #16
   12fc4:	ldr	r9, [r5, #4]
   12fc8:	mov	r7, #0
   12fcc:	ldr	r3, [r4, r3]
   12fd0:	rsb	r9, r1, r9
   12fd4:	ldr	r2, [r5, #12]
   12fd8:	add	r9, r9, #1
   12fdc:	strb	r7, [r6, #9]
   12fe0:	mov	r1, #8
   12fe4:	rsb	r9, r2, r9, lsl #3
   12fe8:	add	r9, r9, r3, lsl #3
   12fec:	asr	r9, r9, #3
   12ff0:	mov	r8, r0
   12ff4:	mov	r0, r4
   12ff8:	bl	12ce4 <ftello64@plt+0x1f9c>
   12ffc:	uxtb	r3, r0
   13000:	strb	r3, [r6, #1]
   13004:	cmp	r3, #134	; 0x86
   13008:	bls	131c8 <ftello64@plt+0x2480>
   1300c:	cmp	r3, #146	; 0x92
   13010:	beq	133bc <ftello64@plt+0x2674>
   13014:	bhi	13418 <ftello64@plt+0x26d0>
   13018:	cmp	r3, #144	; 0x90
   1301c:	addcs	sl, r6, #9
   13020:	bcc	133f8 <ftello64@plt+0x26b0>
   13024:	mov	r0, r4
   13028:	mov	r1, #8
   1302c:	bl	12ce4 <ftello64@plt+0x1f9c>
   13030:	strb	r0, [sl, r7]
   13034:	add	r7, r7, #1
   13038:	cmp	r7, #3
   1303c:	bne	13024 <ftello64@plt+0x22dc>
   13040:	movw	r3, #32792	; 0x8018
   13044:	add	r8, r9, r8
   13048:	mov	r1, #0
   1304c:	strb	r1, [r6, #12]
   13050:	ldr	r3, [r4, r3]
   13054:	sbfx	r6, r8, #0, #29
   13058:	cmp	r6, r3
   1305c:	blt	13178 <ftello64@plt+0x2430>
   13060:	cmp	r3, #32768	; 0x8000
   13064:	ble	13394 <ftello64@plt+0x264c>
   13068:	ldr	r1, [r4]
   1306c:	movw	r2, #32788	; 0x8014
   13070:	sub	r3, r3, #32768	; 0x8000
   13074:	mov	r0, #2
   13078:	str	r3, [r4, r2]
   1307c:	mov	r2, #32768	; 0x8000
   13080:	str	r0, [sp]
   13084:	mov	r3, #0
   13088:	mov	r0, r1
   1308c:	ldr	r1, [r1, #8]
   13090:	blx	r1
   13094:	mov	r6, r4
   13098:	mov	r2, #32768	; 0x8000
   1309c:	ldr	r0, [r6], #4
   130a0:	mov	r3, #0
   130a4:	ldr	ip, [r0, #20]
   130a8:	mov	r1, r6
   130ac:	blx	ip
   130b0:	movw	r1, #32772	; 0x8004
   130b4:	movw	r2, #32796	; 0x801c
   130b8:	movw	r3, #32776	; 0x8008
   130bc:	str	r6, [r4, r1]
   130c0:	str	r0, [r4, r2]
   130c4:	add	r0, r6, r0
   130c8:	str	r6, [r5, #4]
   130cc:	mov	r2, #8
   130d0:	str	r0, [r5, #8]
   130d4:	str	r2, [r5, #12]
   130d8:	str	r0, [r4, r3]
   130dc:	mov	r0, #1
   130e0:	add	sp, sp, #8
   130e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   130e8:	mov	r1, #8
   130ec:	mov	r0, r4
   130f0:	bl	12ce4 <ftello64@plt+0x1f9c>
   130f4:	mov	r1, #8
   130f8:	strb	r0, [r6, #4]
   130fc:	mov	r0, r4
   13100:	bl	12ce4 <ftello64@plt+0x1f9c>
   13104:	mov	r1, #16
   13108:	strb	r0, [r6, #5]
   1310c:	mov	r0, r4
   13110:	bl	12ce4 <ftello64@plt+0x1f9c>
   13114:	strh	r0, [r6, #2]
   13118:	b	12f18 <ftello64@plt+0x21d0>
   1311c:	mov	r0, r4
   13120:	mov	r1, #16
   13124:	bl	12ce4 <ftello64@plt+0x1f9c>
   13128:	strh	r0, [r6, #2]
   1312c:	b	12f18 <ftello64@plt+0x21d0>
   13130:	movw	r3, #32788	; 0x8014
   13134:	ldr	r3, [r4, r3]
   13138:	cmp	r7, r3
   1313c:	blt	13274 <ftello64@plt+0x252c>
   13140:	add	r2, r3, #32512	; 0x7f00
   13144:	add	r2, r2, #255	; 0xff
   13148:	cmp	r7, r2
   1314c:	bgt	13274 <ftello64@plt+0x252c>
   13150:	movw	r2, #32772	; 0x8004
   13154:	rsb	r7, r3, r7
   13158:	ldr	r3, [r4, r2]
   1315c:	add	r2, r2, #4
   13160:	movw	r1, #32784	; 0x8010
   13164:	mov	r0, #8
   13168:	add	r7, r3, r7
   1316c:	str	r0, [r4, r1]
   13170:	str	r7, [r4, r2]
   13174:	b	12fac <ftello64@plt+0x2264>
   13178:	movw	r3, #32788	; 0x8014
   1317c:	ldr	r3, [r4, r3]
   13180:	cmp	r6, r3
   13184:	blt	132dc <ftello64@plt+0x2594>
   13188:	add	r2, r3, #32512	; 0x7f00
   1318c:	add	r2, r2, #255	; 0xff
   13190:	cmp	r6, r2
   13194:	bgt	132dc <ftello64@plt+0x2594>
   13198:	movw	r2, #32772	; 0x8004
   1319c:	rsb	r6, r3, r6
   131a0:	ldr	r3, [r4, r2]
   131a4:	add	r2, r2, #4
   131a8:	movw	r1, #32784	; 0x8010
   131ac:	mov	r0, #8
   131b0:	add	r6, r3, r6
   131b4:	str	r0, [r4, r1]
   131b8:	mov	r0, #1
   131bc:	str	r6, [r4, r2]
   131c0:	add	sp, sp, #8
   131c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   131c8:	cmp	r3, #128	; 0x80
   131cc:	bcs	1320c <ftello64@plt+0x24c4>
   131d0:	cmp	r3, #4
   131d4:	bhi	133f0 <ftello64@plt+0x26a8>
   131d8:	cmp	r3, #3
   131dc:	bcs	1320c <ftello64@plt+0x24c4>
   131e0:	cmp	r3, #1
   131e4:	bcc	133f8 <ftello64@plt+0x26b0>
   131e8:	mov	r1, #4
   131ec:	mov	r0, r4
   131f0:	bl	12ce4 <ftello64@plt+0x1f9c>
   131f4:	mov	r1, #4
   131f8:	strb	r0, [r6, #6]
   131fc:	mov	r0, r4
   13200:	bl	12ce4 <ftello64@plt+0x1f9c>
   13204:	strb	r0, [r6, #7]
   13208:	b	13040 <ftello64@plt+0x22f8>
   1320c:	mov	r1, #4
   13210:	mov	r0, r4
   13214:	bl	12ce4 <ftello64@plt+0x1f9c>
   13218:	mov	r1, #4
   1321c:	add	sl, r6, #9
   13220:	mov	r7, #0
   13224:	strb	r0, [r6, #6]
   13228:	mov	r0, r4
   1322c:	bl	12ce4 <ftello64@plt+0x1f9c>
   13230:	strb	r0, [r6, #7]
   13234:	mov	r0, r4
   13238:	mov	r1, #8
   1323c:	bl	12ce4 <ftello64@plt+0x1f9c>
   13240:	strb	r0, [sl, r7]
   13244:	add	r7, r7, #1
   13248:	cmp	r7, #3
   1324c:	bne	13234 <ftello64@plt+0x24ec>
   13250:	b	13040 <ftello64@plt+0x22f8>
   13254:	movw	r3, #53924	; 0xd2a4
   13258:	movt	r3, #2
   1325c:	movw	r2, #50996	; 0xc734
   13260:	mov	r1, #1
   13264:	ldr	r0, [r3]
   13268:	movt	r2, #1
   1326c:	bl	10cdc <__fprintf_chk@plt>
   13270:	b	12e88 <ftello64@plt+0x2140>
   13274:	ldr	r0, [r4]
   13278:	mov	r8, r4
   1327c:	mov	r1, #0
   13280:	mov	r2, r7
   13284:	asr	r3, r7, #31
   13288:	str	r1, [sp]
   1328c:	ldr	r1, [r0, #8]
   13290:	blx	r1
   13294:	ldr	r0, [r8], #4
   13298:	movw	r1, #32788	; 0x8014
   1329c:	mov	r2, #32768	; 0x8000
   132a0:	mov	r3, #0
   132a4:	str	r7, [r4, r1]
   132a8:	ldr	ip, [r0, #20]
   132ac:	mov	r1, r8
   132b0:	blx	ip
   132b4:	movw	r2, #32772	; 0x8004
   132b8:	movw	r3, #32796	; 0x801c
   132bc:	str	r8, [r4, r2]
   132c0:	str	r0, [r4, r3]
   132c4:	add	r2, r8, r0
   132c8:	mov	r3, #8
   132cc:	str	r2, [r5, #8]
   132d0:	str	r8, [r5, #4]
   132d4:	str	r3, [r5, #12]
   132d8:	b	12fac <ftello64@plt+0x2264>
   132dc:	ldr	r0, [r4]
   132e0:	mov	r7, r4
   132e4:	mov	r2, r6
   132e8:	asr	r3, r6, #31
   132ec:	mov	r1, #0
   132f0:	str	r1, [sp]
   132f4:	ldr	r1, [r0, #8]
   132f8:	blx	r1
   132fc:	ldr	r0, [r7], #4
   13300:	movw	r1, #32788	; 0x8014
   13304:	mov	r2, #32768	; 0x8000
   13308:	str	r6, [r4, r1]
   1330c:	mov	r3, #0
   13310:	ldr	ip, [r0, #20]
   13314:	mov	r1, r7
   13318:	blx	ip
   1331c:	movw	r2, #32772	; 0x8004
   13320:	movw	r3, #32796	; 0x801c
   13324:	str	r7, [r4, r2]
   13328:	str	r0, [r4, r3]
   1332c:	add	r2, r7, r0
   13330:	mov	r3, #8
   13334:	mov	r0, #1
   13338:	str	r2, [r5, #8]
   1333c:	str	r7, [r5, #4]
   13340:	str	r3, [r5, #12]
   13344:	add	sp, sp, #8
   13348:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1334c:	movw	r0, #32788	; 0x8014
   13350:	mov	ip, #0
   13354:	mov	r2, #0
   13358:	str	ip, [r4, r0]
   1335c:	mov	r3, #0
   13360:	str	ip, [sp]
   13364:	mov	r0, r1
   13368:	ldr	r1, [r1, #8]
   1336c:	blx	r1
   13370:	b	12f64 <ftello64@plt+0x221c>
   13374:	movw	r1, #53924	; 0xd2a4
   13378:	movt	r1, #2
   1337c:	movw	r2, #48796	; 0xbe9c
   13380:	movt	r2, #1
   13384:	ldr	r0, [r1]
   13388:	mov	r1, #1
   1338c:	bl	10cdc <__fprintf_chk@plt>
   13390:	b	12f18 <ftello64@plt+0x21d0>
   13394:	ldr	ip, [r4]
   13398:	movw	r3, #32788	; 0x8014
   1339c:	str	r1, [r4, r3]
   133a0:	mov	r2, #0
   133a4:	str	r1, [sp]
   133a8:	mov	r3, #0
   133ac:	mov	r0, ip
   133b0:	ldr	r1, [ip, #8]
   133b4:	blx	r1
   133b8:	b	13094 <ftello64@plt+0x234c>
   133bc:	mov	r0, r4
   133c0:	mov	r1, #8
   133c4:	bl	12ce4 <ftello64@plt+0x1f9c>
   133c8:	add	sl, r6, #9
   133cc:	strb	r0, [r6, #8]
   133d0:	mov	r0, r4
   133d4:	mov	r1, #8
   133d8:	bl	12ce4 <ftello64@plt+0x1f9c>
   133dc:	strb	r0, [sl, r7]
   133e0:	add	r7, r7, #1
   133e4:	cmp	r7, #3
   133e8:	bne	133d0 <ftello64@plt+0x2688>
   133ec:	b	13040 <ftello64@plt+0x22f8>
   133f0:	cmp	r3, #27
   133f4:	beq	131e8 <ftello64@plt+0x24a0>
   133f8:	movw	r1, #53924	; 0xd2a4
   133fc:	movt	r1, #2
   13400:	movw	r2, #48904	; 0xbf08
   13404:	movt	r2, #1
   13408:	ldr	r0, [r1]
   1340c:	mov	r1, #1
   13410:	bl	10cdc <__fprintf_chk@plt>
   13414:	b	13040 <ftello64@plt+0x22f8>
   13418:	cmp	r3, #161	; 0xa1
   1341c:	bcc	133f8 <ftello64@plt+0x26b0>
   13420:	cmp	r3, #162	; 0xa2
   13424:	bls	1320c <ftello64@plt+0x24c4>
   13428:	cmp	r3, #234	; 0xea
   1342c:	beq	131e8 <ftello64@plt+0x24a0>
   13430:	b	133f8 <ftello64@plt+0x26b0>
   13434:	push	{r4, r5, r6, r7, r8}
   13438:	add	ip, r0, #8
   1343c:	ldrb	r4, [r0]
   13440:	cmp	ip, r0
   13444:	ldrb	r2, [r1]
   13448:	mov	r3, #6
   1344c:	movhi	r3, #5
   13450:	asr	r4, r4, #7
   13454:	bfi	r2, r4, #0, #1
   13458:	strb	r2, [r1]
   1345c:	ldrb	r4, [r0]
   13460:	uxtb	r2, r2
   13464:	ubfx	r4, r4, #6, #1
   13468:	bfi	r2, r4, #1, #1
   1346c:	strb	r2, [r1]
   13470:	ldrbhi	r2, [r0]
   13474:	movls	r2, #0
   13478:	ldrb	r4, [r1]
   1347c:	ubfxhi	r2, r2, #5, #1
   13480:	cmp	ip, r0
   13484:	bfi	r4, r2, #2, #1
   13488:	strb	r4, [r1]
   1348c:	ldrbhi	r2, [r0]
   13490:	subhi	r3, r3, #1
   13494:	movls	r2, #0
   13498:	ldrb	r4, [r1]
   1349c:	asrhi	r2, r2, r3
   134a0:	andhi	r2, r2, #1
   134a4:	cmp	ip, r0
   134a8:	bfi	r4, r2, #3, #1
   134ac:	strb	r4, [r1]
   134b0:	ldrbhi	r2, [r0]
   134b4:	subhi	r3, r3, #1
   134b8:	movls	r2, #0
   134bc:	ldrb	r4, [r1]
   134c0:	asrhi	r2, r2, r3
   134c4:	andhi	r2, r2, #1
   134c8:	cmp	ip, r0
   134cc:	bfi	r4, r2, #4, #1
   134d0:	strb	r4, [r1]
   134d4:	ldrbhi	r2, [r0]
   134d8:	subhi	r3, r3, #1
   134dc:	movls	r2, #0
   134e0:	ldrb	r4, [r1]
   134e4:	asrhi	r2, r2, r3
   134e8:	andhi	r2, r2, #1
   134ec:	cmp	ip, r0
   134f0:	bfi	r4, r2, #5, #1
   134f4:	strb	r4, [r1]
   134f8:	ldrbhi	r2, [r0]
   134fc:	subhi	r3, r3, #1
   13500:	movls	r2, #0
   13504:	ldrb	r4, [r1]
   13508:	asrhi	r2, r2, r3
   1350c:	andhi	r2, r2, #1
   13510:	cmp	ip, r0
   13514:	bfi	r4, r2, #6, #1
   13518:	strb	r4, [r1]
   1351c:	bls	13d88 <ftello64@plt+0x3040>
   13520:	ldrb	r2, [r0]
   13524:	sub	r3, r3, #1
   13528:	cmp	r3, #0
   1352c:	addeq	r0, r0, #1
   13530:	asr	r2, r2, r3
   13534:	moveq	r3, #8
   13538:	and	r2, r2, #1
   1353c:	ldrb	r4, [r1]
   13540:	cmp	ip, r0
   13544:	bfi	r4, r2, #7, #1
   13548:	strb	r4, [r1]
   1354c:	bls	13df0 <ftello64@plt+0x30a8>
   13550:	ldrb	r2, [r0]
   13554:	sub	r3, r3, #1
   13558:	cmp	r3, #0
   1355c:	addeq	r0, r0, #1
   13560:	asr	r2, r2, r3
   13564:	moveq	r3, #8
   13568:	and	r2, r2, #1
   1356c:	ldrb	r4, [r1, #1]
   13570:	cmp	ip, r0
   13574:	bfi	r4, r2, #0, #1
   13578:	strb	r4, [r1, #1]
   1357c:	bls	13de8 <ftello64@plt+0x30a0>
   13580:	ldrb	r2, [r0]
   13584:	sub	r3, r3, #1
   13588:	cmp	r3, #0
   1358c:	addeq	r0, r0, #1
   13590:	asr	r2, r2, r3
   13594:	moveq	r3, #8
   13598:	and	r2, r2, #1
   1359c:	ldrb	r4, [r1, #1]
   135a0:	cmp	ip, r0
   135a4:	bfi	r4, r2, #1, #1
   135a8:	strb	r4, [r1, #1]
   135ac:	bls	13de0 <ftello64@plt+0x3098>
   135b0:	ldrb	r2, [r0]
   135b4:	sub	r3, r3, #1
   135b8:	cmp	r3, #0
   135bc:	addeq	r0, r0, #1
   135c0:	asr	r2, r2, r3
   135c4:	moveq	r3, #8
   135c8:	and	r2, r2, #1
   135cc:	ldrb	r4, [r1, #1]
   135d0:	cmp	ip, r0
   135d4:	bfi	r4, r2, #2, #1
   135d8:	strb	r4, [r1, #1]
   135dc:	bls	13dd8 <ftello64@plt+0x3090>
   135e0:	ldrb	r2, [r0]
   135e4:	sub	r3, r3, #1
   135e8:	cmp	r3, #0
   135ec:	addeq	r0, r0, #1
   135f0:	asr	r2, r2, r3
   135f4:	moveq	r3, #8
   135f8:	and	r2, r2, #1
   135fc:	ldrb	r4, [r1, #1]
   13600:	cmp	ip, r0
   13604:	bfi	r4, r2, #3, #1
   13608:	strb	r4, [r1, #1]
   1360c:	bls	13dd0 <ftello64@plt+0x3088>
   13610:	ldrb	r2, [r0]
   13614:	sub	r3, r3, #1
   13618:	cmp	r3, #0
   1361c:	addeq	r0, r0, #1
   13620:	asr	r2, r2, r3
   13624:	moveq	r3, #8
   13628:	and	r2, r2, #1
   1362c:	ldrb	r4, [r1, #1]
   13630:	cmp	ip, r0
   13634:	bfi	r4, r2, #4, #1
   13638:	strb	r4, [r1, #1]
   1363c:	bls	13dc8 <ftello64@plt+0x3080>
   13640:	ldrb	r2, [r0]
   13644:	sub	r3, r3, #1
   13648:	cmp	r3, #0
   1364c:	addeq	r0, r0, #1
   13650:	asr	r2, r2, r3
   13654:	moveq	r3, #8
   13658:	and	r2, r2, #1
   1365c:	ldrb	r4, [r1, #1]
   13660:	cmp	ip, r0
   13664:	bfi	r4, r2, #5, #1
   13668:	strb	r4, [r1, #1]
   1366c:	bls	13dc0 <ftello64@plt+0x3078>
   13670:	ldrb	r2, [r0]
   13674:	sub	r3, r3, #1
   13678:	cmp	r3, #0
   1367c:	addeq	r0, r0, #1
   13680:	asr	r2, r2, r3
   13684:	moveq	r3, #8
   13688:	and	r2, r2, #1
   1368c:	ldrb	r4, [r1, #1]
   13690:	cmp	ip, r0
   13694:	bfi	r4, r2, #6, #1
   13698:	strb	r4, [r1, #1]
   1369c:	bls	13db8 <ftello64@plt+0x3070>
   136a0:	ldrb	r2, [r0]
   136a4:	sub	r3, r3, #1
   136a8:	cmp	r3, #0
   136ac:	addeq	r0, r0, #1
   136b0:	asr	r2, r2, r3
   136b4:	moveq	r3, #8
   136b8:	and	r2, r2, #1
   136bc:	ldrb	r4, [r1, #1]
   136c0:	cmp	ip, r0
   136c4:	bfi	r4, r2, #7, #1
   136c8:	strb	r4, [r1, #1]
   136cc:	bls	13db0 <ftello64@plt+0x3068>
   136d0:	ldrb	r2, [r0]
   136d4:	sub	r3, r3, #1
   136d8:	cmp	r3, #0
   136dc:	addeq	r0, r0, #1
   136e0:	asr	r2, r2, r3
   136e4:	moveq	r3, #8
   136e8:	and	r2, r2, #1
   136ec:	ldrb	r4, [r1, #2]
   136f0:	cmp	ip, r0
   136f4:	bfi	r4, r2, #0, #1
   136f8:	strb	r4, [r1, #2]
   136fc:	bls	13da8 <ftello64@plt+0x3060>
   13700:	ldrb	r2, [r0]
   13704:	sub	r3, r3, #1
   13708:	cmp	r3, #0
   1370c:	addeq	r0, r0, #1
   13710:	asr	r2, r2, r3
   13714:	moveq	r3, #8
   13718:	and	r2, r2, #1
   1371c:	ldrb	r4, [r1, #2]
   13720:	cmp	ip, r0
   13724:	bfi	r4, r2, #1, #1
   13728:	strb	r4, [r1, #2]
   1372c:	bls	13da0 <ftello64@plt+0x3058>
   13730:	ldrb	r2, [r0]
   13734:	sub	r3, r3, #1
   13738:	cmp	r3, #0
   1373c:	addeq	r0, r0, #1
   13740:	asr	r2, r2, r3
   13744:	moveq	r3, #8
   13748:	and	r2, r2, #1
   1374c:	ldrb	r4, [r1, #2]
   13750:	cmp	ip, r0
   13754:	bfi	r4, r2, #2, #1
   13758:	strb	r4, [r1, #2]
   1375c:	bls	13d98 <ftello64@plt+0x3050>
   13760:	ldrb	r2, [r0]
   13764:	sub	r3, r3, #1
   13768:	cmp	r3, #0
   1376c:	addeq	r0, r0, #1
   13770:	asr	r2, r2, r3
   13774:	moveq	r3, #8
   13778:	and	r2, r2, #1
   1377c:	ldrb	r4, [r1, #2]
   13780:	cmp	ip, r0
   13784:	bfi	r4, r2, #3, #1
   13788:	strb	r4, [r1, #2]
   1378c:	bls	13d90 <ftello64@plt+0x3048>
   13790:	ldrb	r2, [r0]
   13794:	sub	r3, r3, #1
   13798:	cmp	r3, #0
   1379c:	addeq	r0, r0, #1
   137a0:	asr	r2, r2, r3
   137a4:	moveq	r3, #8
   137a8:	and	r2, r2, #1
   137ac:	ldrb	r4, [r1, #2]
   137b0:	cmp	ip, r0
   137b4:	bfi	r4, r2, #4, #1
   137b8:	strb	r4, [r1, #2]
   137bc:	bls	13ba4 <ftello64@plt+0x2e5c>
   137c0:	ldrb	r2, [r0]
   137c4:	sub	r3, r3, #1
   137c8:	cmp	r3, #0
   137cc:	asr	r2, r2, r3
   137d0:	and	r4, r2, #1
   137d4:	bne	13ba8 <ftello64@plt+0x2e60>
   137d8:	ldrb	r3, [r1, #2]
   137dc:	add	r0, r0, #1
   137e0:	mov	r2, #7
   137e4:	bfi	r3, r4, #5, #1
   137e8:	strb	r3, [r1, #2]
   137ec:	movw	r7, #50864	; 0xc6b0
   137f0:	movt	r7, #1
   137f4:	mov	r4, #0
   137f8:	cmp	ip, r0
   137fc:	mov	r3, r0
   13800:	sub	r5, r2, #1
   13804:	add	r0, r0, #1
   13808:	bls	13c40 <ftello64@plt+0x2ef8>
   1380c:	cmn	r5, #1
   13810:	ldrb	r6, [r3]
   13814:	bne	13c48 <ftello64@plt+0x2f00>
   13818:	ldr	r5, [r7, r2, lsl #2]
   1381c:	cmp	r2, #0
   13820:	mov	r3, r0
   13824:	mov	r2, #8
   13828:	and	r5, r6, r5
   1382c:	orr	r4, r4, r5, lsl #1
   13830:	beq	137f8 <ftello64@plt+0x2ab0>
   13834:	mov	r6, r4
   13838:	mov	r2, #8
   1383c:	ldrb	r5, [r1, #2]
   13840:	movw	r7, #50864	; 0xc6b0
   13844:	movt	r7, #1
   13848:	mov	r0, r3
   1384c:	mov	r4, #0
   13850:	bfi	r5, r6, #6, #1
   13854:	strb	r5, [r1, #2]
   13858:	cmp	ip, r0
   1385c:	mov	r3, r0
   13860:	sub	r5, r2, #1
   13864:	add	r0, r0, #1
   13868:	bls	13c38 <ftello64@plt+0x2ef0>
   1386c:	cmn	r5, #1
   13870:	ldrb	r6, [r3]
   13874:	bne	13cc8 <ftello64@plt+0x2f80>
   13878:	ldr	r5, [r7, r2, lsl #2]
   1387c:	cmp	r2, #0
   13880:	mov	r3, r0
   13884:	mov	r2, #8
   13888:	and	r5, r6, r5
   1388c:	orr	r4, r4, r5, lsl #1
   13890:	beq	13858 <ftello64@plt+0x2b10>
   13894:	mov	r6, r4
   13898:	mov	r2, #8
   1389c:	ldrb	r5, [r1, #2]
   138a0:	movw	r7, #50864	; 0xc6b0
   138a4:	movt	r7, #1
   138a8:	mov	r0, r3
   138ac:	mov	r4, #0
   138b0:	bfi	r5, r6, #7, #1
   138b4:	strb	r5, [r1, #2]
   138b8:	cmp	ip, r0
   138bc:	mov	r3, r0
   138c0:	sub	r5, r2, #1
   138c4:	add	r0, r0, #1
   138c8:	bls	13c30 <ftello64@plt+0x2ee8>
   138cc:	cmn	r5, #1
   138d0:	ldrb	r6, [r3]
   138d4:	bne	13ca8 <ftello64@plt+0x2f60>
   138d8:	ldr	r5, [r7, r2, lsl #2]
   138dc:	cmp	r2, #0
   138e0:	mov	r3, r0
   138e4:	mov	r2, #8
   138e8:	and	r5, r6, r5
   138ec:	orr	r4, r4, r5, lsl #1
   138f0:	beq	138b8 <ftello64@plt+0x2b70>
   138f4:	mov	r6, r4
   138f8:	mov	r2, #8
   138fc:	ldrb	r5, [r1, #3]
   13900:	movw	r7, #50864	; 0xc6b0
   13904:	movt	r7, #1
   13908:	mov	r0, r3
   1390c:	mov	r4, #0
   13910:	bfi	r5, r6, #0, #1
   13914:	strb	r5, [r1, #3]
   13918:	cmp	ip, r0
   1391c:	mov	r3, r0
   13920:	sub	r5, r2, #1
   13924:	add	r0, r0, #1
   13928:	bls	13c28 <ftello64@plt+0x2ee0>
   1392c:	cmn	r5, #1
   13930:	ldrb	r6, [r3]
   13934:	bne	13c88 <ftello64@plt+0x2f40>
   13938:	ldr	r5, [r7, r2, lsl #2]
   1393c:	cmp	r2, #0
   13940:	mov	r3, r0
   13944:	mov	r2, #8
   13948:	and	r5, r6, r5
   1394c:	orr	r4, r4, r5, lsl #1
   13950:	beq	13918 <ftello64@plt+0x2bd0>
   13954:	mov	r6, r4
   13958:	mov	r2, #8
   1395c:	ldrb	r5, [r1, #3]
   13960:	movw	r7, #50864	; 0xc6b0
   13964:	movt	r7, #1
   13968:	mov	r0, r3
   1396c:	mov	r4, #0
   13970:	bfi	r5, r6, #1, #1
   13974:	strb	r5, [r1, #3]
   13978:	cmp	ip, r0
   1397c:	mov	r3, r0
   13980:	sub	r5, r2, #1
   13984:	add	r0, r0, #1
   13988:	bls	13c20 <ftello64@plt+0x2ed8>
   1398c:	cmn	r5, #1
   13990:	ldrb	r6, [r3]
   13994:	bne	13c68 <ftello64@plt+0x2f20>
   13998:	ldr	r5, [r7, r2, lsl #2]
   1399c:	cmp	r2, #0
   139a0:	mov	r3, r0
   139a4:	mov	r2, #8
   139a8:	and	r5, r6, r5
   139ac:	orr	r4, r4, r5, lsl #1
   139b0:	beq	13978 <ftello64@plt+0x2c30>
   139b4:	mov	r6, r4
   139b8:	mov	r2, #8
   139bc:	ldrb	r5, [r1, #3]
   139c0:	movw	r7, #50864	; 0xc6b0
   139c4:	movt	r7, #1
   139c8:	mov	r0, r3
   139cc:	mov	r4, #0
   139d0:	bfi	r5, r6, #2, #1
   139d4:	strb	r5, [r1, #3]
   139d8:	cmp	ip, r0
   139dc:	mov	r3, r0
   139e0:	sub	r5, r2, #1
   139e4:	add	r0, r0, #1
   139e8:	bls	13c18 <ftello64@plt+0x2ed0>
   139ec:	cmn	r5, #1
   139f0:	ldrb	r6, [r3]
   139f4:	bne	13d4c <ftello64@plt+0x3004>
   139f8:	ldr	r5, [r7, r2, lsl #2]
   139fc:	cmp	r2, #0
   13a00:	mov	r3, r0
   13a04:	mov	r2, #8
   13a08:	and	r5, r6, r5
   13a0c:	orr	r4, r4, r5, lsl #1
   13a10:	beq	139d8 <ftello64@plt+0x2c90>
   13a14:	mov	r6, r4
   13a18:	mov	r2, #8
   13a1c:	ldrb	r5, [r1, #3]
   13a20:	movw	r7, #50864	; 0xc6b0
   13a24:	movt	r7, #1
   13a28:	mov	r0, r3
   13a2c:	mov	r4, #0
   13a30:	bfi	r5, r6, #3, #1
   13a34:	strb	r5, [r1, #3]
   13a38:	cmp	ip, r0
   13a3c:	mov	r3, r0
   13a40:	sub	r5, r2, #1
   13a44:	add	r0, r0, #1
   13a48:	bls	13c10 <ftello64@plt+0x2ec8>
   13a4c:	cmn	r5, #1
   13a50:	ldrb	r6, [r3]
   13a54:	bne	13d2c <ftello64@plt+0x2fe4>
   13a58:	ldr	r5, [r7, r2, lsl #2]
   13a5c:	cmp	r2, #0
   13a60:	mov	r3, r0
   13a64:	mov	r2, #8
   13a68:	and	r5, r6, r5
   13a6c:	orr	r4, r4, r5, lsl #1
   13a70:	beq	13a38 <ftello64@plt+0x2cf0>
   13a74:	mov	r6, r4
   13a78:	mov	r2, #8
   13a7c:	ldrb	r5, [r1, #3]
   13a80:	movw	r7, #50864	; 0xc6b0
   13a84:	movt	r7, #1
   13a88:	mov	r0, r3
   13a8c:	mov	r4, #0
   13a90:	bfi	r5, r6, #4, #1
   13a94:	strb	r5, [r1, #3]
   13a98:	cmp	ip, r0
   13a9c:	mov	r3, r0
   13aa0:	sub	r5, r2, #1
   13aa4:	add	r0, r0, #1
   13aa8:	bls	13c08 <ftello64@plt+0x2ec0>
   13aac:	cmn	r5, #1
   13ab0:	ldrb	r6, [r3]
   13ab4:	bne	13d0c <ftello64@plt+0x2fc4>
   13ab8:	ldr	r5, [r7, r2, lsl #2]
   13abc:	cmp	r2, #0
   13ac0:	mov	r3, r0
   13ac4:	mov	r2, #8
   13ac8:	and	r5, r6, r5
   13acc:	orr	r4, r4, r5, lsl #1
   13ad0:	beq	13a98 <ftello64@plt+0x2d50>
   13ad4:	mov	r6, r4
   13ad8:	mov	r2, #8
   13adc:	ldrb	r5, [r1, #3]
   13ae0:	movw	r7, #50864	; 0xc6b0
   13ae4:	movt	r7, #1
   13ae8:	mov	r4, r3
   13aec:	mov	r0, #0
   13af0:	bfi	r5, r6, #5, #1
   13af4:	strb	r5, [r1, #3]
   13af8:	cmp	ip, r4
   13afc:	sub	r5, r2, #1
   13b00:	mov	r3, r4
   13b04:	bls	13bcc <ftello64@plt+0x2e84>
   13b08:	cmn	r5, #1
   13b0c:	ldrb	r6, [r4]
   13b10:	bne	13ce8 <ftello64@plt+0x2fa0>
   13b14:	ldr	r5, [r7, r2, lsl #2]
   13b18:	add	r4, r4, #1
   13b1c:	cmp	r2, #0
   13b20:	mov	r2, #8
   13b24:	and	r5, r6, r5
   13b28:	mov	r3, r4
   13b2c:	orr	r0, r0, r5, lsl #1
   13b30:	beq	13af8 <ftello64@plt+0x2db0>
   13b34:	mov	r4, r0
   13b38:	ldrb	r2, [r1, #3]
   13b3c:	mov	r0, #7
   13b40:	bfi	r2, r4, #6, #1
   13b44:	strb	r2, [r1, #3]
   13b48:	movw	r8, #50864	; 0xc6b0
   13b4c:	movt	r8, #1
   13b50:	mov	r4, #0
   13b54:	mov	r2, #1
   13b58:	cmp	ip, r3
   13b5c:	bls	13b8c <ftello64@plt+0x2e44>
   13b60:	subs	r5, r0, r2
   13b64:	rsb	r6, r5, #0
   13b68:	bpl	13d6c <ftello64@plt+0x3024>
   13b6c:	ldr	r5, [r8, r0, lsl #2]
   13b70:	rsb	r2, r0, r2
   13b74:	ldrb	r7, [r3], #1
   13b78:	cmp	r2, #0
   13b7c:	mov	r0, #8
   13b80:	and	r5, r7, r5
   13b84:	orr	r4, r4, r5, lsl r6
   13b88:	bgt	13b58 <ftello64@plt+0x2e10>
   13b8c:	ldrb	r3, [r1, #3]
   13b90:	mov	r0, #1
   13b94:	bfi	r3, r4, #7, #1
   13b98:	strb	r3, [r1, #3]
   13b9c:	pop	{r4, r5, r6, r7, r8}
   13ba0:	bx	lr
   13ba4:	mov	r4, #0
   13ba8:	subs	r2, r3, #1
   13bac:	ldrb	r5, [r1, #2]
   13bb0:	rsbeq	r2, r3, #9
   13bb4:	bfi	r5, r4, #5, #1
   13bb8:	strb	r5, [r1, #2]
   13bbc:	asreq	r2, r2, #3
   13bc0:	addeq	r0, r0, r2
   13bc4:	lsleq	r2, r2, #3
   13bc8:	b	137ec <ftello64@plt+0x2aa4>
   13bcc:	mov	r6, r0
   13bd0:	sub	r0, r2, #1
   13bd4:	ldrb	r5, [r1, #3]
   13bd8:	cmp	r0, #0
   13bdc:	bfi	r5, r6, #6, #1
   13be0:	strb	r5, [r1, #3]
   13be4:	bgt	13b48 <ftello64@plt+0x2e00>
   13be8:	rsb	r2, r2, #9
   13bec:	add	r3, r2, #7
   13bf0:	cmp	r2, #0
   13bf4:	movlt	r2, r3
   13bf8:	asr	r2, r2, #3
   13bfc:	add	r3, r4, r2
   13c00:	add	r0, r0, r2, lsl #3
   13c04:	b	13b48 <ftello64@plt+0x2e00>
   13c08:	mov	r6, r4
   13c0c:	b	13adc <ftello64@plt+0x2d94>
   13c10:	mov	r6, r4
   13c14:	b	13a7c <ftello64@plt+0x2d34>
   13c18:	mov	r6, r4
   13c1c:	b	13a1c <ftello64@plt+0x2cd4>
   13c20:	mov	r6, r4
   13c24:	b	139bc <ftello64@plt+0x2c74>
   13c28:	mov	r6, r4
   13c2c:	b	1395c <ftello64@plt+0x2c14>
   13c30:	mov	r6, r4
   13c34:	b	138fc <ftello64@plt+0x2bb4>
   13c38:	mov	r6, r4
   13c3c:	b	1389c <ftello64@plt+0x2b54>
   13c40:	mov	r6, r4
   13c44:	b	1383c <ftello64@plt+0x2af4>
   13c48:	cmp	r5, #0
   13c4c:	asr	r6, r6, r5
   13c50:	and	r6, r6, #1
   13c54:	orr	r6, r6, r4
   13c58:	moveq	r3, r0
   13c5c:	moveq	r2, #8
   13c60:	movne	r2, r5
   13c64:	b	1383c <ftello64@plt+0x2af4>
   13c68:	cmp	r5, #0
   13c6c:	asr	r6, r6, r5
   13c70:	and	r6, r6, #1
   13c74:	orr	r6, r6, r4
   13c78:	moveq	r3, r0
   13c7c:	moveq	r2, #8
   13c80:	movne	r2, r5
   13c84:	b	139bc <ftello64@plt+0x2c74>
   13c88:	cmp	r5, #0
   13c8c:	asr	r6, r6, r5
   13c90:	and	r6, r6, #1
   13c94:	orr	r6, r6, r4
   13c98:	moveq	r3, r0
   13c9c:	moveq	r2, #8
   13ca0:	movne	r2, r5
   13ca4:	b	1395c <ftello64@plt+0x2c14>
   13ca8:	cmp	r5, #0
   13cac:	asr	r6, r6, r5
   13cb0:	and	r6, r6, #1
   13cb4:	orr	r6, r6, r4
   13cb8:	moveq	r3, r0
   13cbc:	moveq	r2, #8
   13cc0:	movne	r2, r5
   13cc4:	b	138fc <ftello64@plt+0x2bb4>
   13cc8:	cmp	r5, #0
   13ccc:	asr	r6, r6, r5
   13cd0:	and	r6, r6, #1
   13cd4:	orr	r6, r6, r4
   13cd8:	moveq	r3, r0
   13cdc:	moveq	r2, #8
   13ce0:	movne	r2, r5
   13ce4:	b	1389c <ftello64@plt+0x2b54>
   13ce8:	asr	r6, r6, r5
   13cec:	cmp	r5, #0
   13cf0:	and	r6, r6, #1
   13cf4:	addeq	r3, r4, #1
   13cf8:	orr	r6, r6, r0
   13cfc:	moveq	r4, r6
   13d00:	beq	13b38 <ftello64@plt+0x2df0>
   13d04:	mov	r2, r5
   13d08:	b	13bd0 <ftello64@plt+0x2e88>
   13d0c:	cmp	r5, #0
   13d10:	asr	r6, r6, r5
   13d14:	and	r6, r6, #1
   13d18:	orr	r6, r6, r4
   13d1c:	moveq	r3, r0
   13d20:	moveq	r2, #8
   13d24:	movne	r2, r5
   13d28:	b	13adc <ftello64@plt+0x2d94>
   13d2c:	cmp	r5, #0
   13d30:	asr	r6, r6, r5
   13d34:	and	r6, r6, #1
   13d38:	orr	r6, r6, r4
   13d3c:	moveq	r3, r0
   13d40:	moveq	r2, #8
   13d44:	movne	r2, r5
   13d48:	b	13a7c <ftello64@plt+0x2d34>
   13d4c:	cmp	r5, #0
   13d50:	asr	r6, r6, r5
   13d54:	and	r6, r6, #1
   13d58:	orr	r6, r6, r4
   13d5c:	moveq	r3, r0
   13d60:	moveq	r2, #8
   13d64:	movne	r2, r5
   13d68:	b	13a1c <ftello64@plt+0x2cd4>
   13d6c:	movw	r0, #50864	; 0xc6b0
   13d70:	movt	r0, #1
   13d74:	ldrb	ip, [r3]
   13d78:	ldr	r3, [r0, r2, lsl #2]
   13d7c:	and	r5, r3, ip, asr r5
   13d80:	orr	r4, r5, r4
   13d84:	b	13b8c <ftello64@plt+0x2e44>
   13d88:	mov	r2, #0
   13d8c:	b	1353c <ftello64@plt+0x27f4>
   13d90:	mov	r2, #0
   13d94:	b	137ac <ftello64@plt+0x2a64>
   13d98:	mov	r2, #0
   13d9c:	b	1377c <ftello64@plt+0x2a34>
   13da0:	mov	r2, #0
   13da4:	b	1374c <ftello64@plt+0x2a04>
   13da8:	mov	r2, #0
   13dac:	b	1371c <ftello64@plt+0x29d4>
   13db0:	mov	r2, #0
   13db4:	b	136ec <ftello64@plt+0x29a4>
   13db8:	mov	r2, #0
   13dbc:	b	136bc <ftello64@plt+0x2974>
   13dc0:	mov	r2, #0
   13dc4:	b	1368c <ftello64@plt+0x2944>
   13dc8:	mov	r2, #0
   13dcc:	b	1365c <ftello64@plt+0x2914>
   13dd0:	mov	r2, #0
   13dd4:	b	1362c <ftello64@plt+0x28e4>
   13dd8:	mov	r2, #0
   13ddc:	b	135fc <ftello64@plt+0x28b4>
   13de0:	mov	r2, #0
   13de4:	b	135cc <ftello64@plt+0x2884>
   13de8:	mov	r2, #0
   13dec:	b	1359c <ftello64@plt+0x2854>
   13df0:	mov	r2, #0
   13df4:	b	1356c <ftello64@plt+0x2824>
   13df8:	push	{r4, r5, r6, r7, r8, lr}
   13dfc:	movw	r7, #53912	; 0xd298
   13e00:	movt	r7, #2
   13e04:	sub	sp, sp, #16
   13e08:	add	r4, sp, #3
   13e0c:	add	r6, sp, #11
   13e10:	ldr	r3, [r7]
   13e14:	mov	r5, r0
   13e18:	mov	r8, r1
   13e1c:	str	r3, [sp, #12]
   13e20:	mov	r0, r5
   13e24:	mov	r1, #8
   13e28:	bl	12ce4 <ftello64@plt+0x1f9c>
   13e2c:	strb	r0, [r4, #1]!
   13e30:	cmp	r4, r6
   13e34:	bne	13e20 <ftello64@plt+0x30d8>
   13e38:	mov	r1, r8
   13e3c:	add	r0, sp, #4
   13e40:	bl	13434 <ftello64@plt+0x26ec>
   13e44:	ldr	r2, [sp, #12]
   13e48:	ldr	r3, [r7]
   13e4c:	cmp	r2, r3
   13e50:	bne	13e5c <ftello64@plt+0x3114>
   13e54:	add	sp, sp, #16
   13e58:	pop	{r4, r5, r6, r7, r8, pc}
   13e5c:	bl	10bc8 <__stack_chk_fail@plt>
   13e60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e64:	movw	r4, #53912	; 0xd298
   13e68:	movt	r4, #2
   13e6c:	sub	sp, sp, #32768	; 0x8000
   13e70:	sub	sp, sp, #188	; 0xbc
   13e74:	movw	r2, #53988	; 0xd2e4
   13e78:	ldr	r3, [r4]
   13e7c:	movt	r2, #2
   13e80:	add	r5, sp, #32768	; 0x8000
   13e84:	str	r4, [sp, #108]	; 0x6c
   13e88:	str	r1, [r2]
   13e8c:	mov	r4, r0
   13e90:	mov	r1, #52	; 0x34
   13e94:	mov	r0, #1
   13e98:	str	r3, [r5, #180]	; 0xb4
   13e9c:	bl	10b68 <calloc@plt>
   13ea0:	cmp	r0, #0
   13ea4:	str	r0, [sp, #40]	; 0x28
   13ea8:	beq	14354 <ftello64@plt+0x360c>
   13eac:	movw	r2, #53900	; 0xd28c
   13eb0:	movt	r2, #2
   13eb4:	movw	r1, #51036	; 0xc75c
   13eb8:	mov	r0, r4
   13ebc:	ldr	r3, [r2]
   13ec0:	movt	r1, #1
   13ec4:	blx	r3
   13ec8:	subs	r6, r0, #0
   13ecc:	str	r6, [sp, #72]	; 0x48
   13ed0:	beq	170f4 <ftello64@plt+0x63ac>
   13ed4:	ldr	ip, [sp, #72]	; 0x48
   13ed8:	add	lr, sp, #32768	; 0x8000
   13edc:	add	lr, lr, #184	; 0xb8
   13ee0:	movw	r5, #32708	; 0x7fc4
   13ee4:	movt	r5, #65535	; 0xffff
   13ee8:	mov	r6, #0
   13eec:	mov	r2, #0
   13ef0:	mov	r1, #2
   13ef4:	str	ip, [lr, r5]
   13ef8:	add	lr, sp, #32768	; 0x8000
   13efc:	str	r1, [sp]
   13f00:	mov	r3, #0
   13f04:	ldr	r1, [ip, #8]
   13f08:	add	r4, sp, #128	; 0x80
   13f0c:	str	r6, [lr, #144]	; 0x90
   13f10:	add	fp, sp, #32768	; 0x8000
   13f14:	blx	r1
   13f18:	add	r1, sp, #32768	; 0x8000
   13f1c:	add	r1, r1, #184	; 0xb8
   13f20:	add	sl, sp, #32768	; 0x8000
   13f24:	add	fp, fp, #132	; 0x84
   13f28:	add	sl, sl, #140	; 0x8c
   13f2c:	ldr	r0, [r1, r5]
   13f30:	ldr	r3, [r0, #12]
   13f34:	blx	r3
   13f38:	add	r2, sp, #32768	; 0x8000
   13f3c:	add	r2, r2, #184	; 0xb8
   13f40:	mov	r3, #0
   13f44:	ldr	ip, [r2, r5]
   13f48:	mov	r2, #0
   13f4c:	str	r6, [sp]
   13f50:	add	r6, sp, #32768	; 0x8000
   13f54:	ldr	r1, [ip, #8]
   13f58:	str	r0, [r6, #148]	; 0x94
   13f5c:	mov	r0, ip
   13f60:	blx	r1
   13f64:	add	ip, sp, #32768	; 0x8000
   13f68:	add	ip, ip, #184	; 0xb8
   13f6c:	mov	r2, #32768	; 0x8000
   13f70:	mov	r3, #0
   13f74:	mov	r1, r4
   13f78:	ldr	r0, [ip, r5]
   13f7c:	ldr	ip, [r0, #20]
   13f80:	blx	ip
   13f84:	add	lr, sp, #32768	; 0x8000
   13f88:	mov	r1, #32
   13f8c:	str	r4, [lr, #128]	; 0x80
   13f90:	str	r4, [lr, #132]	; 0x84
   13f94:	mov	r3, r0
   13f98:	add	r0, sp, #124	; 0x7c
   13f9c:	str	r3, [lr, #152]	; 0x98
   13fa0:	add	r3, r4, r3
   13fa4:	str	r3, [lr, #136]	; 0x88
   13fa8:	mov	r3, #8
   13fac:	str	r3, [lr, #140]	; 0x8c
   13fb0:	bl	12ce4 <ftello64@plt+0x1f9c>
   13fb4:	ldr	r6, [sp, #40]	; 0x28
   13fb8:	mov	r1, #32
   13fbc:	str	r0, [r6]
   13fc0:	add	r0, sp, #124	; 0x7c
   13fc4:	bl	12ce4 <ftello64@plt+0x1f9c>
   13fc8:	ldr	lr, [r6]
   13fcc:	movw	r3, #19539	; 0x4c53
   13fd0:	movt	r3, #19792	; 0x4d50
   13fd4:	cmp	lr, r3
   13fd8:	mov	ip, r0
   13fdc:	str	r0, [r6, #4]
   13fe0:	bne	14008 <ftello64@plt+0x32c0>
   13fe4:	movw	r6, #12336	; 0x3030
   13fe8:	mov	r3, r6
   13fec:	movt	r6, #12337	; 0x3031
   13ff0:	movt	r3, #12338	; 0x3032
   13ff4:	cmp	r0, r6
   13ff8:	cmpne	r0, r3
   13ffc:	moveq	r6, #0
   14000:	movne	r6, #1
   14004:	beq	140fc <ftello64@plt+0x33b4>
   14008:	movw	r3, #53924	; 0xd2a4
   1400c:	movt	r3, #2
   14010:	add	r6, sp, #32768	; 0x8000
   14014:	add	r4, sp, #32768	; 0x8000
   14018:	ldr	r0, [r3]
   1401c:	add	r1, sp, #32768	; 0x8000
   14020:	add	r3, sp, #32768	; 0x8000
   14024:	lsr	r5, lr, #24
   14028:	add	r1, r1, #156	; 0x9c
   1402c:	add	r3, r3, #168	; 0xa8
   14030:	str	r1, [sp]
   14034:	movw	r2, #51060	; 0xc774
   14038:	strb	lr, [r4, #159]	; 0x9f
   1403c:	movt	r2, #1
   14040:	strb	ip, [r4, #163]	; 0xa3
   14044:	mov	r1, #1
   14048:	lsr	r4, lr, #16
   1404c:	strb	r5, [r6, #156]	; 0x9c
   14050:	lsr	lr, lr, #8
   14054:	strb	r4, [r6, #157]	; 0x9d
   14058:	strb	lr, [r6, #158]	; 0x9e
   1405c:	lsr	r4, ip, #24
   14060:	lsr	lr, ip, #16
   14064:	strb	r4, [r6, #160]	; 0xa0
   14068:	lsr	ip, ip, #8
   1406c:	mov	r4, #0
   14070:	strb	lr, [r6, #161]	; 0xa1
   14074:	mov	r5, #77	; 0x4d
   14078:	strb	ip, [r6, #162]	; 0xa2
   1407c:	mov	lr, #76	; 0x4c
   14080:	mov	ip, #80	; 0x50
   14084:	strb	r5, [r6, #168]	; 0xa8
   14088:	strb	ip, [r6, #169]	; 0xa9
   1408c:	mov	r5, #83	; 0x53
   14090:	mov	ip, #48	; 0x30
   14094:	strb	lr, [r6, #170]	; 0xaa
   14098:	strb	ip, [r6, #172]	; 0xac
   1409c:	mov	lr, #50	; 0x32
   140a0:	strb	ip, [r6, #174]	; 0xae
   140a4:	strb	lr, [r6, #173]	; 0xad
   140a8:	strb	ip, [r6, #175]	; 0xaf
   140ac:	strb	r4, [r6, #164]	; 0xa4
   140b0:	strb	r4, [r6, #176]	; 0xb0
   140b4:	strb	r5, [r6, #171]	; 0xab
   140b8:	bl	10cdc <__fprintf_chk@plt>
   140bc:	ldr	ip, [sp, #72]	; 0x48
   140c0:	mov	r0, ip
   140c4:	ldr	r3, [ip, #4]
   140c8:	blx	r3
   140cc:	ldr	r0, [sp, #40]	; 0x28
   140d0:	bl	12b44 <ftello64@plt+0x1dfc>
   140d4:	mov	r0, r4
   140d8:	ldr	r4, [sp, #108]	; 0x6c
   140dc:	add	ip, sp, #32768	; 0x8000
   140e0:	ldr	r2, [ip, #180]	; 0xb4
   140e4:	ldr	r3, [r4]
   140e8:	cmp	r2, r3
   140ec:	bne	170f0 <ftello64@plt+0x63a8>
   140f0:	add	sp, sp, #32768	; 0x8000
   140f4:	add	sp, sp, #188	; 0xbc
   140f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140fc:	mov	r1, #32
   14100:	add	r0, sp, #124	; 0x7c
   14104:	bl	12ce4 <ftello64@plt+0x1f9c>
   14108:	ldr	ip, [sp, #40]	; 0x28
   1410c:	mov	r1, #32
   14110:	str	r0, [ip, #8]
   14114:	add	r0, sp, #124	; 0x7c
   14118:	bl	12ce4 <ftello64@plt+0x1f9c>
   1411c:	ldr	ip, [sp, #40]	; 0x28
   14120:	mov	r1, #32
   14124:	str	r0, [ip, #12]
   14128:	add	r0, sp, #124	; 0x7c
   1412c:	bl	12ce4 <ftello64@plt+0x1f9c>
   14130:	add	lr, sp, #32768	; 0x8000
   14134:	ldr	r3, [fp]
   14138:	ldr	r1, [lr, #136]	; 0x88
   1413c:	add	r2, r3, #20
   14140:	ldr	ip, [sp, #40]	; 0x28
   14144:	cmp	r1, r2
   14148:	str	r0, [ip, #16]
   1414c:	bls	17070 <ftello64@plt+0x6328>
   14150:	ldr	r1, [sl]
   14154:	ldr	ip, [lr, #128]	; 0x80
   14158:	sub	r2, r1, #160	; 0xa0
   1415c:	add	r4, sp, #32768	; 0x8000
   14160:	cmp	r2, #0
   14164:	str	r2, [r4, #140]	; 0x8c
   14168:	ble	17048 <ftello64@plt+0x6300>
   1416c:	add	r5, sp, #32768	; 0x8000
   14170:	rsb	r3, ip, r3
   14174:	add	r3, r3, #1
   14178:	ldr	r8, [r5, #144]	; 0x90
   1417c:	rsb	r2, r2, r3, lsl #3
   14180:	add	r8, r2, r8, lsl #3
   14184:	tst	r8, #7
   14188:	bne	17004 <ftello64@plt+0x62bc>
   1418c:	mov	r1, #32
   14190:	add	r0, sp, #124	; 0x7c
   14194:	bl	12ce4 <ftello64@plt+0x1f9c>
   14198:	add	ip, sp, #32768	; 0x8000
   1419c:	movw	r4, #32708	; 0x7fc4
   141a0:	asr	r8, r8, #3
   141a4:	ldr	r3, [ip, #132]	; 0x84
   141a8:	movt	r4, #65535	; 0xffff
   141ac:	ldr	r1, [ip, #136]	; 0x88
   141b0:	add	r2, r3, #1
   141b4:	cmp	r1, r2
   141b8:	mov	r6, r0
   141bc:	bls	16f84 <ftello64@plt+0x623c>
   141c0:	ldr	r2, [ip, #140]	; 0x8c
   141c4:	sub	r3, r2, #8
   141c8:	add	r0, sp, #32768	; 0x8000
   141cc:	cmp	r3, #0
   141d0:	str	r3, [r0, #140]	; 0x8c
   141d4:	ble	16f54 <ftello64@plt+0x620c>
   141d8:	add	r0, sp, #124	; 0x7c
   141dc:	mov	r1, #8
   141e0:	bl	12ce4 <ftello64@plt+0x1f9c>
   141e4:	ldr	r5, [sp, #40]	; 0x28
   141e8:	uxtb	r0, r0
   141ec:	strb	r0, [r5, #20]
   141f0:	sub	r0, r0, #2
   141f4:	cmp	r0, #1
   141f8:	bls	16f40 <ftello64@plt+0x61f8>
   141fc:	add	ip, sp, #32768	; 0x8000
   14200:	movw	r4, #32708	; 0x7fc4
   14204:	movt	r4, #65535	; 0xffff
   14208:	ldr	r3, [ip, #132]	; 0x84
   1420c:	ldr	r1, [ip, #136]	; 0x88
   14210:	add	r2, r3, #2
   14214:	cmp	r1, r2
   14218:	bls	16ec0 <ftello64@plt+0x6178>
   1421c:	ldr	r2, [ip, #140]	; 0x8c
   14220:	sub	r3, r2, #16
   14224:	add	r0, sp, #32768	; 0x8000
   14228:	cmp	r3, #0
   1422c:	str	r3, [r0, #140]	; 0x8c
   14230:	ble	16e90 <ftello64@plt+0x6148>
   14234:	ldr	r5, [sp, #40]	; 0x28
   14238:	add	r0, sp, #124	; 0x7c
   1423c:	movw	r4, #32708	; 0x7fc4
   14240:	movt	r4, #65535	; 0xffff
   14244:	add	r1, r5, #24
   14248:	bl	13df8 <ftello64@plt+0x30b0>
   1424c:	mov	r1, #1
   14250:	add	r0, sp, #124	; 0x7c
   14254:	bl	12ce4 <ftello64@plt+0x1f9c>
   14258:	mov	r1, #1
   1425c:	strb	r0, [r5, #28]
   14260:	add	r0, sp, #124	; 0x7c
   14264:	bl	12ce4 <ftello64@plt+0x1f9c>
   14268:	mov	r1, #1
   1426c:	strb	r0, [r5, #29]
   14270:	add	r0, sp, #124	; 0x7c
   14274:	bl	12ce4 <ftello64@plt+0x1f9c>
   14278:	add	ip, sp, #32768	; 0x8000
   1427c:	ldr	r3, [ip, #132]	; 0x84
   14280:	ldr	r1, [ip, #136]	; 0x88
   14284:	add	r2, r3, #1
   14288:	cmp	r1, r2
   1428c:	strb	r0, [r5, #30]
   14290:	bls	16e10 <ftello64@plt+0x60c8>
   14294:	ldr	r2, [ip, #140]	; 0x8c
   14298:	sub	r3, r2, #13
   1429c:	add	r0, sp, #32768	; 0x8000
   142a0:	cmp	r3, #0
   142a4:	str	r3, [r0, #140]	; 0x8c
   142a8:	ble	16de0 <ftello64@plt+0x6098>
   142ac:	add	r5, sp, #32768	; 0x8000
   142b0:	add	r4, r8, r6
   142b4:	sbfx	r4, r4, #0, #29
   142b8:	movw	r2, #32708	; 0x7fc4
   142bc:	ldr	r3, [r5, #148]	; 0x94
   142c0:	movt	r2, #65535	; 0xffff
   142c4:	cmp	r4, r3
   142c8:	blt	1435c <ftello64@plt+0x3614>
   142cc:	cmp	r3, #32768	; 0x8000
   142d0:	bgt	16db0 <ftello64@plt+0x6068>
   142d4:	add	ip, sp, #32768	; 0x8000
   142d8:	add	lr, sp, #32768	; 0x8000
   142dc:	add	ip, ip, #184	; 0xb8
   142e0:	mov	r1, #0
   142e4:	mov	r3, #0
   142e8:	ldr	r0, [ip, r2]
   142ec:	mov	r2, #0
   142f0:	str	r1, [sp]
   142f4:	str	r1, [lr, #144]	; 0x90
   142f8:	ldr	r1, [r0, #8]
   142fc:	blx	r1
   14300:	add	r5, sp, #32768	; 0x8000
   14304:	movw	r1, #32708	; 0x7fc4
   14308:	add	r5, r5, #184	; 0xb8
   1430c:	movt	r1, #65535	; 0xffff
   14310:	add	r4, sp, #128	; 0x80
   14314:	mov	r3, #0
   14318:	ldr	r0, [r5, r1]
   1431c:	mov	r2, #32768	; 0x8000
   14320:	mov	r1, r4
   14324:	add	r6, sp, #32768	; 0x8000
   14328:	ldr	ip, [r0, #20]
   1432c:	blx	ip
   14330:	mov	r3, #8
   14334:	str	r4, [r6, #128]	; 0x80
   14338:	str	r3, [r6, #140]	; 0x8c
   1433c:	ldr	r3, [r6, #148]	; 0x94
   14340:	add	r4, r4, r0
   14344:	str	r0, [r6, #152]	; 0x98
   14348:	str	r4, [r6, #136]	; 0x88
   1434c:	str	r4, [r6, #132]	; 0x84
   14350:	b	14398 <ftello64@plt+0x3650>
   14354:	ldr	r0, [sp, #40]	; 0x28
   14358:	b	140d8 <ftello64@plt+0x3390>
   1435c:	add	ip, sp, #32768	; 0x8000
   14360:	ldr	r2, [ip, #144]	; 0x90
   14364:	cmp	r4, r2
   14368:	blt	16d24 <ftello64@plt+0x5fdc>
   1436c:	add	r1, r2, #32512	; 0x7f00
   14370:	add	r1, r1, #255	; 0xff
   14374:	cmp	r4, r1
   14378:	bgt	16d24 <ftello64@plt+0x5fdc>
   1437c:	add	r5, sp, #32768	; 0x8000
   14380:	rsb	r2, r2, r4
   14384:	mov	r1, #8
   14388:	ldr	r0, [r5, #128]	; 0x80
   1438c:	str	r1, [r5, #140]	; 0x8c
   14390:	add	r2, r0, r2
   14394:	str	r2, [r5, #132]	; 0x84
   14398:	ldr	r5, [sp, #40]	; 0x28
   1439c:	ldr	r4, [r5, #8]
   143a0:	sbfx	r4, r4, #0, #29
   143a4:	cmp	r4, r3
   143a8:	blt	16c4c <ftello64@plt+0x5f04>
   143ac:	cmp	r3, #32768	; 0x8000
   143b0:	ble	16a3c <ftello64@plt+0x5cf4>
   143b4:	add	r6, sp, #32768	; 0x8000
   143b8:	movw	r2, #32708	; 0x7fc4
   143bc:	add	r6, r6, #184	; 0xb8
   143c0:	movt	r2, #65535	; 0xffff
   143c4:	add	lr, sp, #32768	; 0x8000
   143c8:	sub	ip, r3, #32768	; 0x8000
   143cc:	ldr	r1, [r6, r2]
   143d0:	mov	r0, #2
   143d4:	str	ip, [lr, #144]	; 0x90
   143d8:	mov	r2, #32768	; 0x8000
   143dc:	str	r0, [sp]
   143e0:	mov	r3, #0
   143e4:	mov	r0, r1
   143e8:	ldr	r1, [r1, #8]
   143ec:	blx	r1
   143f0:	add	ip, sp, #32768	; 0x8000
   143f4:	movw	r1, #32708	; 0x7fc4
   143f8:	add	ip, ip, #184	; 0xb8
   143fc:	movt	r1, #65535	; 0xffff
   14400:	add	r4, sp, #128	; 0x80
   14404:	mov	r2, #32768	; 0x8000
   14408:	ldr	r0, [ip, r1]
   1440c:	mov	r3, #0
   14410:	mov	r1, r4
   14414:	ldr	ip, [r0, #20]
   14418:	blx	ip
   1441c:	add	lr, sp, #32768	; 0x8000
   14420:	str	r4, [lr, #128]	; 0x80
   14424:	add	r3, r4, r0
   14428:	str	r0, [lr, #152]	; 0x98
   1442c:	add	r1, r3, #4
   14430:	mov	r0, #8
   14434:	mov	r2, r3
   14438:	str	r3, [lr, #136]	; 0x88
   1443c:	str	r3, [lr, #132]	; 0x84
   14440:	str	r0, [lr, #140]	; 0x8c
   14444:	cmp	r1, r2
   14448:	bcc	144c8 <ftello64@plt+0x3780>
   1444c:	add	lr, sp, #32768	; 0x8000
   14450:	add	r2, sp, #32768	; 0x8000
   14454:	add	r2, r2, #184	; 0xb8
   14458:	movw	r5, #32708	; 0x7fc4
   1445c:	movt	r5, #65535	; 0xffff
   14460:	ldr	ip, [lr, #128]	; 0x80
   14464:	mov	r1, #0
   14468:	add	r4, sp, #128	; 0x80
   1446c:	ldr	r0, [r2, r5]
   14470:	rsb	r3, ip, r3
   14474:	ldr	r2, [lr, #144]	; 0x90
   14478:	str	r1, [sp]
   1447c:	add	r2, r3, r2
   14480:	ldr	r1, [r0, #8]
   14484:	str	r2, [lr, #144]	; 0x90
   14488:	asr	r3, r2, #31
   1448c:	blx	r1
   14490:	add	ip, sp, #32768	; 0x8000
   14494:	add	ip, ip, #184	; 0xb8
   14498:	mov	r2, #32768	; 0x8000
   1449c:	mov	r3, #0
   144a0:	mov	r1, r4
   144a4:	ldr	r0, [ip, r5]
   144a8:	ldr	ip, [r0, #20]
   144ac:	blx	ip
   144b0:	add	lr, sp, #32768	; 0x8000
   144b4:	mov	r3, r4
   144b8:	str	r4, [lr, #128]	; 0x80
   144bc:	add	r2, r4, r0
   144c0:	str	r0, [lr, #152]	; 0x98
   144c4:	str	r2, [lr, #136]	; 0x88
   144c8:	add	r1, r3, #6
   144cc:	add	r0, sp, #32768	; 0x8000
   144d0:	cmp	r2, r1
   144d4:	add	r3, r3, #4
   144d8:	movw	r5, #32708	; 0x7fc4
   144dc:	mov	r2, #8
   144e0:	str	r3, [r0, #132]	; 0x84
   144e4:	movt	r5, #65535	; 0xffff
   144e8:	str	r2, [r0, #140]	; 0x8c
   144ec:	bhi	14568 <ftello64@plt+0x3820>
   144f0:	add	lr, sp, #32768	; 0x8000
   144f4:	ldr	ip, [r0, #128]	; 0x80
   144f8:	add	lr, lr, #184	; 0xb8
   144fc:	ldr	r2, [r0, #144]	; 0x90
   14500:	rsb	r3, ip, r3
   14504:	mov	r1, #0
   14508:	ldr	r0, [lr, r5]
   1450c:	add	r2, r3, r2
   14510:	str	r1, [sp]
   14514:	add	r1, sp, #32768	; 0x8000
   14518:	asr	r3, r2, #31
   1451c:	add	r4, sp, #128	; 0x80
   14520:	str	r2, [r1, #144]	; 0x90
   14524:	ldr	r1, [r0, #8]
   14528:	blx	r1
   1452c:	add	r2, sp, #32768	; 0x8000
   14530:	add	r2, r2, #184	; 0xb8
   14534:	mov	r3, #0
   14538:	mov	r1, r4
   1453c:	ldr	r0, [r2, r5]
   14540:	mov	r2, #32768	; 0x8000
   14544:	add	r5, sp, #32768	; 0x8000
   14548:	ldr	ip, [r0, #20]
   1454c:	blx	ip
   14550:	add	r3, sp, #32768	; 0x8000
   14554:	str	r4, [r5, #132]	; 0x84
   14558:	str	r4, [r3, #128]	; 0x80
   1455c:	str	r0, [r5, #152]	; 0x98
   14560:	add	r3, r4, r0
   14564:	str	r3, [r5, #136]	; 0x88
   14568:	add	r6, sp, #32768	; 0x8000
   1456c:	mov	r2, #8
   14570:	mov	r1, #16
   14574:	add	r0, sp, #124	; 0x7c
   14578:	ldr	r3, [r6, #132]	; 0x84
   1457c:	str	r2, [r6, #140]	; 0x8c
   14580:	add	r3, r3, #2
   14584:	str	r3, [r6, #132]	; 0x84
   14588:	bl	12ce4 <ftello64@plt+0x1f9c>
   1458c:	ldr	ip, [sp, #40]	; 0x28
   14590:	mov	r1, #16
   14594:	strh	r0, [ip, #32]
   14598:	add	r0, sp, #124	; 0x7c
   1459c:	bl	12ce4 <ftello64@plt+0x1f9c>
   145a0:	ldr	r4, [sp, #40]	; 0x28
   145a4:	ldr	r6, [sp, #40]	; 0x28
   145a8:	mov	r1, #60	; 0x3c
   145ac:	ldrh	r5, [r4, #32]
   145b0:	uxth	r4, r0
   145b4:	mov	r0, r5
   145b8:	strh	r4, [r6, #34]	; 0x22
   145bc:	bl	10b68 <calloc@plt>
   145c0:	cmp	r5, #0
   145c4:	str	r0, [sp, #20]
   145c8:	beq	15678 <ftello64@plt+0x4930>
   145cc:	add	ip, r0, #28
   145d0:	str	ip, [sp, #48]	; 0x30
   145d4:	add	ip, sp, #32768	; 0x8000
   145d8:	add	r5, sp, #32768	; 0x8000
   145dc:	add	ip, ip, #167	; 0xa7
   145e0:	str	ip, [sp, #96]	; 0x60
   145e4:	ldr	ip, [sp, #48]	; 0x30
   145e8:	add	r6, sp, #32768	; 0x8000
   145ec:	add	r5, r5, #168	; 0xa8
   145f0:	add	r6, r6, #156	; 0x9c
   145f4:	movw	r4, #53924	; 0xd2a4
   145f8:	str	r5, [sp, #100]	; 0x64
   145fc:	movt	r4, #2
   14600:	str	r6, [sp, #28]
   14604:	str	r4, [sp, #16]
   14608:	add	r5, sp, #32768	; 0x8000
   1460c:	add	r4, sp, #32768	; 0x8000
   14610:	add	r6, sp, #32768	; 0x8000
   14614:	mov	r9, r0
   14618:	add	r4, r4, #172	; 0xac
   1461c:	add	r5, r5, #155	; 0x9b
   14620:	str	r4, [sp, #116]	; 0x74
   14624:	add	r6, r6, #159	; 0x9f
   14628:	mov	r4, #0
   1462c:	str	r5, [sp, #92]	; 0x5c
   14630:	str	r6, [sp, #112]	; 0x70
   14634:	str	ip, [sp, #36]	; 0x24
   14638:	str	r4, [sp, #60]	; 0x3c
   1463c:	ldr	r3, [sl]
   14640:	rsb	r3, r3, #0
   14644:	tst	r3, #7
   14648:	bne	150bc <ftello64@plt+0x4374>
   1464c:	add	r0, sp, #124	; 0x7c
   14650:	mov	r1, #16
   14654:	bl	12ce4 <ftello64@plt+0x1f9c>
   14658:	add	r6, sp, #32768	; 0x8000
   1465c:	add	r5, sp, #32768	; 0x8000
   14660:	ldr	ip, [fp]
   14664:	ldr	r6, [r6, #144]	; 0x90
   14668:	ldr	r5, [r5, #128]	; 0x80
   1466c:	ldr	r4, [sp, #96]	; 0x60
   14670:	str	r6, [sp, #68]	; 0x44
   14674:	str	r5, [sp, #80]	; 0x50
   14678:	ldr	r6, [sl]
   1467c:	ldr	r5, [sp, #116]	; 0x74
   14680:	str	ip, [sp, #76]	; 0x4c
   14684:	str	r6, [sp, #84]	; 0x54
   14688:	str	r0, [sp, #64]	; 0x40
   1468c:	add	r0, sp, #124	; 0x7c
   14690:	mov	r1, #8
   14694:	bl	12ce4 <ftello64@plt+0x1f9c>
   14698:	strb	r0, [r4, #1]!
   1469c:	cmp	r4, r5
   146a0:	bne	1468c <ftello64@plt+0x3944>
   146a4:	ldr	r4, [sp, #92]	; 0x5c
   146a8:	add	ip, sp, #32768	; 0x8000
   146ac:	ldr	r5, [sp, #112]	; 0x70
   146b0:	mov	r3, #0
   146b4:	strb	r3, [ip, #173]	; 0xad
   146b8:	add	r0, sp, #124	; 0x7c
   146bc:	mov	r1, #8
   146c0:	bl	12ce4 <ftello64@plt+0x1f9c>
   146c4:	strb	r0, [r4, #1]!
   146c8:	cmp	r4, r5
   146cc:	bne	146b8 <ftello64@plt+0x3970>
   146d0:	add	lr, sp, #32768	; 0x8000
   146d4:	movw	r1, #51188	; 0xc7f4
   146d8:	ldr	r0, [sp, #28]
   146dc:	movt	r1, #1
   146e0:	mov	r2, #4
   146e4:	mov	r3, #0
   146e8:	strb	r3, [lr, #160]	; 0xa0
   146ec:	bl	10bb0 <memcmp@plt>
   146f0:	cmp	r0, #0
   146f4:	bne	1509c <ftello64@plt+0x4354>
   146f8:	add	r5, sp, #32768	; 0x8000
   146fc:	ldr	r3, [fp]
   14700:	movw	r4, #32708	; 0x7fc4
   14704:	movt	r4, #65535	; 0xffff
   14708:	ldr	r1, [r5, #136]	; 0x88
   1470c:	add	r2, r3, #1
   14710:	cmp	r1, r2
   14714:	bls	1501c <ftello64@plt+0x42d4>
   14718:	ldr	r6, [sl]
   1471c:	sub	r3, r6, #11
   14720:	str	r3, [sl]
   14724:	cmp	r3, #0
   14728:	bgt	14754 <ftello64@plt+0x3a0c>
   1472c:	rsb	r6, r6, #19
   14730:	ldr	r1, [fp]
   14734:	add	r2, r6, #7
   14738:	cmp	r6, #0
   1473c:	movlt	r6, r2
   14740:	asr	r2, r6, #3
   14744:	add	r1, r1, r2
   14748:	str	r1, [fp]
   1474c:	add	r3, r3, r2, lsl #3
   14750:	str	r3, [sl]
   14754:	mov	r1, #1
   14758:	add	r0, sp, #124	; 0x7c
   1475c:	bl	12ce4 <ftello64@plt+0x1f9c>
   14760:	mov	r1, #4
   14764:	strb	r0, [r9]
   14768:	add	r0, sp, #124	; 0x7c
   1476c:	bl	12ce4 <ftello64@plt+0x1f9c>
   14770:	uxtb	r3, r0
   14774:	strb	r3, [r9, #1]
   14778:	sub	r2, r3, #5
   1477c:	cmp	r3, #1
   14780:	cmpne	r2, #1
   14784:	bls	147a0 <ftello64@plt+0x3a58>
   14788:	ldr	r4, [sp, #16]
   1478c:	movw	r2, #51228	; 0xc81c
   14790:	mov	r1, #1
   14794:	movt	r2, #1
   14798:	ldr	r0, [r4]
   1479c:	bl	10cdc <__fprintf_chk@plt>
   147a0:	mov	r1, #8
   147a4:	add	r0, sp, #124	; 0x7c
   147a8:	bl	12ce4 <ftello64@plt+0x1f9c>
   147ac:	mov	r1, #32
   147b0:	add	r6, sp, #32768	; 0x8000
   147b4:	movw	r5, #32708	; 0x7fc4
   147b8:	movt	r5, #65535	; 0xffff
   147bc:	uxtb	r4, r0
   147c0:	add	r0, sp, #124	; 0x7c
   147c4:	bl	12ce4 <ftello64@plt+0x1f9c>
   147c8:	mov	r1, #32
   147cc:	str	r0, [r9, #4]
   147d0:	add	r0, sp, #124	; 0x7c
   147d4:	bl	12ce4 <ftello64@plt+0x1f9c>
   147d8:	add	r1, r9, #12
   147dc:	str	r0, [r9, #8]
   147e0:	add	r0, sp, #124	; 0x7c
   147e4:	bl	13df8 <ftello64@plt+0x30b0>
   147e8:	add	r0, sp, #124	; 0x7c
   147ec:	mov	r1, #1
   147f0:	bl	12ce4 <ftello64@plt+0x1f9c>
   147f4:	ldr	r3, [fp]
   147f8:	ldr	r2, [r6, #136]	; 0x88
   147fc:	cmp	r3, r2
   14800:	strb	r0, [r9, #16]
   14804:	bcs	14f9c <ftello64@plt+0x4254>
   14808:	ldr	r7, [sl]
   1480c:	sub	r3, r7, #7
   14810:	str	r3, [sl]
   14814:	cmp	r3, #0
   14818:	bgt	14844 <ftello64@plt+0x3afc>
   1481c:	rsb	r7, r7, #15
   14820:	ldr	r1, [fp]
   14824:	add	r2, r7, #7
   14828:	cmp	r7, #0
   1482c:	movlt	r7, r2
   14830:	asr	r2, r7, #3
   14834:	add	r1, r1, r2
   14838:	str	r1, [fp]
   1483c:	add	r3, r3, r2, lsl #3
   14840:	str	r3, [sl]
   14844:	add	r0, sp, #124	; 0x7c
   14848:	mov	r1, #8
   1484c:	bl	12ce4 <ftello64@plt+0x1f9c>
   14850:	uxtb	r0, r0
   14854:	strb	r0, [r9, #17]
   14858:	cmp	r0, #1
   1485c:	beq	153ac <ftello64@plt+0x4664>
   14860:	add	r6, sp, #32768	; 0x8000
   14864:	ldr	r3, [fp]
   14868:	movw	r5, #32708	; 0x7fc4
   1486c:	movt	r5, #65535	; 0xffff
   14870:	ldr	r1, [r6, #136]	; 0x88
   14874:	add	r2, r3, #2
   14878:	cmp	r1, r2
   1487c:	bls	15428 <ftello64@plt+0x46e0>
   14880:	ldr	r7, [sl]
   14884:	sub	r3, r7, #16
   14888:	str	r3, [sl]
   1488c:	cmp	r3, #0
   14890:	bgt	148bc <ftello64@plt+0x3b74>
   14894:	rsb	r7, r7, #24
   14898:	ldr	r1, [fp]
   1489c:	add	r2, r7, #7
   148a0:	cmp	r7, #0
   148a4:	movlt	r7, r2
   148a8:	asr	r2, r7, #3
   148ac:	add	r1, r1, r2
   148b0:	str	r1, [fp]
   148b4:	add	r3, r3, r2, lsl #3
   148b8:	str	r3, [sl]
   148bc:	ldrb	r3, [r9]
   148c0:	mov	r5, #1
   148c4:	strb	r5, [r9, #20]
   148c8:	cmp	r3, #0
   148cc:	bne	151e8 <ftello64@plt+0x44a0>
   148d0:	mov	r0, r5
   148d4:	mov	r1, #12
   148d8:	bl	10b68 <calloc@plt>
   148dc:	ldr	r1, [sp, #100]	; 0x64
   148e0:	mov	r2, #6
   148e4:	str	r0, [r9, #24]
   148e8:	mov	r5, r0
   148ec:	bl	10c04 <__strcpy_chk@plt>
   148f0:	add	r0, r5, #6
   148f4:	ldr	r1, [sp, #28]
   148f8:	mov	r2, #5
   148fc:	bl	10c04 <__strcpy_chk@plt>
   14900:	strb	r4, [r5, #11]
   14904:	ldr	r3, [sl]
   14908:	rsb	r3, r3, #0
   1490c:	tst	r3, #7
   14910:	bne	151cc <ftello64@plt+0x4484>
   14914:	mov	r1, #16
   14918:	add	r0, sp, #124	; 0x7c
   1491c:	bl	12ce4 <ftello64@plt+0x1f9c>
   14920:	add	ip, sp, #32768	; 0x8000
   14924:	ldr	r3, [fp]
   14928:	movw	r4, #32708	; 0x7fc4
   1492c:	ldr	r5, [ip, #144]	; 0x90
   14930:	movt	r4, #65535	; 0xffff
   14934:	add	r1, r3, #2
   14938:	ldr	r6, [sl]
   1493c:	ldr	r2, [ip, #128]	; 0x80
   14940:	str	r5, [sp, #52]	; 0x34
   14944:	rsb	r2, r2, r3
   14948:	str	r6, [sp, #24]
   1494c:	str	r2, [sp, #56]	; 0x38
   14950:	str	r0, [sp, #88]	; 0x58
   14954:	ldr	r0, [ip, #136]	; 0x88
   14958:	cmp	r0, r1
   1495c:	bls	1515c <ftello64@plt+0x4414>
   14960:	ldr	r6, [sp, #24]
   14964:	sub	r3, r6, #16
   14968:	str	r3, [sl]
   1496c:	cmp	r3, #0
   14970:	bgt	1499c <ftello64@plt+0x3c54>
   14974:	rsb	r2, r6, #24
   14978:	ldr	r1, [fp]
   1497c:	add	r0, r2, #7
   14980:	cmp	r2, #0
   14984:	movlt	r2, r0
   14988:	asr	r2, r2, #3
   1498c:	add	r1, r1, r2
   14990:	str	r1, [fp]
   14994:	add	r3, r3, r2, lsl #3
   14998:	str	r3, [sl]
   1499c:	mov	r1, #8
   149a0:	add	r0, sp, #124	; 0x7c
   149a4:	bl	12ce4 <ftello64@plt+0x1f9c>
   149a8:	ldr	r4, [sp, #20]
   149ac:	ldr	ip, [sp, #36]	; 0x24
   149b0:	mov	r1, #8
   149b4:	ldr	r5, [sp, #48]	; 0x30
   149b8:	add	r6, sp, #32768	; 0x8000
   149bc:	rsb	ip, r4, ip
   149c0:	str	ip, [sp, #32]
   149c4:	add	r4, ip, r5
   149c8:	movw	r5, #32708	; 0x7fc4
   149cc:	movt	r5, #65535	; 0xffff
   149d0:	strb	r0, [r4, #-28]	; 0xffffffe4
   149d4:	add	r0, sp, #124	; 0x7c
   149d8:	bl	12ce4 <ftello64@plt+0x1f9c>
   149dc:	mov	r1, #8
   149e0:	strb	r0, [r4, #-27]	; 0xffffffe5
   149e4:	add	r0, sp, #124	; 0x7c
   149e8:	bl	12ce4 <ftello64@plt+0x1f9c>
   149ec:	mov	r1, #8
   149f0:	strb	r0, [r4, #-26]	; 0xffffffe6
   149f4:	add	r0, sp, #124	; 0x7c
   149f8:	bl	12ce4 <ftello64@plt+0x1f9c>
   149fc:	mov	r1, #8
   14a00:	strb	r0, [r4, #-25]	; 0xffffffe7
   14a04:	add	r0, sp, #124	; 0x7c
   14a08:	bl	12ce4 <ftello64@plt+0x1f9c>
   14a0c:	mov	r1, #8
   14a10:	strb	r0, [r4, #-24]	; 0xffffffe8
   14a14:	add	r0, sp, #124	; 0x7c
   14a18:	bl	12ce4 <ftello64@plt+0x1f9c>
   14a1c:	mov	r1, #8
   14a20:	strb	r0, [r4, #-23]	; 0xffffffe9
   14a24:	add	r0, sp, #124	; 0x7c
   14a28:	bl	12ce4 <ftello64@plt+0x1f9c>
   14a2c:	ldr	r3, [fp]
   14a30:	ldr	r1, [r6, #136]	; 0x88
   14a34:	add	r2, r3, #5
   14a38:	cmp	r1, r2
   14a3c:	strb	r0, [r4, #-22]	; 0xffffffea
   14a40:	bls	150d8 <ftello64@plt+0x4390>
   14a44:	ldr	r7, [sl]
   14a48:	sub	r3, r7, #40	; 0x28
   14a4c:	str	r3, [sl]
   14a50:	cmp	r3, #0
   14a54:	bgt	14a80 <ftello64@plt+0x3d38>
   14a58:	rsb	r7, r7, #48	; 0x30
   14a5c:	ldr	r1, [fp]
   14a60:	add	r2, r7, #7
   14a64:	cmp	r7, #0
   14a68:	movlt	r7, r2
   14a6c:	asr	r2, r7, #3
   14a70:	add	r1, r1, r2
   14a74:	str	r1, [fp]
   14a78:	add	r3, r3, r2, lsl #3
   14a7c:	str	r3, [sl]
   14a80:	ldrb	r0, [r4, #-28]	; 0xffffffe4
   14a84:	cmp	r0, #0
   14a88:	moveq	r5, r0
   14a8c:	bne	14f34 <ftello64@plt+0x41ec>
   14a90:	ldrb	r0, [r4, #-27]	; 0xffffffe5
   14a94:	str	r5, [r4, #-20]	; 0xffffffec
   14a98:	cmp	r0, #0
   14a9c:	moveq	r5, r0
   14aa0:	bne	153c0 <ftello64@plt+0x4678>
   14aa4:	ldrb	r3, [r4, #-26]	; 0xffffffe6
   14aa8:	str	r5, [r4, #-16]
   14aac:	cmp	r3, #0
   14ab0:	ldrb	r5, [r4, #-22]	; 0xffffffea
   14ab4:	bne	14ac0 <ftello64@plt+0x3d78>
   14ab8:	cmp	r5, #0
   14abc:	beq	14b78 <ftello64@plt+0x3e30>
   14ac0:	add	r6, r3, r5
   14ac4:	mov	r1, #32
   14ac8:	mov	r0, r6
   14acc:	bl	10b68 <calloc@plt>
   14ad0:	cmp	r6, #0
   14ad4:	mov	r5, r0
   14ad8:	beq	14b78 <ftello64@plt+0x3e30>
   14adc:	mov	r6, r0
   14ae0:	mov	r7, #0
   14ae4:	b	14b04 <ftello64@plt+0x3dbc>
   14ae8:	ldrb	r2, [r4, #-26]	; 0xffffffe6
   14aec:	add	r7, r7, #1
   14af0:	ldrb	r3, [r4, #-22]	; 0xffffffea
   14af4:	add	r6, r6, #32
   14af8:	add	r3, r2, r3
   14afc:	cmp	r7, r3
   14b00:	bge	14b78 <ftello64@plt+0x3e30>
   14b04:	add	r0, sp, #124	; 0x7c
   14b08:	mov	r1, r6
   14b0c:	bl	12e60 <ftello64@plt+0x2118>
   14b10:	cmp	r0, #0
   14b14:	bne	14ae8 <ftello64@plt+0x3da0>
   14b18:	movw	r4, #53924	; 0xd2a4
   14b1c:	movt	r4, #2
   14b20:	mov	r0, r5
   14b24:	bl	10b98 <free@plt>
   14b28:	movw	r2, #51324	; 0xc87c
   14b2c:	ldr	r0, [r4]
   14b30:	mov	r1, #1
   14b34:	movt	r2, #1
   14b38:	bl	10cdc <__fprintf_chk@plt>
   14b3c:	ldr	r0, [sp, #20]
   14b40:	bl	10b98 <free@plt>
   14b44:	mov	r1, #1
   14b48:	ldr	r0, [r4]
   14b4c:	movw	r2, #51536	; 0xc950
   14b50:	movt	r2, #1
   14b54:	bl	10cdc <__fprintf_chk@plt>
   14b58:	ldr	r4, [sp, #72]	; 0x48
   14b5c:	ldr	r3, [r4, #4]
   14b60:	mov	r0, r4
   14b64:	blx	r3
   14b68:	ldr	r0, [sp, #40]	; 0x28
   14b6c:	bl	12b44 <ftello64@plt+0x1dfc>
   14b70:	mov	r0, #0
   14b74:	b	140d8 <ftello64@plt+0x3390>
   14b78:	ldrb	r0, [r4, #-25]	; 0xffffffe7
   14b7c:	str	r5, [r4, #-12]
   14b80:	cmp	r0, #0
   14b84:	moveq	r5, r0
   14b88:	bne	165b0 <ftello64@plt+0x5868>
   14b8c:	ldrb	r0, [r4, #-24]	; 0xffffffe8
   14b90:	str	r5, [r4, #-8]
   14b94:	cmp	r0, #0
   14b98:	moveq	r8, r0
   14b9c:	bne	163c4 <ftello64@plt+0x567c>
   14ba0:	ldrb	r0, [r4, #-23]	; 0xffffffe9
   14ba4:	str	r8, [r4, #-4]
   14ba8:	cmp	r0, #0
   14bac:	beq	154a8 <ftello64@plt+0x4760>
   14bb0:	mov	r1, #32
   14bb4:	mov	r5, #0
   14bb8:	bl	10b68 <calloc@plt>
   14bbc:	movw	r6, #32708	; 0x7fc4
   14bc0:	str	r5, [sp, #12]
   14bc4:	movt	r6, #65535	; 0xffff
   14bc8:	str	r4, [sp, #44]	; 0x2c
   14bcc:	add	r5, sp, #128	; 0x80
   14bd0:	str	r9, [sp, #104]	; 0x68
   14bd4:	mov	r8, r0
   14bd8:	mov	r4, r0
   14bdc:	b	14cb4 <ftello64@plt+0x3f6c>
   14be0:	ldr	r9, [sl]
   14be4:	sub	r3, r9, #8
   14be8:	str	r3, [sl]
   14bec:	cmp	r3, #0
   14bf0:	bgt	14c1c <ftello64@plt+0x3ed4>
   14bf4:	rsb	r9, r9, #16
   14bf8:	ldr	r1, [fp]
   14bfc:	add	r2, r9, #7
   14c00:	cmp	r9, #0
   14c04:	movlt	r9, r2
   14c08:	asr	r2, r9, #3
   14c0c:	add	r1, r1, r2
   14c10:	str	r1, [fp]
   14c14:	add	r3, r3, r2, lsl #3
   14c18:	str	r3, [sl]
   14c1c:	cmp	r0, #0
   14c20:	bne	14e98 <ftello64@plt+0x4150>
   14c24:	mov	r1, #8
   14c28:	add	r0, sp, #124	; 0x7c
   14c2c:	bl	12ce4 <ftello64@plt+0x1f9c>
   14c30:	add	ip, sp, #32768	; 0x8000
   14c34:	ldr	r3, [fp]
   14c38:	ldr	r1, [ip, #136]	; 0x88
   14c3c:	add	r2, r3, #1
   14c40:	cmp	r1, r2
   14c44:	uxtb	r0, r0
   14c48:	strb	r0, [r8, #21]
   14c4c:	bls	14e14 <ftello64@plt+0x40cc>
   14c50:	ldr	r9, [sl]
   14c54:	sub	r3, r9, #8
   14c58:	str	r3, [sl]
   14c5c:	cmp	r3, #0
   14c60:	bgt	14c8c <ftello64@plt+0x3f44>
   14c64:	rsb	r9, r9, #16
   14c68:	ldr	r1, [fp]
   14c6c:	add	r2, r9, #7
   14c70:	cmp	r9, #0
   14c74:	movlt	r9, r2
   14c78:	asr	r2, r9, #3
   14c7c:	add	r1, r1, r2
   14c80:	str	r1, [fp]
   14c84:	add	r3, r3, r2, lsl #3
   14c88:	str	r3, [sl]
   14c8c:	cmp	r0, #0
   14c90:	bne	14d78 <ftello64@plt+0x4030>
   14c94:	ldr	ip, [sp, #44]	; 0x2c
   14c98:	add	r4, r4, #32
   14c9c:	ldrb	r3, [ip, #-23]	; 0xffffffe9
   14ca0:	ldr	ip, [sp, #12]
   14ca4:	add	ip, ip, #1
   14ca8:	str	ip, [sp, #12]
   14cac:	cmp	ip, r3
   14cb0:	bge	1669c <ftello64@plt+0x5954>
   14cb4:	add	r0, sp, #124	; 0x7c
   14cb8:	mov	r1, r4
   14cbc:	bl	12e60 <ftello64@plt+0x2118>
   14cc0:	cmp	r0, #0
   14cc4:	beq	16674 <ftello64@plt+0x592c>
   14cc8:	mov	r1, #8
   14ccc:	add	r0, sp, #124	; 0x7c
   14cd0:	bl	12ce4 <ftello64@plt+0x1f9c>
   14cd4:	add	lr, sp, #32768	; 0x8000
   14cd8:	ldr	r3, [fp]
   14cdc:	ldr	r1, [lr, #136]	; 0x88
   14ce0:	add	r2, r3, #1
   14ce4:	cmp	r1, r2
   14ce8:	uxtb	r0, r0
   14cec:	strb	r0, [r8, #20]
   14cf0:	bhi	14be0 <ftello64@plt+0x3e98>
   14cf4:	add	r0, sp, #32768	; 0x8000
   14cf8:	add	ip, sp, #32768	; 0x8000
   14cfc:	add	ip, ip, #184	; 0xb8
   14d00:	mov	lr, #0
   14d04:	ldr	r1, [r0, #128]	; 0x80
   14d08:	ldr	r2, [r0, #144]	; 0x90
   14d0c:	rsb	r3, r1, r3
   14d10:	ldr	r0, [ip, r6]
   14d14:	add	r2, r3, r2
   14d18:	add	r1, sp, #32768	; 0x8000
   14d1c:	str	lr, [sp]
   14d20:	asr	r3, r2, #31
   14d24:	str	r2, [r1, #144]	; 0x90
   14d28:	ldr	r1, [r0, #8]
   14d2c:	ldr	r9, [sl]
   14d30:	blx	r1
   14d34:	add	r2, sp, #32768	; 0x8000
   14d38:	mov	r3, #0
   14d3c:	add	r2, r2, #184	; 0xb8
   14d40:	mov	r1, r5
   14d44:	ldr	r0, [r2, r6]
   14d48:	mov	r2, #32768	; 0x8000
   14d4c:	ldr	ip, [r0, #20]
   14d50:	blx	ip
   14d54:	add	ip, sp, #32768	; 0x8000
   14d58:	str	r5, [fp]
   14d5c:	str	r5, [ip, #128]	; 0x80
   14d60:	mov	r3, r0
   14d64:	ldrb	r0, [r8, #20]
   14d68:	str	r3, [ip, #152]	; 0x98
   14d6c:	add	r3, r5, r3
   14d70:	str	r3, [ip, #136]	; 0x88
   14d74:	b	14be4 <ftello64@plt+0x3e9c>
   14d78:	mov	r1, #1
   14d7c:	mov	r9, #0
   14d80:	bl	10b68 <calloc@plt>
   14d84:	mov	r7, r0
   14d88:	str	r0, [r8, #28]
   14d8c:	b	14d94 <ftello64@plt+0x404c>
   14d90:	ldr	r7, [r8, #28]
   14d94:	add	r0, sp, #124	; 0x7c
   14d98:	mov	r1, #8
   14d9c:	bl	12ce4 <ftello64@plt+0x1f9c>
   14da0:	strb	r0, [r7, r9]
   14da4:	add	r9, r9, #1
   14da8:	ldrb	r3, [r8, #21]
   14dac:	cmp	r9, r3
   14db0:	blt	14d90 <ftello64@plt+0x4048>
   14db4:	tst	r3, #1
   14db8:	beq	14c94 <ftello64@plt+0x3f4c>
   14dbc:	add	lr, sp, #32768	; 0x8000
   14dc0:	ldr	r3, [fp]
   14dc4:	ldr	r1, [lr, #136]	; 0x88
   14dc8:	add	r2, r3, #1
   14dcc:	cmp	r1, r2
   14dd0:	bls	1698c <ftello64@plt+0x5c44>
   14dd4:	ldr	r2, [sl]
   14dd8:	sub	r3, r2, #8
   14ddc:	str	r3, [sl]
   14de0:	cmp	r3, #0
   14de4:	bgt	14c94 <ftello64@plt+0x3f4c>
   14de8:	rsb	r2, r2, #16
   14dec:	ldr	r1, [fp]
   14df0:	add	r0, r2, #7
   14df4:	cmp	r2, #0
   14df8:	movlt	r2, r0
   14dfc:	asr	r2, r2, #3
   14e00:	add	r1, r1, r2
   14e04:	str	r1, [fp]
   14e08:	add	r3, r3, r2, lsl #3
   14e0c:	str	r3, [sl]
   14e10:	b	14c94 <ftello64@plt+0x3f4c>
   14e14:	add	lr, sp, #32768	; 0x8000
   14e18:	add	ip, sp, #32768	; 0x8000
   14e1c:	add	ip, ip, #184	; 0xb8
   14e20:	ldr	r1, [lr, #128]	; 0x80
   14e24:	ldr	r2, [lr, #144]	; 0x90
   14e28:	mov	lr, #0
   14e2c:	ldr	r0, [ip, r6]
   14e30:	rsb	r3, r1, r3
   14e34:	add	r2, r3, r2
   14e38:	add	r1, sp, #32768	; 0x8000
   14e3c:	str	lr, [sp]
   14e40:	asr	r3, r2, #31
   14e44:	str	r2, [r1, #144]	; 0x90
   14e48:	ldr	r1, [r0, #8]
   14e4c:	ldr	r9, [sl]
   14e50:	blx	r1
   14e54:	add	r2, sp, #32768	; 0x8000
   14e58:	mov	r3, #0
   14e5c:	add	r2, r2, #184	; 0xb8
   14e60:	mov	r1, r5
   14e64:	ldr	r0, [r2, r6]
   14e68:	mov	r2, #32768	; 0x8000
   14e6c:	ldr	ip, [r0, #20]
   14e70:	blx	ip
   14e74:	add	ip, sp, #32768	; 0x8000
   14e78:	str	r5, [fp]
   14e7c:	str	r5, [ip, #128]	; 0x80
   14e80:	mov	r3, r0
   14e84:	ldrb	r0, [r8, #21]
   14e88:	str	r3, [ip, #152]	; 0x98
   14e8c:	add	r3, r5, r3
   14e90:	str	r3, [ip, #136]	; 0x88
   14e94:	b	14c54 <ftello64@plt+0x3f0c>
   14e98:	mov	r1, #1
   14e9c:	mov	r9, #0
   14ea0:	bl	10b68 <calloc@plt>
   14ea4:	mov	r7, r0
   14ea8:	str	r0, [r8, #24]
   14eac:	b	14eb4 <ftello64@plt+0x416c>
   14eb0:	ldr	r7, [r8, #24]
   14eb4:	add	r0, sp, #124	; 0x7c
   14eb8:	mov	r1, #8
   14ebc:	bl	12ce4 <ftello64@plt+0x1f9c>
   14ec0:	strb	r0, [r7, r9]
   14ec4:	add	r9, r9, #1
   14ec8:	ldrb	r3, [r8, #20]
   14ecc:	cmp	r9, r3
   14ed0:	blt	14eb0 <ftello64@plt+0x4168>
   14ed4:	tst	r3, #1
   14ed8:	beq	14c24 <ftello64@plt+0x3edc>
   14edc:	add	lr, sp, #32768	; 0x8000
   14ee0:	ldr	r3, [fp]
   14ee4:	ldr	r1, [lr, #136]	; 0x88
   14ee8:	add	r2, r3, #1
   14eec:	cmp	r1, r2
   14ef0:	bls	16b3c <ftello64@plt+0x5df4>
   14ef4:	ldr	r2, [sl]
   14ef8:	sub	r3, r2, #8
   14efc:	str	r3, [sl]
   14f00:	cmp	r3, #0
   14f04:	bgt	14c24 <ftello64@plt+0x3edc>
   14f08:	rsb	r2, r2, #16
   14f0c:	ldr	r1, [fp]
   14f10:	add	r0, r2, #7
   14f14:	cmp	r2, #0
   14f18:	movlt	r2, r0
   14f1c:	asr	r2, r2, #3
   14f20:	add	r1, r1, r2
   14f24:	str	r1, [fp]
   14f28:	add	r3, r3, r2, lsl #3
   14f2c:	str	r3, [sl]
   14f30:	b	14c24 <ftello64@plt+0x3edc>
   14f34:	mov	r1, #32
   14f38:	mov	r7, #0
   14f3c:	bl	10b68 <calloc@plt>
   14f40:	mov	r5, r0
   14f44:	mov	r6, r0
   14f48:	b	14f60 <ftello64@plt+0x4218>
   14f4c:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   14f50:	add	r7, r7, #1
   14f54:	add	r6, r6, #32
   14f58:	cmp	r7, r3
   14f5c:	bge	14a90 <ftello64@plt+0x3d48>
   14f60:	add	r0, sp, #124	; 0x7c
   14f64:	mov	r1, r6
   14f68:	bl	12e60 <ftello64@plt+0x2118>
   14f6c:	cmp	r0, #0
   14f70:	bne	14f4c <ftello64@plt+0x4204>
   14f74:	movw	r4, #53924	; 0xd2a4
   14f78:	movt	r4, #2
   14f7c:	mov	r0, r5
   14f80:	bl	10b98 <free@plt>
   14f84:	ldr	r0, [r4]
   14f88:	movw	r2, #51268	; 0xc844
   14f8c:	mov	r1, #1
   14f90:	movt	r2, #1
   14f94:	bl	10cdc <__fprintf_chk@plt>
   14f98:	b	14b3c <ftello64@plt+0x3df4>
   14f9c:	add	lr, sp, #32768	; 0x8000
   14fa0:	mov	r1, #0
   14fa4:	add	r6, sp, #128	; 0x80
   14fa8:	ldr	ip, [lr, #128]	; 0x80
   14fac:	ldr	r2, [lr, #144]	; 0x90
   14fb0:	add	lr, sp, #32768	; 0x8000
   14fb4:	add	lr, lr, #184	; 0xb8
   14fb8:	rsb	r3, ip, r3
   14fbc:	add	r2, r3, r2
   14fc0:	ldr	r0, [lr, r5]
   14fc4:	str	r1, [sp]
   14fc8:	add	r1, sp, #32768	; 0x8000
   14fcc:	asr	r3, r2, #31
   14fd0:	ldr	r7, [sl]
   14fd4:	str	r2, [r1, #144]	; 0x90
   14fd8:	ldr	r1, [r0, #8]
   14fdc:	blx	r1
   14fe0:	add	r2, sp, #32768	; 0x8000
   14fe4:	add	r2, r2, #184	; 0xb8
   14fe8:	mov	r3, #0
   14fec:	mov	r1, r6
   14ff0:	ldr	r0, [r2, r5]
   14ff4:	mov	r2, #32768	; 0x8000
   14ff8:	ldr	ip, [r0, #20]
   14ffc:	blx	ip
   15000:	add	r3, sp, #32768	; 0x8000
   15004:	str	r6, [fp]
   15008:	str	r6, [r3, #128]	; 0x80
   1500c:	str	r0, [r3, #152]	; 0x98
   15010:	add	r0, r6, r0
   15014:	str	r0, [r3, #136]	; 0x88
   15018:	b	1480c <ftello64@plt+0x3ac4>
   1501c:	add	r6, sp, #32768	; 0x8000
   15020:	mov	r1, #0
   15024:	add	r5, sp, #128	; 0x80
   15028:	ldr	ip, [r6, #128]	; 0x80
   1502c:	ldr	r2, [r6, #144]	; 0x90
   15030:	add	r6, sp, #32768	; 0x8000
   15034:	add	r6, r6, #184	; 0xb8
   15038:	rsb	r3, ip, r3
   1503c:	add	r2, r3, r2
   15040:	add	ip, sp, #32768	; 0x8000
   15044:	ldr	r0, [r6, r4]
   15048:	asr	r3, r2, #31
   1504c:	str	r1, [sp]
   15050:	str	r2, [ip, #144]	; 0x90
   15054:	ldr	r1, [r0, #8]
   15058:	ldr	r6, [sl]
   1505c:	blx	r1
   15060:	add	lr, sp, #32768	; 0x8000
   15064:	mov	r1, r5
   15068:	add	lr, lr, #184	; 0xb8
   1506c:	mov	r2, #32768	; 0x8000
   15070:	mov	r3, #0
   15074:	ldr	r0, [lr, r4]
   15078:	ldr	ip, [r0, #20]
   1507c:	blx	ip
   15080:	add	r1, sp, #32768	; 0x8000
   15084:	str	r5, [fp]
   15088:	str	r5, [r1, #128]	; 0x80
   1508c:	str	r0, [r1, #152]	; 0x98
   15090:	add	r0, r5, r0
   15094:	str	r0, [r1, #136]	; 0x88
   15098:	b	1471c <ftello64@plt+0x39d4>
   1509c:	ldr	r4, [sp, #16]
   150a0:	movw	r2, #51196	; 0xc7fc
   150a4:	mov	r1, #1
   150a8:	movt	r2, #1
   150ac:	ldr	r3, [sp, #28]
   150b0:	ldr	r0, [r4]
   150b4:	bl	10cdc <__fprintf_chk@plt>
   150b8:	b	146f8 <ftello64@plt+0x39b0>
   150bc:	ldr	r5, [sp, #16]
   150c0:	movw	r2, #51144	; 0xc7c8
   150c4:	mov	r1, #1
   150c8:	movt	r2, #1
   150cc:	ldr	r0, [r5]
   150d0:	bl	10cdc <__fprintf_chk@plt>
   150d4:	b	1464c <ftello64@plt+0x3904>
   150d8:	add	lr, sp, #32768	; 0x8000
   150dc:	mov	r1, #0
   150e0:	add	r6, sp, #128	; 0x80
   150e4:	ldr	ip, [lr, #128]	; 0x80
   150e8:	ldr	r2, [lr, #144]	; 0x90
   150ec:	add	lr, sp, #32768	; 0x8000
   150f0:	add	lr, lr, #184	; 0xb8
   150f4:	rsb	r3, ip, r3
   150f8:	add	r2, r3, r2
   150fc:	ldr	r0, [lr, r5]
   15100:	str	r1, [sp]
   15104:	add	r1, sp, #32768	; 0x8000
   15108:	asr	r3, r2, #31
   1510c:	ldr	r7, [sl]
   15110:	str	r2, [r1, #144]	; 0x90
   15114:	ldr	r1, [r0, #8]
   15118:	blx	r1
   1511c:	add	r2, sp, #32768	; 0x8000
   15120:	add	r2, r2, #184	; 0xb8
   15124:	mov	r3, #0
   15128:	mov	r1, r6
   1512c:	ldr	r0, [r2, r5]
   15130:	mov	r2, #32768	; 0x8000
   15134:	mov	r5, r6
   15138:	ldr	ip, [r0, #20]
   1513c:	blx	ip
   15140:	add	r3, sp, #32768	; 0x8000
   15144:	str	r6, [fp]
   15148:	str	r6, [r3, #128]	; 0x80
   1514c:	str	r0, [r3, #152]	; 0x98
   15150:	add	r0, r6, r0
   15154:	str	r0, [r3, #136]	; 0x88
   15158:	b	14a48 <ftello64@plt+0x3d00>
   1515c:	add	ip, sp, #32768	; 0x8000
   15160:	add	r2, r5, r2
   15164:	add	ip, ip, #184	; 0xb8
   15168:	add	lr, sp, #32768	; 0x8000
   1516c:	mov	r3, #0
   15170:	add	r5, sp, #32768	; 0x8000
   15174:	ldr	r0, [ip, r4]
   15178:	str	r2, [lr, #144]	; 0x90
   1517c:	str	r3, [sp]
   15180:	asr	r3, r2, #31
   15184:	ldr	r1, [r0, #8]
   15188:	blx	r1
   1518c:	add	r1, sp, #32768	; 0x8000
   15190:	add	r1, r1, #184	; 0xb8
   15194:	mov	r3, #0
   15198:	mov	r2, #32768	; 0x8000
   1519c:	ldr	r0, [r1, r4]
   151a0:	add	r4, sp, #128	; 0x80
   151a4:	mov	r1, r4
   151a8:	ldr	ip, [r0, #20]
   151ac:	blx	ip
   151b0:	add	r3, sp, #32768	; 0x8000
   151b4:	str	r4, [fp]
   151b8:	str	r4, [r3, #128]	; 0x80
   151bc:	str	r0, [r5, #152]	; 0x98
   151c0:	add	r3, r4, r0
   151c4:	str	r3, [r5, #136]	; 0x88
   151c8:	b	14960 <ftello64@plt+0x3c18>
   151cc:	ldr	r6, [sp, #16]
   151d0:	movw	r2, #50996	; 0xc734
   151d4:	mov	r1, #1
   151d8:	movt	r2, #1
   151dc:	ldr	r0, [r6]
   151e0:	bl	10cdc <__fprintf_chk@plt>
   151e4:	b	14914 <ftello64@plt+0x3bcc>
   151e8:	add	r0, sp, #124	; 0x7c
   151ec:	mov	r1, #8
   151f0:	bl	12ce4 <ftello64@plt+0x1f9c>
   151f4:	add	r6, sp, #32768	; 0x8000
   151f8:	ldr	r3, [fp]
   151fc:	ldr	r2, [r6, #136]	; 0x88
   15200:	uxtb	r0, r0
   15204:	cmp	r0, #0
   15208:	strbeq	r5, [r9, #20]
   1520c:	strbne	r0, [r9, #20]
   15210:	cmp	r3, r2
   15214:	movw	r5, #32708	; 0x7fc4
   15218:	movt	r5, #65535	; 0xffff
   1521c:	bcs	167bc <ftello64@plt+0x5a74>
   15220:	ldr	r2, [sl]
   15224:	sub	r3, r2, #6
   15228:	str	r3, [sl]
   1522c:	cmp	r3, #0
   15230:	bgt	1525c <ftello64@plt+0x4514>
   15234:	rsb	r2, r2, #14
   15238:	ldr	r1, [fp]
   1523c:	add	r0, r2, #7
   15240:	cmp	r2, #0
   15244:	movlt	r2, r0
   15248:	asr	r2, r2, #3
   1524c:	add	r1, r1, r2
   15250:	str	r1, [fp]
   15254:	add	r3, r3, r2, lsl #3
   15258:	str	r3, [sl]
   1525c:	mov	r1, #1
   15260:	add	r0, sp, #124	; 0x7c
   15264:	bl	12ce4 <ftello64@plt+0x1f9c>
   15268:	mov	r1, #1
   1526c:	strb	r0, [r9, #21]
   15270:	add	r0, sp, #124	; 0x7c
   15274:	bl	12ce4 <ftello64@plt+0x1f9c>
   15278:	ldrb	r6, [r9, #20]
   1527c:	mov	r1, #12
   15280:	strb	r0, [r9, #22]
   15284:	mov	r0, r6
   15288:	bl	10b68 <calloc@plt>
   1528c:	ldr	r1, [sp, #100]	; 0x64
   15290:	mov	r2, #6
   15294:	str	r0, [r9, #24]
   15298:	mov	r5, r0
   1529c:	bl	10c04 <__strcpy_chk@plt>
   152a0:	add	r0, r5, #6
   152a4:	ldr	r1, [sp, #28]
   152a8:	mov	r2, #5
   152ac:	bl	10c04 <__strcpy_chk@plt>
   152b0:	cmp	r6, #1
   152b4:	strb	r4, [r5, #11]
   152b8:	movgt	r6, #1
   152bc:	movgt	r4, #12
   152c0:	movgt	r7, #0
   152c4:	ble	14904 <ftello64@plt+0x3bbc>
   152c8:	add	r5, r5, r4
   152cc:	mov	r8, #0
   152d0:	add	r0, sp, #124	; 0x7c
   152d4:	mov	r1, #8
   152d8:	bl	12ce4 <ftello64@plt+0x1f9c>
   152dc:	strb	r0, [r5, r8]
   152e0:	add	r8, r8, #1
   152e4:	cmp	r8, #5
   152e8:	bne	152d0 <ftello64@plt+0x4588>
   152ec:	ldr	r3, [r9, #24]
   152f0:	mov	r8, #0
   152f4:	add	r3, r3, r4
   152f8:	strb	r7, [r3, #5]
   152fc:	ldr	r5, [r9, #24]
   15300:	add	r5, r5, r4
   15304:	add	r5, r5, #6
   15308:	add	r0, sp, #124	; 0x7c
   1530c:	mov	r1, #8
   15310:	bl	12ce4 <ftello64@plt+0x1f9c>
   15314:	strb	r0, [r5, r8]
   15318:	add	r8, r8, #1
   1531c:	cmp	r8, #4
   15320:	bne	15308 <ftello64@plt+0x45c0>
   15324:	ldr	r3, [r9, #24]
   15328:	mov	r2, r8
   1532c:	movw	r1, #51188	; 0xc7f4
   15330:	movt	r1, #1
   15334:	add	r3, r3, r4
   15338:	strb	r7, [r3, #10]
   1533c:	ldr	r5, [r9, #24]
   15340:	add	r5, r5, r4
   15344:	add	r8, r5, #6
   15348:	mov	r0, r8
   1534c:	bl	10bb0 <memcmp@plt>
   15350:	cmp	r0, #0
   15354:	bne	15384 <ftello64@plt+0x463c>
   15358:	add	r0, sp, #124	; 0x7c
   1535c:	mov	r1, #8
   15360:	bl	12ce4 <ftello64@plt+0x1f9c>
   15364:	add	r6, r6, #1
   15368:	add	r4, r4, #12
   1536c:	strb	r0, [r5, #11]
   15370:	ldrb	r3, [r9, #20]
   15374:	cmp	r6, r3
   15378:	bge	14904 <ftello64@plt+0x3bbc>
   1537c:	ldr	r5, [r9, #24]
   15380:	b	152c8 <ftello64@plt+0x4580>
   15384:	ldr	r5, [sp, #16]
   15388:	mov	r3, r8
   1538c:	movw	r2, #51196	; 0xc7fc
   15390:	mov	r1, #1
   15394:	movt	r2, #1
   15398:	ldr	r0, [r5]
   1539c:	bl	10cdc <__fprintf_chk@plt>
   153a0:	ldr	r5, [r9, #24]
   153a4:	add	r5, r5, r4
   153a8:	b	15358 <ftello64@plt+0x4610>
   153ac:	add	r0, sp, #124	; 0x7c
   153b0:	mov	r1, #16
   153b4:	bl	12ce4 <ftello64@plt+0x1f9c>
   153b8:	strh	r0, [r9, #18]
   153bc:	b	148bc <ftello64@plt+0x3b74>
   153c0:	mov	r1, #32
   153c4:	mov	r7, #0
   153c8:	bl	10b68 <calloc@plt>
   153cc:	mov	r5, r0
   153d0:	mov	r6, r0
   153d4:	b	153ec <ftello64@plt+0x46a4>
   153d8:	ldrb	r3, [r4, #-27]	; 0xffffffe5
   153dc:	add	r7, r7, #1
   153e0:	add	r6, r6, #32
   153e4:	cmp	r7, r3
   153e8:	bge	14aa4 <ftello64@plt+0x3d5c>
   153ec:	add	r0, sp, #124	; 0x7c
   153f0:	mov	r1, r6
   153f4:	bl	12e60 <ftello64@plt+0x2118>
   153f8:	cmp	r0, #0
   153fc:	bne	153d8 <ftello64@plt+0x4690>
   15400:	movw	r4, #53924	; 0xd2a4
   15404:	movt	r4, #2
   15408:	mov	r0, r5
   1540c:	bl	10b98 <free@plt>
   15410:	ldr	r0, [r4]
   15414:	movw	r2, #51296	; 0xc860
   15418:	mov	r1, #1
   1541c:	movt	r2, #1
   15420:	bl	10cdc <__fprintf_chk@plt>
   15424:	b	14b3c <ftello64@plt+0x3df4>
   15428:	add	lr, sp, #32768	; 0x8000
   1542c:	mov	r1, #0
   15430:	add	r6, sp, #128	; 0x80
   15434:	ldr	ip, [lr, #128]	; 0x80
   15438:	ldr	r2, [lr, #144]	; 0x90
   1543c:	add	lr, sp, #32768	; 0x8000
   15440:	add	lr, lr, #184	; 0xb8
   15444:	rsb	r3, ip, r3
   15448:	add	r2, r3, r2
   1544c:	ldr	r0, [lr, r5]
   15450:	str	r1, [sp]
   15454:	add	r1, sp, #32768	; 0x8000
   15458:	asr	r3, r2, #31
   1545c:	ldr	r7, [sl]
   15460:	str	r2, [r1, #144]	; 0x90
   15464:	ldr	r1, [r0, #8]
   15468:	blx	r1
   1546c:	add	r2, sp, #32768	; 0x8000
   15470:	add	r2, r2, #184	; 0xb8
   15474:	mov	r3, #0
   15478:	mov	r1, r6
   1547c:	ldr	r0, [r2, r5]
   15480:	mov	r2, #32768	; 0x8000
   15484:	ldr	ip, [r0, #20]
   15488:	blx	ip
   1548c:	add	r3, sp, #32768	; 0x8000
   15490:	str	r6, [fp]
   15494:	str	r6, [r3, #128]	; 0x80
   15498:	str	r0, [r3, #152]	; 0x98
   1549c:	add	r0, r6, r0
   154a0:	str	r0, [r3, #136]	; 0x88
   154a4:	b	14884 <ftello64@plt+0x3b3c>
   154a8:	mov	r8, r0
   154ac:	ldr	ip, [sp, #32]
   154b0:	add	lr, sp, #32768	; 0x8000
   154b4:	ldr	r6, [sp, #48]	; 0x30
   154b8:	add	r7, sp, #32768	; 0x8000
   154bc:	ldr	r5, [sp, #56]	; 0x38
   154c0:	movw	r2, #32708	; 0x7fc4
   154c4:	add	r7, r7, #148	; 0x94
   154c8:	movt	r2, #65535	; 0xffff
   154cc:	str	r8, [ip, r6]
   154d0:	add	r4, r5, #1
   154d4:	ldr	r6, [sp, #52]	; 0x34
   154d8:	ldr	r5, [sp, #24]
   154dc:	ldr	ip, [sp, #88]	; 0x58
   154e0:	rsb	r4, r5, r4, lsl #3
   154e4:	ldr	r3, [lr, #148]	; 0x94
   154e8:	add	r4, r4, r6, lsl #3
   154ec:	add	r4, ip, r4, asr #3
   154f0:	sbfx	r4, r4, #0, #29
   154f4:	cmp	r4, r3
   154f8:	blt	16634 <ftello64@plt+0x58ec>
   154fc:	cmp	r3, #32768	; 0x8000
   15500:	ble	1695c <ftello64@plt+0x5c14>
   15504:	add	lr, sp, #32768	; 0x8000
   15508:	add	r1, sp, #32768	; 0x8000
   1550c:	add	lr, lr, #184	; 0xb8
   15510:	sub	r3, r3, #32768	; 0x8000
   15514:	str	r3, [r1, #144]	; 0x90
   15518:	mov	r3, #0
   1551c:	ldr	r0, [lr, r2]
   15520:	mov	r2, #2
   15524:	str	r2, [sp]
   15528:	mov	r2, #32768	; 0x8000
   1552c:	ldr	r1, [r0, #8]
   15530:	blx	r1
   15534:	add	r6, sp, #32768	; 0x8000
   15538:	movw	r1, #32708	; 0x7fc4
   1553c:	add	r6, r6, #184	; 0xb8
   15540:	movt	r1, #65535	; 0xffff
   15544:	add	r4, sp, #128	; 0x80
   15548:	mov	r2, #32768	; 0x8000
   1554c:	ldr	r0, [r6, r1]
   15550:	mov	r3, #0
   15554:	mov	r1, r4
   15558:	ldr	ip, [r0, #20]
   1555c:	blx	ip
   15560:	ldr	r3, [r7]
   15564:	add	ip, sp, #32768	; 0x8000
   15568:	mov	r2, #8
   1556c:	str	r2, [sl]
   15570:	str	r4, [ip, #128]	; 0x80
   15574:	str	r0, [ip, #152]	; 0x98
   15578:	add	r4, r4, r0
   1557c:	str	r4, [ip, #136]	; 0x88
   15580:	str	r4, [fp]
   15584:	ldr	r6, [sp, #76]	; 0x4c
   15588:	ldr	ip, [sp, #80]	; 0x50
   1558c:	ldr	r5, [sp, #84]	; 0x54
   15590:	rsb	r4, ip, r6
   15594:	ldr	r6, [sp, #68]	; 0x44
   15598:	add	r4, r4, #1
   1559c:	ldr	ip, [sp, #64]	; 0x40
   155a0:	rsb	r4, r5, r4, lsl #3
   155a4:	add	r4, r4, r6, lsl #3
   155a8:	add	r4, ip, r4, asr #3
   155ac:	sbfx	r4, r4, #0, #29
   155b0:	cmp	r4, r3
   155b4:	blt	161dc <ftello64@plt+0x5494>
   155b8:	cmp	r3, #32768	; 0x8000
   155bc:	ble	1672c <ftello64@plt+0x59e4>
   155c0:	add	r6, sp, #32768	; 0x8000
   155c4:	movw	r2, #32708	; 0x7fc4
   155c8:	add	r6, r6, #184	; 0xb8
   155cc:	movt	r2, #65535	; 0xffff
   155d0:	add	lr, sp, #32768	; 0x8000
   155d4:	sub	ip, r3, #32768	; 0x8000
   155d8:	ldr	r1, [r6, r2]
   155dc:	mov	r0, #2
   155e0:	str	ip, [lr, #144]	; 0x90
   155e4:	mov	r2, #32768	; 0x8000
   155e8:	str	r0, [sp]
   155ec:	mov	r3, #0
   155f0:	mov	r0, r1
   155f4:	ldr	r1, [r1, #8]
   155f8:	blx	r1
   155fc:	add	ip, sp, #32768	; 0x8000
   15600:	movw	r1, #32708	; 0x7fc4
   15604:	add	ip, ip, #184	; 0xb8
   15608:	movt	r1, #65535	; 0xffff
   1560c:	add	r4, sp, #128	; 0x80
   15610:	mov	r3, #0
   15614:	ldr	r0, [ip, r1]
   15618:	mov	r2, #32768	; 0x8000
   1561c:	mov	r1, r4
   15620:	ldr	ip, [r0, #20]
   15624:	blx	ip
   15628:	add	lr, sp, #32768	; 0x8000
   1562c:	mov	r3, #8
   15630:	str	r3, [sl]
   15634:	str	r4, [lr, #128]	; 0x80
   15638:	str	r0, [lr, #152]	; 0x98
   1563c:	add	r4, r4, r0
   15640:	str	r4, [lr, #136]	; 0x88
   15644:	str	r4, [fp]
   15648:	ldr	r5, [sp, #40]	; 0x28
   1564c:	add	r9, r9, #60	; 0x3c
   15650:	ldr	r6, [sp, #60]	; 0x3c
   15654:	ldr	ip, [sp, #36]	; 0x24
   15658:	ldrh	r3, [r5, #32]
   1565c:	add	r6, r6, #1
   15660:	add	ip, ip, #60	; 0x3c
   15664:	str	r6, [sp, #60]	; 0x3c
   15668:	cmp	r6, r3
   1566c:	str	ip, [sp, #36]	; 0x24
   15670:	blt	1463c <ftello64@plt+0x38f4>
   15674:	ldrh	r4, [r5, #34]	; 0x22
   15678:	ldr	r6, [sp, #20]
   1567c:	mov	r0, r4
   15680:	ldr	ip, [sp, #40]	; 0x28
   15684:	mov	r1, #8
   15688:	str	r6, [ip, #40]	; 0x28
   1568c:	bl	10b68 <calloc@plt>
   15690:	cmp	r4, #0
   15694:	str	r0, [sp, #80]	; 0x50
   15698:	beq	15cb0 <ftello64@plt+0x4f68>
   1569c:	add	r6, sp, #32768	; 0x8000
   156a0:	mov	r4, #0
   156a4:	movw	r5, #53924	; 0xd2a4
   156a8:	add	r6, r6, #148	; 0x94
   156ac:	movt	r5, #2
   156b0:	str	r4, [sp, #76]	; 0x4c
   156b4:	str	r6, [sp, #44]	; 0x2c
   156b8:	str	r5, [sp, #16]
   156bc:	str	r4, [sp, #84]	; 0x54
   156c0:	ldr	r3, [sl]
   156c4:	rsb	r3, r3, #0
   156c8:	tst	r3, #7
   156cc:	bne	16618 <ftello64@plt+0x58d0>
   156d0:	mov	r1, #32
   156d4:	add	r0, sp, #124	; 0x7c
   156d8:	bl	12ce4 <ftello64@plt+0x1f9c>
   156dc:	add	lr, sp, #32768	; 0x8000
   156e0:	ldr	r3, [fp]
   156e4:	movw	r4, #32708	; 0x7fc4
   156e8:	ldr	r5, [lr, #144]	; 0x90
   156ec:	movt	r4, #65535	; 0xffff
   156f0:	add	r1, r3, #1
   156f4:	ldr	r6, [sl]
   156f8:	ldr	r2, [lr, #128]	; 0x80
   156fc:	str	r5, [sp, #96]	; 0x60
   15700:	rsb	r2, r2, r3
   15704:	str	r6, [sp, #88]	; 0x58
   15708:	str	r2, [sp, #100]	; 0x64
   1570c:	str	r0, [sp, #104]	; 0x68
   15710:	ldr	r0, [lr, #136]	; 0x88
   15714:	cmp	r0, r1
   15718:	bls	1629c <ftello64@plt+0x5554>
   1571c:	ldr	r4, [sp, #88]	; 0x58
   15720:	sub	r3, r4, #8
   15724:	str	r3, [sl]
   15728:	cmp	r3, #0
   1572c:	bgt	15758 <ftello64@plt+0x4a10>
   15730:	rsb	r2, r4, #16
   15734:	ldr	r1, [fp]
   15738:	add	r0, r2, #7
   1573c:	cmp	r2, #0
   15740:	movlt	r2, r0
   15744:	asr	r2, r2, #3
   15748:	add	r1, r1, r2
   1574c:	str	r1, [fp]
   15750:	add	r3, r3, r2, lsl #3
   15754:	str	r3, [sl]
   15758:	mov	r1, #8
   1575c:	add	r0, sp, #124	; 0x7c
   15760:	bl	12ce4 <ftello64@plt+0x1f9c>
   15764:	add	r5, sp, #32768	; 0x8000
   15768:	ldr	r3, [fp]
   1576c:	movw	r4, #32708	; 0x7fc4
   15770:	ldr	r1, [r5, #136]	; 0x88
   15774:	movt	r4, #65535	; 0xffff
   15778:	add	r2, r3, #1
   1577c:	ldr	ip, [sp, #80]	; 0x50
   15780:	ldr	r6, [sp, #76]	; 0x4c
   15784:	cmp	r1, r2
   15788:	strb	r0, [ip, r6]
   1578c:	bls	1621c <ftello64@plt+0x54d4>
   15790:	ldr	r2, [sl]
   15794:	sub	r3, r2, #15
   15798:	str	r3, [sl]
   1579c:	cmp	r3, #0
   157a0:	bgt	157cc <ftello64@plt+0x4a84>
   157a4:	rsb	r2, r2, #23
   157a8:	ldr	r1, [fp]
   157ac:	add	r0, r2, #7
   157b0:	cmp	r2, #0
   157b4:	movlt	r2, r0
   157b8:	asr	r2, r2, #3
   157bc:	add	r1, r1, r2
   157c0:	str	r1, [fp]
   157c4:	add	r3, r3, r2, lsl #3
   157c8:	str	r3, [sl]
   157cc:	mov	r1, #1
   157d0:	add	r0, sp, #124	; 0x7c
   157d4:	bl	12ce4 <ftello64@plt+0x1f9c>
   157d8:	add	r2, sp, #32768	; 0x8000
   157dc:	ldr	r4, [sp, #80]	; 0x50
   157e0:	ldr	r5, [sp, #76]	; 0x4c
   157e4:	ldr	r3, [fp]
   157e8:	ldr	r1, [r2, #136]	; 0x88
   157ec:	add	r4, r4, r5
   157f0:	str	r4, [sp, #48]	; 0x30
   157f4:	add	r2, r3, #1
   157f8:	ldr	r6, [sp, #48]	; 0x30
   157fc:	cmp	r1, r2
   15800:	movw	r4, #32708	; 0x7fc4
   15804:	movt	r4, #65535	; 0xffff
   15808:	strb	r0, [r6, #1]
   1580c:	bls	16344 <ftello64@plt+0x55fc>
   15810:	ldr	r2, [sl]
   15814:	sub	r3, r2, #8
   15818:	str	r3, [sl]
   1581c:	cmp	r3, #0
   15820:	bgt	1584c <ftello64@plt+0x4b04>
   15824:	rsb	r2, r2, #16
   15828:	ldr	r1, [fp]
   1582c:	add	r0, r2, #7
   15830:	cmp	r2, #0
   15834:	movlt	r2, r0
   15838:	asr	r2, r2, #3
   1583c:	add	r1, r1, r2
   15840:	str	r1, [fp]
   15844:	add	r3, r3, r2, lsl #3
   15848:	str	r3, [sl]
   1584c:	mov	r1, #8
   15850:	add	r0, sp, #124	; 0x7c
   15854:	bl	12ce4 <ftello64@plt+0x1f9c>
   15858:	ldr	r5, [sp, #48]	; 0x30
   1585c:	mov	r1, #28
   15860:	uxtb	r4, r0
   15864:	strb	r0, [r5, #2]
   15868:	mov	r0, r4
   1586c:	bl	10b68 <calloc@plt>
   15870:	cmp	r4, #0
   15874:	str	r0, [sp, #92]	; 0x5c
   15878:	beq	15bbc <ftello64@plt+0x4e74>
   1587c:	ldr	r4, [sp, #92]	; 0x5c
   15880:	add	r5, sp, #32768	; 0x8000
   15884:	ldr	r9, [sp, #92]	; 0x5c
   15888:	add	r6, sp, #32768	; 0x8000
   1588c:	add	r4, r4, #8
   15890:	add	r5, r5, #168	; 0xa8
   15894:	add	r6, r6, #156	; 0x9c
   15898:	movw	ip, #32708	; 0x7fc4
   1589c:	str	r4, [sp, #12]
   158a0:	movt	ip, #65535	; 0xffff
   158a4:	str	r5, [sp, #68]	; 0x44
   158a8:	add	r4, sp, #32768	; 0x8000
   158ac:	str	ip, [sp, #28]
   158b0:	add	r5, sp, #32768	; 0x8000
   158b4:	str	r6, [sp, #24]
   158b8:	add	ip, sp, #32768	; 0x8000
   158bc:	add	r6, sp, #32768	; 0x8000
   158c0:	add	ip, ip, #167	; 0xa7
   158c4:	add	r4, r4, #172	; 0xac
   158c8:	str	ip, [sp, #64]	; 0x40
   158cc:	add	r5, r5, #155	; 0x9b
   158d0:	add	r6, r6, #159	; 0x9f
   158d4:	mov	ip, #0
   158d8:	str	r4, [sp, #60]	; 0x3c
   158dc:	str	r5, [sp, #56]	; 0x38
   158e0:	str	r6, [sp, #52]	; 0x34
   158e4:	str	ip, [sp, #20]
   158e8:	ldr	r3, [sl]
   158ec:	rsb	r3, r3, #0
   158f0:	tst	r3, #7
   158f4:	bne	16108 <ftello64@plt+0x53c0>
   158f8:	mov	r1, #16
   158fc:	add	r0, sp, #124	; 0x7c
   15900:	bl	12ce4 <ftello64@plt+0x1f9c>
   15904:	add	r5, sp, #32768	; 0x8000
   15908:	ldr	r2, [fp]
   1590c:	ldr	r3, [r5, #128]	; 0x80
   15910:	ldr	r1, [sl]
   15914:	rsb	r3, r3, r2
   15918:	ldr	r2, [r5, #144]	; 0x90
   1591c:	add	r3, r3, #1
   15920:	ldr	r4, [sp, #64]	; 0x40
   15924:	ldr	r5, [sp, #60]	; 0x3c
   15928:	rsb	r3, r1, r3, lsl #3
   1592c:	add	r3, r3, r2, lsl #3
   15930:	asr	r3, r3, #3
   15934:	str	r3, [sp, #36]	; 0x24
   15938:	str	r0, [sp, #32]
   1593c:	add	r0, sp, #124	; 0x7c
   15940:	mov	r1, #8
   15944:	bl	12ce4 <ftello64@plt+0x1f9c>
   15948:	strb	r0, [r4, #1]!
   1594c:	cmp	r4, r5
   15950:	bne	1593c <ftello64@plt+0x4bf4>
   15954:	ldr	r4, [sp, #56]	; 0x38
   15958:	add	r6, sp, #32768	; 0x8000
   1595c:	ldr	r5, [sp, #52]	; 0x34
   15960:	mov	r3, #0
   15964:	strb	r3, [r6, #173]	; 0xad
   15968:	add	r0, sp, #124	; 0x7c
   1596c:	mov	r1, #8
   15970:	bl	12ce4 <ftello64@plt+0x1f9c>
   15974:	strb	r0, [r4, #1]!
   15978:	cmp	r4, r5
   1597c:	bne	15968 <ftello64@plt+0x4c20>
   15980:	add	ip, sp, #32768	; 0x8000
   15984:	movw	r1, #51188	; 0xc7f4
   15988:	ldr	r0, [sp, #24]
   1598c:	movt	r1, #1
   15990:	mov	r2, #4
   15994:	mov	r3, #0
   15998:	strb	r3, [ip, #160]	; 0xa0
   1599c:	bl	10bb0 <memcmp@plt>
   159a0:	cmp	r0, #0
   159a4:	bne	160e8 <ftello64@plt+0x53a0>
   159a8:	add	r5, sp, #32768	; 0x8000
   159ac:	ldr	r3, [fp]
   159b0:	ldr	r1, [r5, #136]	; 0x88
   159b4:	add	r2, r3, #3
   159b8:	cmp	r1, r2
   159bc:	bls	15f1c <ftello64@plt+0x51d4>
   159c0:	ldr	r5, [sl]
   159c4:	sub	r3, r5, #27
   159c8:	str	r3, [sl]
   159cc:	cmp	r3, #0
   159d0:	bgt	159fc <ftello64@plt+0x4cb4>
   159d4:	rsb	r5, r5, #35	; 0x23
   159d8:	ldr	r1, [fp]
   159dc:	add	r2, r5, #7
   159e0:	cmp	r5, #0
   159e4:	movlt	r5, r2
   159e8:	asr	r2, r5, #3
   159ec:	add	r1, r1, r2
   159f0:	str	r1, [fp]
   159f4:	add	r3, r3, r2, lsl #3
   159f8:	str	r3, [sl]
   159fc:	add	r0, sp, #124	; 0x7c
   15a00:	mov	r1, #4
   15a04:	bl	12ce4 <ftello64@plt+0x1f9c>
   15a08:	ldr	r4, [sp, #12]
   15a0c:	uxtb	r3, r0
   15a10:	strb	r3, [r4, #-8]
   15a14:	sub	r2, r3, #5
   15a18:	cmp	r3, #1
   15a1c:	cmpne	r2, #1
   15a20:	bls	15a3c <ftello64@plt+0x4cf4>
   15a24:	ldr	r5, [sp, #16]
   15a28:	movw	r2, #51228	; 0xc81c
   15a2c:	mov	r1, #1
   15a30:	movt	r2, #1
   15a34:	ldr	r0, [r5]
   15a38:	bl	10cdc <__fprintf_chk@plt>
   15a3c:	mov	r1, #1
   15a40:	add	r0, sp, #124	; 0x7c
   15a44:	bl	12ce4 <ftello64@plt+0x1f9c>
   15a48:	ldr	ip, [sp, #12]
   15a4c:	mov	r1, #8
   15a50:	mov	r6, #1
   15a54:	strb	r0, [ip, #-7]
   15a58:	add	r0, sp, #124	; 0x7c
   15a5c:	bl	12ce4 <ftello64@plt+0x1f9c>
   15a60:	mov	r1, #32
   15a64:	uxtb	r4, r0
   15a68:	add	r0, sp, #124	; 0x7c
   15a6c:	bl	12ce4 <ftello64@plt+0x1f9c>
   15a70:	ldr	r5, [sp, #12]
   15a74:	mov	r1, #32
   15a78:	str	r0, [r5, #-4]
   15a7c:	add	r0, sp, #124	; 0x7c
   15a80:	bl	12ce4 <ftello64@plt+0x1f9c>
   15a84:	mov	r1, #16
   15a88:	str	r0, [r9, #8]
   15a8c:	add	r0, sp, #124	; 0x7c
   15a90:	bl	12ce4 <ftello64@plt+0x1f9c>
   15a94:	mov	r1, #32
   15a98:	strh	r0, [r9, #12]
   15a9c:	add	r0, sp, #124	; 0x7c
   15aa0:	bl	12ce4 <ftello64@plt+0x1f9c>
   15aa4:	strb	r6, [r9, #20]
   15aa8:	str	r0, [r9, #16]
   15aac:	ldrb	r3, [r5, #-7]
   15ab0:	cmp	r3, #0
   15ab4:	bne	15fa4 <ftello64@plt+0x525c>
   15ab8:	mov	r1, #12
   15abc:	mov	r0, #1
   15ac0:	bl	10b68 <calloc@plt>
   15ac4:	ldr	r1, [sp, #68]	; 0x44
   15ac8:	mov	r2, #6
   15acc:	str	r0, [r9, #24]
   15ad0:	mov	r5, r0
   15ad4:	bl	10c04 <__strcpy_chk@plt>
   15ad8:	add	r0, r5, #6
   15adc:	ldr	r1, [sp, #24]
   15ae0:	mov	r2, #5
   15ae4:	bl	10c04 <__strcpy_chk@plt>
   15ae8:	strb	r4, [r5, #11]
   15aec:	ldr	r5, [sp, #44]	; 0x2c
   15af0:	ldr	r6, [sp, #32]
   15af4:	ldr	ip, [sp, #36]	; 0x24
   15af8:	ldr	r3, [r5]
   15afc:	add	r4, r6, ip
   15b00:	sbfx	r4, r4, #0, #29
   15b04:	cmp	r4, r3
   15b08:	blt	15edc <ftello64@plt+0x5194>
   15b0c:	cmp	r3, #32768	; 0x8000
   15b10:	ble	161a0 <ftello64@plt+0x5458>
   15b14:	add	r5, sp, #32768	; 0x8000
   15b18:	ldr	r4, [sp, #28]
   15b1c:	add	r5, r5, #184	; 0xb8
   15b20:	add	r6, sp, #32768	; 0x8000
   15b24:	sub	r3, r3, #32768	; 0x8000
   15b28:	mov	r2, #2
   15b2c:	ldr	r0, [r5, r4]
   15b30:	str	r3, [r6, #144]	; 0x90
   15b34:	mov	r3, #0
   15b38:	str	r2, [sp]
   15b3c:	mov	r2, #32768	; 0x8000
   15b40:	ldr	r1, [r0, #8]
   15b44:	blx	r1
   15b48:	ldr	r5, [sp, #28]
   15b4c:	add	r6, sp, #32768	; 0x8000
   15b50:	add	r6, r6, #184	; 0xb8
   15b54:	add	r4, sp, #128	; 0x80
   15b58:	mov	r3, #0
   15b5c:	mov	r2, #32768	; 0x8000
   15b60:	ldr	r0, [r6, r5]
   15b64:	mov	r1, r4
   15b68:	ldr	ip, [r0, #20]
   15b6c:	blx	ip
   15b70:	add	lr, sp, #32768	; 0x8000
   15b74:	mov	r3, #8
   15b78:	str	r4, [lr, #128]	; 0x80
   15b7c:	str	r0, [lr, #152]	; 0x98
   15b80:	add	r4, r4, r0
   15b84:	str	r4, [lr, #136]	; 0x88
   15b88:	str	r4, [fp]
   15b8c:	str	r3, [sl]
   15b90:	ldr	r6, [sp, #48]	; 0x30
   15b94:	add	r9, r9, #28
   15b98:	ldr	ip, [sp, #20]
   15b9c:	ldr	r4, [sp, #12]
   15ba0:	ldrb	r3, [r6, #2]
   15ba4:	add	ip, ip, #1
   15ba8:	add	r4, r4, #28
   15bac:	str	ip, [sp, #20]
   15bb0:	cmp	ip, r3
   15bb4:	str	r4, [sp, #12]
   15bb8:	blt	158e8 <ftello64@plt+0x4ba0>
   15bbc:	ldr	ip, [sp, #92]	; 0x5c
   15bc0:	movw	r3, #32708	; 0x7fc4
   15bc4:	ldr	r5, [sp, #48]	; 0x30
   15bc8:	movt	r3, #65535	; 0xffff
   15bcc:	ldr	r6, [sp, #100]	; 0x64
   15bd0:	str	ip, [r5, #4]
   15bd4:	add	r4, r6, #1
   15bd8:	ldr	ip, [sp, #88]	; 0x58
   15bdc:	ldr	r6, [sp, #44]	; 0x2c
   15be0:	ldr	r5, [sp, #96]	; 0x60
   15be4:	rsb	r4, ip, r4, lsl #3
   15be8:	ldr	r2, [r6]
   15bec:	add	r4, r4, r5, lsl #3
   15bf0:	ldr	r6, [sp, #104]	; 0x68
   15bf4:	add	r4, r6, r4, asr #3
   15bf8:	sbfx	r4, r4, #0, #29
   15bfc:	cmp	r4, r2
   15c00:	blt	16304 <ftello64@plt+0x55bc>
   15c04:	cmp	r2, #32768	; 0x8000
   15c08:	ble	16764 <ftello64@plt+0x5a1c>
   15c0c:	add	r5, sp, #32768	; 0x8000
   15c10:	add	r6, sp, #32768	; 0x8000
   15c14:	add	r5, r5, #184	; 0xb8
   15c18:	sub	r2, r2, #32768	; 0x8000
   15c1c:	str	r2, [r6, #144]	; 0x90
   15c20:	mov	r2, #32768	; 0x8000
   15c24:	ldr	r0, [r5, r3]
   15c28:	mov	r3, #2
   15c2c:	str	r3, [sp]
   15c30:	mov	r3, #0
   15c34:	ldr	r1, [r0, #8]
   15c38:	blx	r1
   15c3c:	add	r5, sp, #32768	; 0x8000
   15c40:	movw	r1, #32708	; 0x7fc4
   15c44:	add	r5, r5, #184	; 0xb8
   15c48:	movt	r1, #65535	; 0xffff
   15c4c:	add	r4, sp, #128	; 0x80
   15c50:	mov	r3, #0
   15c54:	ldr	r0, [r5, r1]
   15c58:	mov	r2, #32768	; 0x8000
   15c5c:	mov	r1, r4
   15c60:	add	r6, sp, #32768	; 0x8000
   15c64:	ldr	ip, [r0, #20]
   15c68:	blx	ip
   15c6c:	str	r4, [r6, #128]	; 0x80
   15c70:	mov	r3, #8
   15c74:	str	r3, [sl]
   15c78:	add	r4, r4, r0
   15c7c:	str	r0, [r6, #152]	; 0x98
   15c80:	str	r4, [r6, #136]	; 0x88
   15c84:	str	r4, [fp]
   15c88:	ldr	r6, [sp, #40]	; 0x28
   15c8c:	ldr	ip, [sp, #84]	; 0x54
   15c90:	ldr	r4, [sp, #76]	; 0x4c
   15c94:	ldrh	r3, [r6, #34]	; 0x22
   15c98:	add	ip, ip, #1
   15c9c:	add	r4, r4, #8
   15ca0:	str	ip, [sp, #84]	; 0x54
   15ca4:	cmp	ip, r3
   15ca8:	str	r4, [sp, #76]	; 0x4c
   15cac:	blt	156c0 <ftello64@plt+0x4978>
   15cb0:	ldr	r5, [sp, #40]	; 0x28
   15cb4:	add	r6, sp, #32768	; 0x8000
   15cb8:	ldr	ip, [sp, #80]	; 0x50
   15cbc:	movw	r3, #32708	; 0x7fc4
   15cc0:	ldr	r2, [r6, #148]	; 0x94
   15cc4:	movt	r3, #65535	; 0xffff
   15cc8:	ldr	r4, [r5, #12]
   15ccc:	str	ip, [r5, #44]	; 0x2c
   15cd0:	sbfx	r4, r4, #0, #29
   15cd4:	cmp	r4, r2
   15cd8:	blt	16a74 <ftello64@plt+0x5d2c>
   15cdc:	cmp	r2, #32768	; 0x8000
   15ce0:	ble	16a0c <ftello64@plt+0x5cc4>
   15ce4:	add	r5, sp, #32768	; 0x8000
   15ce8:	add	r6, sp, #32768	; 0x8000
   15cec:	add	r5, r5, #184	; 0xb8
   15cf0:	sub	r2, r2, #32768	; 0x8000
   15cf4:	str	r2, [r6, #144]	; 0x90
   15cf8:	mov	r2, #32768	; 0x8000
   15cfc:	ldr	r0, [r5, r3]
   15d00:	mov	r3, #2
   15d04:	str	r3, [sp]
   15d08:	mov	r3, #0
   15d0c:	ldr	r1, [r0, #8]
   15d10:	blx	r1
   15d14:	add	r5, sp, #32768	; 0x8000
   15d18:	movw	r1, #32708	; 0x7fc4
   15d1c:	add	r5, r5, #184	; 0xb8
   15d20:	movt	r1, #65535	; 0xffff
   15d24:	add	r4, sp, #128	; 0x80
   15d28:	mov	r2, #32768	; 0x8000
   15d2c:	ldr	r0, [r5, r1]
   15d30:	mov	r3, #0
   15d34:	mov	r1, r4
   15d38:	add	r6, sp, #32768	; 0x8000
   15d3c:	ldr	ip, [r0, #20]
   15d40:	blx	ip
   15d44:	str	r4, [r6, #128]	; 0x80
   15d48:	add	r3, r4, r0
   15d4c:	str	r0, [r6, #152]	; 0x98
   15d50:	add	r1, r3, #4
   15d54:	mov	r0, #8
   15d58:	mov	r2, r3
   15d5c:	str	r3, [r6, #136]	; 0x88
   15d60:	str	r3, [r6, #132]	; 0x84
   15d64:	str	r0, [r6, #140]	; 0x8c
   15d68:	cmp	r1, r2
   15d6c:	bcc	15dec <ftello64@plt+0x50a4>
   15d70:	add	lr, sp, #32768	; 0x8000
   15d74:	add	r2, sp, #32768	; 0x8000
   15d78:	add	r2, r2, #184	; 0xb8
   15d7c:	movw	r5, #32708	; 0x7fc4
   15d80:	movt	r5, #65535	; 0xffff
   15d84:	ldr	ip, [lr, #128]	; 0x80
   15d88:	mov	r1, #0
   15d8c:	add	r4, sp, #128	; 0x80
   15d90:	ldr	r0, [r2, r5]
   15d94:	rsb	r3, ip, r3
   15d98:	ldr	r2, [lr, #144]	; 0x90
   15d9c:	str	r1, [sp]
   15da0:	add	r2, r3, r2
   15da4:	ldr	r1, [r0, #8]
   15da8:	str	r2, [lr, #144]	; 0x90
   15dac:	asr	r3, r2, #31
   15db0:	blx	r1
   15db4:	add	ip, sp, #32768	; 0x8000
   15db8:	add	ip, ip, #184	; 0xb8
   15dbc:	mov	r3, #0
   15dc0:	mov	r1, r4
   15dc4:	mov	r2, #32768	; 0x8000
   15dc8:	ldr	r0, [ip, r5]
   15dcc:	ldr	ip, [r0, #20]
   15dd0:	blx	ip
   15dd4:	add	lr, sp, #32768	; 0x8000
   15dd8:	str	r4, [lr, #128]	; 0x80
   15ddc:	str	r4, [lr, #132]	; 0x84
   15de0:	add	r3, r4, r0
   15de4:	str	r0, [lr, #152]	; 0x98
   15de8:	str	r3, [lr, #136]	; 0x88
   15dec:	add	r0, sp, #32768	; 0x8000
   15df0:	add	r4, sp, #32768	; 0x8000
   15df4:	mov	r2, #8
   15df8:	mov	r1, #16
   15dfc:	ldr	r3, [r0, #132]	; 0x84
   15e00:	add	r0, sp, #124	; 0x7c
   15e04:	str	r2, [r4, #140]	; 0x8c
   15e08:	add	r3, r3, #4
   15e0c:	str	r3, [r4, #132]	; 0x84
   15e10:	bl	12ce4 <ftello64@plt+0x1f9c>
   15e14:	ldr	r5, [sp, #40]	; 0x28
   15e18:	mov	r1, #16
   15e1c:	uxth	r4, r0
   15e20:	strh	r0, [r5, #36]	; 0x24
   15e24:	mov	r0, r4
   15e28:	bl	10b68 <calloc@plt>
   15e2c:	cmp	r4, #0
   15e30:	mov	r7, r0
   15e34:	beq	15ec0 <ftello64@plt+0x5178>
   15e38:	ldr	r8, [sp, #40]	; 0x28
   15e3c:	add	r4, r0, #8
   15e40:	mov	r5, r0
   15e44:	mov	r6, #0
   15e48:	mov	r1, #8
   15e4c:	add	r0, sp, #124	; 0x7c
   15e50:	bl	12ce4 <ftello64@plt+0x1f9c>
   15e54:	mov	r1, #8
   15e58:	add	r6, r6, #1
   15e5c:	add	r4, r4, #16
   15e60:	add	r5, r5, #16
   15e64:	strb	r0, [r4, #-24]	; 0xffffffe8
   15e68:	add	r0, sp, #124	; 0x7c
   15e6c:	bl	12ce4 <ftello64@plt+0x1f9c>
   15e70:	mov	r1, #16
   15e74:	strb	r0, [r4, #-23]	; 0xffffffe9
   15e78:	add	r0, sp, #124	; 0x7c
   15e7c:	bl	12ce4 <ftello64@plt+0x1f9c>
   15e80:	mov	r1, #32
   15e84:	strh	r0, [r4, #-22]	; 0xffffffea
   15e88:	add	r0, sp, #124	; 0x7c
   15e8c:	bl	12ce4 <ftello64@plt+0x1f9c>
   15e90:	mov	r1, #16
   15e94:	str	r0, [r4, #-20]	; 0xffffffec
   15e98:	add	r0, sp, #124	; 0x7c
   15e9c:	bl	12ce4 <ftello64@plt+0x1f9c>
   15ea0:	mov	r1, #32
   15ea4:	strh	r0, [r5, #-8]
   15ea8:	add	r0, sp, #124	; 0x7c
   15eac:	bl	12ce4 <ftello64@plt+0x1f9c>
   15eb0:	ldrh	r3, [r8, #36]	; 0x24
   15eb4:	cmp	r6, r3
   15eb8:	str	r0, [r5, #-4]
   15ebc:	blt	15e48 <ftello64@plt+0x5100>
   15ec0:	ldr	r0, [sp, #72]	; 0x48
   15ec4:	ldr	r6, [sp, #40]	; 0x28
   15ec8:	ldr	r3, [r0, #4]
   15ecc:	str	r7, [r6, #48]	; 0x30
   15ed0:	blx	r3
   15ed4:	ldr	r0, [sp, #40]	; 0x28
   15ed8:	b	140d8 <ftello64@plt+0x3390>
   15edc:	add	r0, sp, #32768	; 0x8000
   15ee0:	ldr	r3, [r0, #144]	; 0x90
   15ee4:	cmp	r4, r3
   15ee8:	blt	16124 <ftello64@plt+0x53dc>
   15eec:	add	r2, r3, #32512	; 0x7f00
   15ef0:	add	r2, r2, #255	; 0xff
   15ef4:	cmp	r4, r2
   15ef8:	bgt	16124 <ftello64@plt+0x53dc>
   15efc:	add	r5, sp, #32768	; 0x8000
   15f00:	rsb	r3, r3, r4
   15f04:	mov	r1, #8
   15f08:	str	r1, [sl]
   15f0c:	ldr	r2, [r5, #128]	; 0x80
   15f10:	add	r3, r2, r3
   15f14:	str	r3, [fp]
   15f18:	b	15b90 <ftello64@plt+0x4e48>
   15f1c:	add	r6, sp, #32768	; 0x8000
   15f20:	ldr	r5, [sp, #28]
   15f24:	mov	r1, #0
   15f28:	add	r4, sp, #128	; 0x80
   15f2c:	ldr	ip, [r6, #128]	; 0x80
   15f30:	ldr	r2, [r6, #144]	; 0x90
   15f34:	add	r6, sp, #32768	; 0x8000
   15f38:	add	r6, r6, #184	; 0xb8
   15f3c:	rsb	r3, ip, r3
   15f40:	add	r2, r3, r2
   15f44:	add	ip, sp, #32768	; 0x8000
   15f48:	ldr	r0, [r6, r5]
   15f4c:	asr	r3, r2, #31
   15f50:	str	r1, [sp]
   15f54:	str	r2, [ip, #144]	; 0x90
   15f58:	ldr	r1, [r0, #8]
   15f5c:	ldr	r5, [sl]
   15f60:	blx	r1
   15f64:	ldr	r6, [sp, #28]
   15f68:	add	ip, sp, #32768	; 0x8000
   15f6c:	add	ip, ip, #184	; 0xb8
   15f70:	mov	r1, r4
   15f74:	mov	r2, #32768	; 0x8000
   15f78:	mov	r3, #0
   15f7c:	ldr	r0, [ip, r6]
   15f80:	ldr	ip, [r0, #20]
   15f84:	blx	ip
   15f88:	add	lr, sp, #32768	; 0x8000
   15f8c:	str	r4, [fp]
   15f90:	str	r4, [lr, #128]	; 0x80
   15f94:	str	r0, [lr, #152]	; 0x98
   15f98:	add	r0, r4, r0
   15f9c:	str	r0, [lr, #136]	; 0x88
   15fa0:	b	159c4 <ftello64@plt+0x4c7c>
   15fa4:	add	r0, sp, #124	; 0x7c
   15fa8:	mov	r1, #8
   15fac:	bl	12ce4 <ftello64@plt+0x1f9c>
   15fb0:	uxtb	r7, r0
   15fb4:	cmp	r7, #0
   15fb8:	beq	161d4 <ftello64@plt+0x548c>
   15fbc:	mov	r0, r7
   15fc0:	mov	r1, #12
   15fc4:	strb	r7, [r9, #20]
   15fc8:	bl	10b68 <calloc@plt>
   15fcc:	ldr	r1, [sp, #68]	; 0x44
   15fd0:	mov	r2, #6
   15fd4:	str	r0, [r9, #24]
   15fd8:	mov	r5, r0
   15fdc:	bl	10c04 <__strcpy_chk@plt>
   15fe0:	add	r0, r5, #6
   15fe4:	ldr	r1, [sp, #24]
   15fe8:	mov	r2, #5
   15fec:	bl	10c04 <__strcpy_chk@plt>
   15ff0:	cmp	r7, r6
   15ff4:	strb	r4, [r5, #11]
   15ff8:	movne	r7, #0
   15ffc:	movne	r4, #12
   16000:	beq	15aec <ftello64@plt+0x4da4>
   16004:	add	r5, r5, r4
   16008:	mov	r8, #0
   1600c:	add	r0, sp, #124	; 0x7c
   16010:	mov	r1, #8
   16014:	bl	12ce4 <ftello64@plt+0x1f9c>
   16018:	strb	r0, [r5, r8]
   1601c:	add	r8, r8, #1
   16020:	cmp	r8, #5
   16024:	bne	1600c <ftello64@plt+0x52c4>
   16028:	ldr	r3, [r9, #24]
   1602c:	mov	r8, #0
   16030:	add	r3, r3, r4
   16034:	strb	r7, [r3, #5]
   16038:	ldr	r5, [r9, #24]
   1603c:	add	r5, r5, r4
   16040:	add	r5, r5, #6
   16044:	add	r0, sp, #124	; 0x7c
   16048:	mov	r1, #8
   1604c:	bl	12ce4 <ftello64@plt+0x1f9c>
   16050:	strb	r0, [r5, r8]
   16054:	add	r8, r8, #1
   16058:	cmp	r8, #4
   1605c:	bne	16044 <ftello64@plt+0x52fc>
   16060:	ldr	r3, [r9, #24]
   16064:	mov	r2, r8
   16068:	movw	r1, #51188	; 0xc7f4
   1606c:	movt	r1, #1
   16070:	add	r3, r3, r4
   16074:	strb	r7, [r3, #10]
   16078:	ldr	r5, [r9, #24]
   1607c:	add	r5, r5, r4
   16080:	add	r8, r5, #6
   16084:	mov	r0, r8
   16088:	bl	10bb0 <memcmp@plt>
   1608c:	cmp	r0, #0
   16090:	bne	160c0 <ftello64@plt+0x5378>
   16094:	add	r0, sp, #124	; 0x7c
   16098:	mov	r1, #8
   1609c:	bl	12ce4 <ftello64@plt+0x1f9c>
   160a0:	add	r6, r6, #1
   160a4:	add	r4, r4, #12
   160a8:	strb	r0, [r5, #11]
   160ac:	ldrb	r3, [r9, #20]
   160b0:	cmp	r6, r3
   160b4:	bge	15aec <ftello64@plt+0x4da4>
   160b8:	ldr	r5, [r9, #24]
   160bc:	b	16004 <ftello64@plt+0x52bc>
   160c0:	ldr	ip, [sp, #16]
   160c4:	mov	r3, r8
   160c8:	movw	r2, #51196	; 0xc7fc
   160cc:	mov	r1, #1
   160d0:	movt	r2, #1
   160d4:	ldr	r0, [ip]
   160d8:	bl	10cdc <__fprintf_chk@plt>
   160dc:	ldr	r5, [r9, #24]
   160e0:	add	r5, r5, r4
   160e4:	b	16094 <ftello64@plt+0x534c>
   160e8:	ldr	r4, [sp, #16]
   160ec:	movw	r2, #51196	; 0xc7fc
   160f0:	mov	r1, #1
   160f4:	movt	r2, #1
   160f8:	ldr	r3, [sp, #24]
   160fc:	ldr	r0, [r4]
   16100:	bl	10cdc <__fprintf_chk@plt>
   16104:	b	159a8 <ftello64@plt+0x4c60>
   16108:	ldr	r4, [sp, #16]
   1610c:	movw	r2, #51496	; 0xc928
   16110:	mov	r1, #1
   16114:	movt	r2, #1
   16118:	ldr	r0, [r4]
   1611c:	bl	10cdc <__fprintf_chk@plt>
   16120:	b	158f8 <ftello64@plt+0x4bb0>
   16124:	ldr	r5, [sp, #28]
   16128:	add	r6, sp, #32768	; 0x8000
   1612c:	add	r6, r6, #184	; 0xb8
   16130:	mov	r1, #0
   16134:	mov	r2, r4
   16138:	asr	r3, r4, #31
   1613c:	ldr	r0, [r6, r5]
   16140:	add	r5, sp, #128	; 0x80
   16144:	str	r1, [sp]
   16148:	ldr	r1, [r0, #8]
   1614c:	blx	r1
   16150:	ldr	r6, [sp, #28]
   16154:	add	ip, sp, #32768	; 0x8000
   16158:	add	lr, sp, #32768	; 0x8000
   1615c:	add	ip, ip, #184	; 0xb8
   16160:	mov	r2, #32768	; 0x8000
   16164:	mov	r3, #0
   16168:	str	r4, [lr, #144]	; 0x90
   1616c:	ldr	r0, [ip, r6]
   16170:	mov	r1, r5
   16174:	ldr	ip, [r0, #20]
   16178:	blx	ip
   1617c:	add	r1, sp, #32768	; 0x8000
   16180:	mov	r3, #8
   16184:	str	r5, [r1, #128]	; 0x80
   16188:	add	r2, r5, r0
   1618c:	str	r0, [r1, #152]	; 0x98
   16190:	str	r2, [r1, #136]	; 0x88
   16194:	str	r5, [fp]
   16198:	str	r3, [sl]
   1619c:	b	15b90 <ftello64@plt+0x4e48>
   161a0:	add	lr, sp, #32768	; 0x8000
   161a4:	ldr	ip, [sp, #28]
   161a8:	add	lr, lr, #184	; 0xb8
   161ac:	add	r4, sp, #32768	; 0x8000
   161b0:	mov	r1, #0
   161b4:	mov	r2, #0
   161b8:	ldr	r0, [lr, ip]
   161bc:	mov	r3, #0
   161c0:	str	r1, [sp]
   161c4:	str	r1, [r4, #144]	; 0x90
   161c8:	ldr	r1, [r0, #8]
   161cc:	blx	r1
   161d0:	b	15b48 <ftello64@plt+0x4e00>
   161d4:	strb	r6, [r9, #20]
   161d8:	b	15ab8 <ftello64@plt+0x4d70>
   161dc:	add	r0, sp, #32768	; 0x8000
   161e0:	ldr	r3, [r0, #144]	; 0x90
   161e4:	cmp	r4, r3
   161e8:	blt	166a4 <ftello64@plt+0x595c>
   161ec:	add	r2, r3, #32512	; 0x7f00
   161f0:	add	r2, r2, #255	; 0xff
   161f4:	cmp	r4, r2
   161f8:	bgt	166a4 <ftello64@plt+0x595c>
   161fc:	add	r5, sp, #32768	; 0x8000
   16200:	rsb	r3, r3, r4
   16204:	mov	r1, #8
   16208:	str	r1, [sl]
   1620c:	ldr	r2, [r5, #128]	; 0x80
   16210:	add	r3, r2, r3
   16214:	str	r3, [fp]
   16218:	b	15648 <ftello64@plt+0x4900>
   1621c:	add	lr, sp, #32768	; 0x8000
   16220:	add	r6, sp, #32768	; 0x8000
   16224:	add	r6, r6, #184	; 0xb8
   16228:	mov	r1, #0
   1622c:	ldr	ip, [lr, #128]	; 0x80
   16230:	add	r5, sp, #128	; 0x80
   16234:	ldr	r2, [lr, #144]	; 0x90
   16238:	ldr	r0, [r6, r4]
   1623c:	rsb	r3, ip, r3
   16240:	add	r2, r3, r2
   16244:	str	r1, [sp]
   16248:	str	r2, [lr, #144]	; 0x90
   1624c:	asr	r3, r2, #31
   16250:	ldr	r1, [r0, #8]
   16254:	ldr	r6, [sl]
   16258:	blx	r1
   1625c:	add	ip, sp, #32768	; 0x8000
   16260:	mov	r2, #32768	; 0x8000
   16264:	add	ip, ip, #184	; 0xb8
   16268:	mov	r1, r5
   1626c:	mov	r3, #0
   16270:	ldr	r0, [ip, r4]
   16274:	ldr	ip, [r0, #20]
   16278:	blx	ip
   1627c:	add	lr, sp, #32768	; 0x8000
   16280:	mov	r2, r6
   16284:	str	r5, [fp]
   16288:	str	r5, [lr, #128]	; 0x80
   1628c:	str	r0, [lr, #152]	; 0x98
   16290:	add	r0, r5, r0
   16294:	str	r0, [lr, #136]	; 0x88
   16298:	b	15794 <ftello64@plt+0x4a4c>
   1629c:	add	ip, sp, #32768	; 0x8000
   162a0:	add	r2, r5, r2
   162a4:	add	ip, ip, #184	; 0xb8
   162a8:	str	r2, [lr, #144]	; 0x90
   162ac:	mov	r3, #0
   162b0:	ldr	r0, [ip, r4]
   162b4:	str	r3, [sp]
   162b8:	asr	r3, r2, #31
   162bc:	ldr	r1, [r0, #8]
   162c0:	blx	r1
   162c4:	add	lr, sp, #32768	; 0x8000
   162c8:	add	lr, lr, #184	; 0xb8
   162cc:	mov	r2, #32768	; 0x8000
   162d0:	mov	r3, #0
   162d4:	ldr	r0, [lr, r4]
   162d8:	add	r4, sp, #128	; 0x80
   162dc:	mov	r1, r4
   162e0:	ldr	ip, [r0, #20]
   162e4:	blx	ip
   162e8:	add	r2, sp, #32768	; 0x8000
   162ec:	str	r4, [fp]
   162f0:	str	r4, [r2, #128]	; 0x80
   162f4:	add	r3, r4, r0
   162f8:	str	r0, [r2, #152]	; 0x98
   162fc:	str	r3, [r2, #136]	; 0x88
   16300:	b	1571c <ftello64@plt+0x49d4>
   16304:	add	ip, sp, #32768	; 0x8000
   16308:	ldr	r3, [ip, #144]	; 0x90
   1630c:	cmp	r4, r3
   16310:	blt	168d4 <ftello64@plt+0x5b8c>
   16314:	add	r2, r3, #32512	; 0x7f00
   16318:	add	r2, r2, #255	; 0xff
   1631c:	cmp	r4, r2
   16320:	bgt	168d4 <ftello64@plt+0x5b8c>
   16324:	add	r5, sp, #32768	; 0x8000
   16328:	rsb	r3, r3, r4
   1632c:	mov	r1, #8
   16330:	str	r1, [sl]
   16334:	ldr	r2, [r5, #128]	; 0x80
   16338:	add	r3, r2, r3
   1633c:	str	r3, [fp]
   16340:	b	15c88 <ftello64@plt+0x4f40>
   16344:	add	lr, sp, #32768	; 0x8000
   16348:	add	r6, sp, #32768	; 0x8000
   1634c:	add	r6, r6, #184	; 0xb8
   16350:	mov	r1, #0
   16354:	ldr	ip, [lr, #128]	; 0x80
   16358:	add	r5, sp, #128	; 0x80
   1635c:	ldr	r2, [lr, #144]	; 0x90
   16360:	ldr	r0, [r6, r4]
   16364:	rsb	r3, ip, r3
   16368:	add	r2, r3, r2
   1636c:	str	r1, [sp]
   16370:	str	r2, [lr, #144]	; 0x90
   16374:	asr	r3, r2, #31
   16378:	ldr	r1, [r0, #8]
   1637c:	ldr	r6, [sl]
   16380:	blx	r1
   16384:	add	ip, sp, #32768	; 0x8000
   16388:	mov	r2, #32768	; 0x8000
   1638c:	add	ip, ip, #184	; 0xb8
   16390:	mov	r1, r5
   16394:	mov	r3, #0
   16398:	ldr	r0, [ip, r4]
   1639c:	ldr	ip, [r0, #20]
   163a0:	blx	ip
   163a4:	add	lr, sp, #32768	; 0x8000
   163a8:	mov	r2, r6
   163ac:	str	r5, [fp]
   163b0:	str	r5, [lr, #128]	; 0x80
   163b4:	str	r0, [lr, #152]	; 0x98
   163b8:	add	r0, r5, r0
   163bc:	str	r0, [lr, #136]	; 0x88
   163c0:	b	15814 <ftello64@plt+0x4acc>
   163c4:	mov	r1, #32
   163c8:	add	r5, sp, #128	; 0x80
   163cc:	bl	10b68 <calloc@plt>
   163d0:	movw	r6, #32708	; 0x7fc4
   163d4:	str	r5, [sp, #12]
   163d8:	mov	r7, #0
   163dc:	movt	r6, #65535	; 0xffff
   163e0:	str	r9, [sp, #104]	; 0x68
   163e4:	str	r4, [sp, #44]	; 0x2c
   163e8:	mov	r8, r0
   163ec:	mov	r5, r0
   163f0:	b	16450 <ftello64@plt+0x5708>
   163f4:	ldr	r9, [sl]
   163f8:	sub	r3, r9, #8
   163fc:	str	r3, [sl]
   16400:	cmp	r3, #0
   16404:	bgt	16430 <ftello64@plt+0x56e8>
   16408:	rsb	r9, r9, #16
   1640c:	ldr	r1, [fp]
   16410:	add	r2, r9, #7
   16414:	cmp	r9, #0
   16418:	movlt	r9, r2
   1641c:	asr	r2, r9, #3
   16420:	add	r1, r1, r2
   16424:	str	r1, [fp]
   16428:	add	r3, r3, r2, lsl #3
   1642c:	str	r3, [sl]
   16430:	cmp	r0, #0
   16434:	bne	16514 <ftello64@plt+0x57cc>
   16438:	ldr	ip, [sp, #44]	; 0x2c
   1643c:	add	r7, r7, #1
   16440:	add	r5, r5, #32
   16444:	ldrb	r3, [ip, #-24]	; 0xffffffe8
   16448:	cmp	r7, r3
   1644c:	bge	16840 <ftello64@plt+0x5af8>
   16450:	add	r0, sp, #124	; 0x7c
   16454:	mov	r1, r5
   16458:	bl	12e60 <ftello64@plt+0x2118>
   1645c:	cmp	r0, #0
   16460:	beq	16794 <ftello64@plt+0x5a4c>
   16464:	mov	r1, #8
   16468:	add	r0, sp, #124	; 0x7c
   1646c:	bl	12ce4 <ftello64@plt+0x1f9c>
   16470:	add	ip, sp, #32768	; 0x8000
   16474:	ldr	r3, [fp]
   16478:	ldr	r1, [ip, #136]	; 0x88
   1647c:	add	r2, r3, #1
   16480:	cmp	r1, r2
   16484:	uxtb	r0, r0
   16488:	strb	r0, [r8, #13]
   1648c:	bhi	163f4 <ftello64@plt+0x56ac>
   16490:	add	lr, sp, #32768	; 0x8000
   16494:	add	r4, sp, #32768	; 0x8000
   16498:	add	r4, r4, #184	; 0xb8
   1649c:	mov	ip, #0
   164a0:	ldr	r1, [lr, #128]	; 0x80
   164a4:	ldr	r2, [lr, #144]	; 0x90
   164a8:	ldr	r0, [r4, r6]
   164ac:	rsb	r3, r1, r3
   164b0:	add	r2, r3, r2
   164b4:	str	ip, [sp]
   164b8:	str	r2, [lr, #144]	; 0x90
   164bc:	asr	r3, r2, #31
   164c0:	ldr	r1, [r0, #8]
   164c4:	ldr	r9, [sl]
   164c8:	blx	r1
   164cc:	add	lr, sp, #32768	; 0x8000
   164d0:	mov	r3, #0
   164d4:	add	lr, lr, #184	; 0xb8
   164d8:	ldr	r1, [sp, #12]
   164dc:	mov	r2, #32768	; 0x8000
   164e0:	ldr	r0, [lr, r6]
   164e4:	ldr	ip, [r0, #20]
   164e8:	blx	ip
   164ec:	ldr	r4, [sp, #12]
   164f0:	add	r1, sp, #32768	; 0x8000
   164f4:	str	r4, [fp]
   164f8:	str	r4, [r1, #128]	; 0x80
   164fc:	mov	r3, r0
   16500:	ldrb	r0, [r8, #13]
   16504:	str	r3, [r1, #152]	; 0x98
   16508:	add	r3, r4, r3
   1650c:	str	r3, [r1, #136]	; 0x88
   16510:	b	163f8 <ftello64@plt+0x56b0>
   16514:	mov	r1, #1
   16518:	mov	r9, #0
   1651c:	bl	10b68 <calloc@plt>
   16520:	mov	r4, r0
   16524:	str	r0, [r8, #16]
   16528:	b	16530 <ftello64@plt+0x57e8>
   1652c:	ldr	r4, [r8, #16]
   16530:	add	r0, sp, #124	; 0x7c
   16534:	mov	r1, #8
   16538:	bl	12ce4 <ftello64@plt+0x1f9c>
   1653c:	strb	r0, [r4, r9]
   16540:	add	r9, r9, #1
   16544:	ldrb	r3, [r8, #13]
   16548:	cmp	r9, r3
   1654c:	blt	1652c <ftello64@plt+0x57e4>
   16550:	tst	r3, #1
   16554:	beq	16438 <ftello64@plt+0x56f0>
   16558:	add	ip, sp, #32768	; 0x8000
   1655c:	ldr	r3, [fp]
   16560:	ldr	r1, [ip, #136]	; 0x88
   16564:	add	r2, r3, #1
   16568:	cmp	r1, r2
   1656c:	bls	16abc <ftello64@plt+0x5d74>
   16570:	ldr	r2, [sl]
   16574:	sub	r3, r2, #8
   16578:	str	r3, [sl]
   1657c:	cmp	r3, #0
   16580:	bgt	16438 <ftello64@plt+0x56f0>
   16584:	rsb	r2, r2, #16
   16588:	ldr	r1, [fp]
   1658c:	add	r0, r2, #7
   16590:	cmp	r2, #0
   16594:	movlt	r2, r0
   16598:	asr	r2, r2, #3
   1659c:	add	r1, r1, r2
   165a0:	str	r1, [fp]
   165a4:	add	r3, r3, r2, lsl #3
   165a8:	str	r3, [sl]
   165ac:	b	16438 <ftello64@plt+0x56f0>
   165b0:	mov	r1, #32
   165b4:	mov	r6, #0
   165b8:	bl	10b68 <calloc@plt>
   165bc:	mov	r5, r0
   165c0:	mov	r7, r0
   165c4:	b	165dc <ftello64@plt+0x5894>
   165c8:	ldrb	r3, [r4, #-25]	; 0xffffffe7
   165cc:	add	r6, r6, #1
   165d0:	add	r7, r7, #32
   165d4:	cmp	r6, r3
   165d8:	bge	14b8c <ftello64@plt+0x3e44>
   165dc:	add	r0, sp, #124	; 0x7c
   165e0:	mov	r1, r7
   165e4:	bl	12e60 <ftello64@plt+0x2118>
   165e8:	cmp	r0, #0
   165ec:	bne	165c8 <ftello64@plt+0x5880>
   165f0:	movw	r4, #53924	; 0xd2a4
   165f4:	movt	r4, #2
   165f8:	mov	r0, r5
   165fc:	bl	10b98 <free@plt>
   16600:	ldr	r0, [r4]
   16604:	movw	r2, #51356	; 0xc89c
   16608:	mov	r1, #1
   1660c:	movt	r2, #1
   16610:	bl	10cdc <__fprintf_chk@plt>
   16614:	b	14b3c <ftello64@plt+0x3df4>
   16618:	ldr	ip, [sp, #16]
   1661c:	movw	r2, #51460	; 0xc904
   16620:	mov	r1, #1
   16624:	movt	r2, #1
   16628:	ldr	r0, [ip]
   1662c:	bl	10cdc <__fprintf_chk@plt>
   16630:	b	156d0 <ftello64@plt+0x4988>
   16634:	add	lr, sp, #32768	; 0x8000
   16638:	ldr	r2, [lr, #144]	; 0x90
   1663c:	cmp	r4, r2
   16640:	blt	1684c <ftello64@plt+0x5b04>
   16644:	add	r1, r2, #32512	; 0x7f00
   16648:	add	r1, r1, #255	; 0xff
   1664c:	cmp	r4, r1
   16650:	bgt	1684c <ftello64@plt+0x5b04>
   16654:	add	r5, sp, #32768	; 0x8000
   16658:	rsb	r2, r2, r4
   1665c:	mov	r1, #8
   16660:	str	r1, [sl]
   16664:	ldr	r0, [r5, #128]	; 0x80
   16668:	add	r2, r0, r2
   1666c:	str	r2, [fp]
   16670:	b	15584 <ftello64@plt+0x483c>
   16674:	movw	r4, #53924	; 0xd2a4
   16678:	movt	r4, #2
   1667c:	mov	r0, r8
   16680:	bl	10b98 <free@plt>
   16684:	ldr	r0, [r4]
   16688:	movw	r2, #51420	; 0xc8dc
   1668c:	mov	r1, #1
   16690:	movt	r2, #1
   16694:	bl	10cdc <__fprintf_chk@plt>
   16698:	b	14b3c <ftello64@plt+0x3df4>
   1669c:	ldr	r9, [sp, #104]	; 0x68
   166a0:	b	154ac <ftello64@plt+0x4764>
   166a4:	add	r6, sp, #32768	; 0x8000
   166a8:	movw	r5, #32708	; 0x7fc4
   166ac:	add	r6, r6, #184	; 0xb8
   166b0:	movt	r5, #65535	; 0xffff
   166b4:	mov	r2, r4
   166b8:	asr	r3, r4, #31
   166bc:	ldr	r1, [r6, r5]
   166c0:	mov	r0, #0
   166c4:	str	r0, [sp]
   166c8:	add	r6, sp, #128	; 0x80
   166cc:	mov	r0, r1
   166d0:	ldr	r1, [r1, #8]
   166d4:	blx	r1
   166d8:	add	lr, sp, #32768	; 0x8000
   166dc:	add	lr, lr, #184	; 0xb8
   166e0:	add	r1, sp, #32768	; 0x8000
   166e4:	mov	r2, #32768	; 0x8000
   166e8:	mov	r3, #0
   166ec:	ldr	r0, [lr, r5]
   166f0:	str	r4, [r1, #144]	; 0x90
   166f4:	mov	r1, r6
   166f8:	add	r4, sp, #32768	; 0x8000
   166fc:	ldr	ip, [r0, #20]
   16700:	blx	ip
   16704:	add	r2, sp, #32768	; 0x8000
   16708:	add	r3, sp, #32768	; 0x8000
   1670c:	str	r6, [fp]
   16710:	str	r6, [r2, #128]	; 0x80
   16714:	str	r0, [r3, #152]	; 0x98
   16718:	add	r2, r6, r0
   1671c:	mov	r3, #8
   16720:	str	r2, [r4, #136]	; 0x88
   16724:	str	r3, [sl]
   16728:	b	15648 <ftello64@plt+0x4900>
   1672c:	add	r4, sp, #32768	; 0x8000
   16730:	movw	r0, #32708	; 0x7fc4
   16734:	add	r4, r4, #184	; 0xb8
   16738:	movt	r0, #65535	; 0xffff
   1673c:	add	r5, sp, #32768	; 0x8000
   16740:	mov	r1, #0
   16744:	ldr	r0, [r4, r0]
   16748:	mov	r2, #0
   1674c:	str	r1, [sp]
   16750:	mov	r3, #0
   16754:	str	r1, [r5, #144]	; 0x90
   16758:	ldr	r1, [r0, #8]
   1675c:	blx	r1
   16760:	b	155fc <ftello64@plt+0x48b4>
   16764:	add	ip, sp, #32768	; 0x8000
   16768:	add	lr, sp, #32768	; 0x8000
   1676c:	add	ip, ip, #184	; 0xb8
   16770:	mov	r1, #0
   16774:	mov	r2, #0
   16778:	ldr	r0, [ip, r3]
   1677c:	mov	r3, #0
   16780:	str	r1, [sp]
   16784:	str	r1, [lr, #144]	; 0x90
   16788:	ldr	r1, [r0, #8]
   1678c:	blx	r1
   16790:	b	15c3c <ftello64@plt+0x4ef4>
   16794:	movw	r4, #53924	; 0xd2a4
   16798:	movt	r4, #2
   1679c:	mov	r0, r8
   167a0:	bl	10b98 <free@plt>
   167a4:	ldr	r0, [r4]
   167a8:	movw	r2, #51380	; 0xc8b4
   167ac:	mov	r1, #1
   167b0:	movt	r2, #1
   167b4:	bl	10cdc <__fprintf_chk@plt>
   167b8:	b	14b3c <ftello64@plt+0x3df4>
   167bc:	add	lr, sp, #32768	; 0x8000
   167c0:	mov	r1, #0
   167c4:	add	r6, sp, #128	; 0x80
   167c8:	ldr	ip, [lr, #128]	; 0x80
   167cc:	ldr	r2, [lr, #144]	; 0x90
   167d0:	add	lr, sp, #32768	; 0x8000
   167d4:	add	lr, lr, #184	; 0xb8
   167d8:	rsb	r3, ip, r3
   167dc:	add	r2, r3, r2
   167e0:	ldr	r0, [lr, r5]
   167e4:	str	r1, [sp]
   167e8:	add	r1, sp, #32768	; 0x8000
   167ec:	asr	r3, r2, #31
   167f0:	ldr	r7, [sl]
   167f4:	str	r2, [r1, #144]	; 0x90
   167f8:	ldr	r1, [r0, #8]
   167fc:	blx	r1
   16800:	add	r2, sp, #32768	; 0x8000
   16804:	add	r2, r2, #184	; 0xb8
   16808:	mov	r3, #0
   1680c:	mov	r1, r6
   16810:	ldr	r0, [r2, r5]
   16814:	mov	r2, #32768	; 0x8000
   16818:	ldr	ip, [r0, #20]
   1681c:	blx	ip
   16820:	add	r3, sp, #32768	; 0x8000
   16824:	mov	r2, r7
   16828:	str	r6, [fp]
   1682c:	str	r6, [r3, #128]	; 0x80
   16830:	str	r0, [r3, #152]	; 0x98
   16834:	add	r0, r6, r0
   16838:	str	r0, [r3, #136]	; 0x88
   1683c:	b	15224 <ftello64@plt+0x44dc>
   16840:	ldr	r9, [sp, #104]	; 0x68
   16844:	mov	r4, ip
   16848:	b	14ba0 <ftello64@plt+0x3e58>
   1684c:	add	r6, sp, #32768	; 0x8000
   16850:	movw	r5, #32708	; 0x7fc4
   16854:	add	r6, r6, #184	; 0xb8
   16858:	movt	r5, #65535	; 0xffff
   1685c:	mov	r2, r4
   16860:	asr	r3, r4, #31
   16864:	ldr	r1, [r6, r5]
   16868:	mov	r0, #0
   1686c:	str	r0, [sp]
   16870:	add	r6, sp, #128	; 0x80
   16874:	mov	r0, r1
   16878:	ldr	r1, [r1, #8]
   1687c:	blx	r1
   16880:	add	lr, sp, #32768	; 0x8000
   16884:	add	lr, lr, #184	; 0xb8
   16888:	add	r1, sp, #32768	; 0x8000
   1688c:	mov	r2, #32768	; 0x8000
   16890:	mov	r3, #0
   16894:	ldr	r0, [lr, r5]
   16898:	str	r4, [r1, #144]	; 0x90
   1689c:	mov	r1, r6
   168a0:	add	r4, sp, #32768	; 0x8000
   168a4:	ldr	ip, [r0, #20]
   168a8:	blx	ip
   168ac:	add	r2, sp, #32768	; 0x8000
   168b0:	str	r6, [fp]
   168b4:	str	r6, [r2, #128]	; 0x80
   168b8:	add	r3, r6, r0
   168bc:	str	r0, [r2, #152]	; 0x98
   168c0:	str	r3, [r4, #136]	; 0x88
   168c4:	mov	r2, #8
   168c8:	ldr	r3, [r7]
   168cc:	str	r2, [sl]
   168d0:	b	15584 <ftello64@plt+0x483c>
   168d4:	add	lr, sp, #32768	; 0x8000
   168d8:	movw	r5, #32708	; 0x7fc4
   168dc:	add	lr, lr, #184	; 0xb8
   168e0:	movt	r5, #65535	; 0xffff
   168e4:	mov	r2, r4
   168e8:	asr	r3, r4, #31
   168ec:	ldr	r1, [lr, r5]
   168f0:	mov	r0, #0
   168f4:	str	r0, [sp]
   168f8:	add	r6, sp, #128	; 0x80
   168fc:	mov	r0, r1
   16900:	ldr	r1, [r1, #8]
   16904:	blx	r1
   16908:	add	lr, sp, #32768	; 0x8000
   1690c:	add	lr, lr, #184	; 0xb8
   16910:	add	r1, sp, #32768	; 0x8000
   16914:	mov	r2, #32768	; 0x8000
   16918:	mov	r3, #0
   1691c:	ldr	r0, [lr, r5]
   16920:	str	r4, [r1, #144]	; 0x90
   16924:	mov	r1, r6
   16928:	add	r4, sp, #32768	; 0x8000
   1692c:	ldr	ip, [r0, #20]
   16930:	blx	ip
   16934:	add	r2, sp, #32768	; 0x8000
   16938:	add	r3, sp, #32768	; 0x8000
   1693c:	str	r6, [fp]
   16940:	str	r6, [r2, #128]	; 0x80
   16944:	str	r0, [r3, #152]	; 0x98
   16948:	add	r2, r6, r0
   1694c:	mov	r3, #8
   16950:	str	r2, [r4, #136]	; 0x88
   16954:	str	r3, [sl]
   16958:	b	15c88 <ftello64@plt+0x4f40>
   1695c:	add	r3, sp, #32768	; 0x8000
   16960:	add	r4, sp, #32768	; 0x8000
   16964:	add	r3, r3, #184	; 0xb8
   16968:	mov	r1, #0
   1696c:	ldr	r0, [r3, r2]
   16970:	mov	r2, #0
   16974:	str	r1, [sp]
   16978:	mov	r3, #0
   1697c:	str	r1, [r4, #144]	; 0x90
   16980:	ldr	r1, [r0, #8]
   16984:	blx	r1
   16988:	b	15534 <ftello64@plt+0x47ec>
   1698c:	add	r0, sp, #32768	; 0x8000
   16990:	add	ip, sp, #32768	; 0x8000
   16994:	add	ip, ip, #184	; 0xb8
   16998:	mov	lr, #0
   1699c:	ldr	r1, [r0, #128]	; 0x80
   169a0:	ldr	r2, [r0, #144]	; 0x90
   169a4:	rsb	r3, r1, r3
   169a8:	ldr	r0, [ip, r6]
   169ac:	add	r2, r3, r2
   169b0:	add	r1, sp, #32768	; 0x8000
   169b4:	str	lr, [sp]
   169b8:	asr	r3, r2, #31
   169bc:	str	r2, [r1, #144]	; 0x90
   169c0:	ldr	r1, [r0, #8]
   169c4:	ldr	r9, [sl]
   169c8:	blx	r1
   169cc:	add	r2, sp, #32768	; 0x8000
   169d0:	mov	r3, #0
   169d4:	add	r2, r2, #184	; 0xb8
   169d8:	mov	r1, r5
   169dc:	ldr	r0, [r2, r6]
   169e0:	mov	r2, #32768	; 0x8000
   169e4:	ldr	ip, [r0, #20]
   169e8:	blx	ip
   169ec:	add	r3, sp, #32768	; 0x8000
   169f0:	mov	r2, r9
   169f4:	str	r5, [fp]
   169f8:	str	r5, [r3, #128]	; 0x80
   169fc:	str	r0, [r3, #152]	; 0x98
   16a00:	add	r0, r5, r0
   16a04:	str	r0, [r3, #136]	; 0x88
   16a08:	b	14dd8 <ftello64@plt+0x4090>
   16a0c:	add	ip, sp, #32768	; 0x8000
   16a10:	add	lr, sp, #32768	; 0x8000
   16a14:	add	ip, ip, #184	; 0xb8
   16a18:	mov	r1, #0
   16a1c:	mov	r2, #0
   16a20:	ldr	r0, [ip, r3]
   16a24:	mov	r3, #0
   16a28:	str	r1, [sp]
   16a2c:	str	r1, [lr, #144]	; 0x90
   16a30:	ldr	r1, [r0, #8]
   16a34:	blx	r1
   16a38:	b	15d14 <ftello64@plt+0x4fcc>
   16a3c:	add	r4, sp, #32768	; 0x8000
   16a40:	movw	r0, #32708	; 0x7fc4
   16a44:	add	r4, r4, #184	; 0xb8
   16a48:	movt	r0, #65535	; 0xffff
   16a4c:	add	r5, sp, #32768	; 0x8000
   16a50:	mov	r1, #0
   16a54:	ldr	r0, [r4, r0]
   16a58:	mov	r2, #0
   16a5c:	str	r1, [sp]
   16a60:	mov	r3, #0
   16a64:	str	r1, [r5, #144]	; 0x90
   16a68:	ldr	r1, [r0, #8]
   16a6c:	blx	r1
   16a70:	b	143f0 <ftello64@plt+0x36a8>
   16a74:	add	ip, sp, #32768	; 0x8000
   16a78:	ldr	r2, [ip, #144]	; 0x90
   16a7c:	cmp	r4, r2
   16a80:	blt	16bbc <ftello64@plt+0x5e74>
   16a84:	add	r3, r2, #32512	; 0x7f00
   16a88:	add	r3, r3, #255	; 0xff
   16a8c:	cmp	r4, r3
   16a90:	bgt	16bbc <ftello64@plt+0x5e74>
   16a94:	add	ip, sp, #32768	; 0x8000
   16a98:	rsb	r4, r2, r4
   16a9c:	mov	r1, #8
   16aa0:	ldr	r3, [ip, #128]	; 0x80
   16aa4:	str	r1, [ip, #140]	; 0x8c
   16aa8:	add	r3, r3, r4
   16aac:	ldr	r2, [ip, #136]	; 0x88
   16ab0:	add	r1, r3, #4
   16ab4:	str	r3, [ip, #132]	; 0x84
   16ab8:	b	15d68 <ftello64@plt+0x5020>
   16abc:	add	lr, sp, #32768	; 0x8000
   16ac0:	add	r4, sp, #32768	; 0x8000
   16ac4:	add	r4, r4, #184	; 0xb8
   16ac8:	mov	ip, #0
   16acc:	ldr	r1, [lr, #128]	; 0x80
   16ad0:	ldr	r2, [lr, #144]	; 0x90
   16ad4:	ldr	r0, [r4, r6]
   16ad8:	rsb	r3, r1, r3
   16adc:	add	r2, r3, r2
   16ae0:	str	ip, [sp]
   16ae4:	str	r2, [lr, #144]	; 0x90
   16ae8:	asr	r3, r2, #31
   16aec:	ldr	r1, [r0, #8]
   16af0:	ldr	r9, [sl]
   16af4:	blx	r1
   16af8:	add	lr, sp, #32768	; 0x8000
   16afc:	mov	r2, #32768	; 0x8000
   16b00:	add	lr, lr, #184	; 0xb8
   16b04:	ldr	r1, [sp, #12]
   16b08:	mov	r3, #0
   16b0c:	ldr	r0, [lr, r6]
   16b10:	ldr	ip, [r0, #20]
   16b14:	blx	ip
   16b18:	ldr	r4, [sp, #12]
   16b1c:	add	r1, sp, #32768	; 0x8000
   16b20:	mov	r2, r9
   16b24:	str	r4, [r1, #128]	; 0x80
   16b28:	str	r4, [fp]
   16b2c:	str	r0, [r1, #152]	; 0x98
   16b30:	add	r0, r4, r0
   16b34:	str	r0, [r1, #136]	; 0x88
   16b38:	b	16574 <ftello64@plt+0x582c>
   16b3c:	add	r0, sp, #32768	; 0x8000
   16b40:	add	ip, sp, #32768	; 0x8000
   16b44:	add	ip, ip, #184	; 0xb8
   16b48:	mov	lr, #0
   16b4c:	ldr	r1, [r0, #128]	; 0x80
   16b50:	ldr	r2, [r0, #144]	; 0x90
   16b54:	rsb	r3, r1, r3
   16b58:	ldr	r0, [ip, r6]
   16b5c:	add	r2, r3, r2
   16b60:	add	r1, sp, #32768	; 0x8000
   16b64:	str	lr, [sp]
   16b68:	asr	r3, r2, #31
   16b6c:	str	r2, [r1, #144]	; 0x90
   16b70:	ldr	r1, [r0, #8]
   16b74:	ldr	r9, [sl]
   16b78:	blx	r1
   16b7c:	add	r2, sp, #32768	; 0x8000
   16b80:	mov	r3, #0
   16b84:	add	r2, r2, #184	; 0xb8
   16b88:	mov	r1, r5
   16b8c:	ldr	r0, [r2, r6]
   16b90:	mov	r2, #32768	; 0x8000
   16b94:	ldr	ip, [r0, #20]
   16b98:	blx	ip
   16b9c:	add	r3, sp, #32768	; 0x8000
   16ba0:	mov	r2, r9
   16ba4:	str	r5, [fp]
   16ba8:	str	r5, [r3, #128]	; 0x80
   16bac:	str	r0, [r3, #152]	; 0x98
   16bb0:	add	r0, r5, r0
   16bb4:	str	r0, [r3, #136]	; 0x88
   16bb8:	b	14ef8 <ftello64@plt+0x41b0>
   16bbc:	add	lr, sp, #32768	; 0x8000
   16bc0:	movw	r5, #32708	; 0x7fc4
   16bc4:	add	lr, lr, #184	; 0xb8
   16bc8:	movt	r5, #65535	; 0xffff
   16bcc:	mov	r0, #0
   16bd0:	mov	r2, r4
   16bd4:	ldr	r1, [lr, r5]
   16bd8:	asr	r3, r4, #31
   16bdc:	str	r0, [sp]
   16be0:	add	r6, sp, #128	; 0x80
   16be4:	mov	r0, r1
   16be8:	ldr	r1, [r1, #8]
   16bec:	blx	r1
   16bf0:	add	lr, sp, #32768	; 0x8000
   16bf4:	add	lr, lr, #184	; 0xb8
   16bf8:	add	r1, sp, #32768	; 0x8000
   16bfc:	mov	r2, #32768	; 0x8000
   16c00:	mov	r3, #0
   16c04:	ldr	r0, [lr, r5]
   16c08:	add	r5, sp, #32768	; 0x8000
   16c0c:	str	r4, [r1, #144]	; 0x90
   16c10:	mov	r1, r6
   16c14:	ldr	ip, [r0, #20]
   16c18:	blx	ip
   16c1c:	add	r2, sp, #32768	; 0x8000
   16c20:	add	r3, sp, #32768	; 0x8000
   16c24:	str	r6, [r5, #132]	; 0x84
   16c28:	str	r6, [r2, #128]	; 0x80
   16c2c:	add	r1, sp, #132	; 0x84
   16c30:	add	r2, r6, r0
   16c34:	str	r0, [r3, #152]	; 0x98
   16c38:	str	r2, [r5, #136]	; 0x88
   16c3c:	mov	r0, #8
   16c40:	mov	r3, r6
   16c44:	str	r0, [r5, #140]	; 0x8c
   16c48:	b	15d68 <ftello64@plt+0x5020>
   16c4c:	add	r0, sp, #32768	; 0x8000
   16c50:	ldr	r2, [r0, #144]	; 0x90
   16c54:	cmp	r4, r2
   16c58:	blt	16c94 <ftello64@plt+0x5f4c>
   16c5c:	add	r3, r2, #32512	; 0x7f00
   16c60:	add	r3, r3, #255	; 0xff
   16c64:	cmp	r4, r3
   16c68:	bgt	16c94 <ftello64@plt+0x5f4c>
   16c6c:	add	r6, sp, #32768	; 0x8000
   16c70:	rsb	r4, r2, r4
   16c74:	mov	r1, #8
   16c78:	ldr	r3, [r6, #128]	; 0x80
   16c7c:	str	r1, [r6, #140]	; 0x8c
   16c80:	add	r3, r3, r4
   16c84:	ldr	r2, [r6, #136]	; 0x88
   16c88:	add	r1, r3, #4
   16c8c:	str	r3, [r6, #132]	; 0x84
   16c90:	b	14444 <ftello64@plt+0x36fc>
   16c94:	add	r6, sp, #32768	; 0x8000
   16c98:	movw	r5, #32708	; 0x7fc4
   16c9c:	add	r6, r6, #184	; 0xb8
   16ca0:	movt	r5, #65535	; 0xffff
   16ca4:	mov	r2, r4
   16ca8:	asr	r3, r4, #31
   16cac:	ldr	r1, [r6, r5]
   16cb0:	mov	r0, #0
   16cb4:	str	r0, [sp]
   16cb8:	add	r6, sp, #128	; 0x80
   16cbc:	mov	r0, r1
   16cc0:	ldr	r1, [r1, #8]
   16cc4:	blx	r1
   16cc8:	add	lr, sp, #32768	; 0x8000
   16ccc:	add	lr, lr, #184	; 0xb8
   16cd0:	add	r1, sp, #32768	; 0x8000
   16cd4:	mov	r2, #32768	; 0x8000
   16cd8:	mov	r3, #0
   16cdc:	ldr	r0, [lr, r5]
   16ce0:	str	r4, [r1, #144]	; 0x90
   16ce4:	mov	r1, r6
   16ce8:	add	r4, sp, #32768	; 0x8000
   16cec:	ldr	ip, [r0, #20]
   16cf0:	blx	ip
   16cf4:	add	r2, sp, #32768	; 0x8000
   16cf8:	add	r3, sp, #32768	; 0x8000
   16cfc:	str	r6, [r4, #132]	; 0x84
   16d00:	str	r6, [r2, #128]	; 0x80
   16d04:	add	r1, sp, #132	; 0x84
   16d08:	add	r2, r6, r0
   16d0c:	str	r0, [r3, #152]	; 0x98
   16d10:	str	r2, [r4, #136]	; 0x88
   16d14:	mov	r0, #8
   16d18:	mov	r3, r6
   16d1c:	str	r0, [r4, #140]	; 0x8c
   16d20:	b	14444 <ftello64@plt+0x36fc>
   16d24:	add	lr, sp, #32768	; 0x8000
   16d28:	movw	r5, #32708	; 0x7fc4
   16d2c:	add	lr, lr, #184	; 0xb8
   16d30:	movt	r5, #65535	; 0xffff
   16d34:	mov	r2, r4
   16d38:	asr	r3, r4, #31
   16d3c:	ldr	r1, [lr, r5]
   16d40:	mov	r0, #0
   16d44:	str	r0, [sp]
   16d48:	add	r6, sp, #128	; 0x80
   16d4c:	mov	r0, r1
   16d50:	ldr	r1, [r1, #8]
   16d54:	blx	r1
   16d58:	add	lr, sp, #32768	; 0x8000
   16d5c:	add	lr, lr, #184	; 0xb8
   16d60:	add	r1, sp, #32768	; 0x8000
   16d64:	mov	r2, #32768	; 0x8000
   16d68:	mov	r3, #0
   16d6c:	ldr	r0, [lr, r5]
   16d70:	str	r4, [r1, #144]	; 0x90
   16d74:	mov	r1, r6
   16d78:	add	r4, sp, #32768	; 0x8000
   16d7c:	ldr	ip, [r0, #20]
   16d80:	blx	ip
   16d84:	add	r2, sp, #32768	; 0x8000
   16d88:	add	r3, sp, #32768	; 0x8000
   16d8c:	str	r6, [r4, #132]	; 0x84
   16d90:	str	r6, [r2, #128]	; 0x80
   16d94:	str	r0, [r3, #152]	; 0x98
   16d98:	add	r2, r6, r0
   16d9c:	mov	r3, #8
   16da0:	str	r2, [r4, #136]	; 0x88
   16da4:	str	r3, [r4, #140]	; 0x8c
   16da8:	ldr	r3, [r4, #148]	; 0x94
   16dac:	b	14398 <ftello64@plt+0x3650>
   16db0:	add	r6, sp, #32768	; 0x8000
   16db4:	sub	r3, r3, #32768	; 0x8000
   16db8:	add	r6, r6, #184	; 0xb8
   16dbc:	str	r3, [r5, #144]	; 0x90
   16dc0:	mov	r3, #0
   16dc4:	ldr	r0, [r6, r2]
   16dc8:	mov	r2, #2
   16dcc:	str	r2, [sp]
   16dd0:	mov	r2, #32768	; 0x8000
   16dd4:	ldr	r1, [r0, #8]
   16dd8:	blx	r1
   16ddc:	b	14300 <ftello64@plt+0x35b8>
   16de0:	rsb	r2, r2, #21
   16de4:	ldr	r1, [r0, #132]	; 0x84
   16de8:	cmp	r2, #0
   16dec:	add	r0, r2, #7
   16df0:	add	r4, sp, #32768	; 0x8000
   16df4:	movlt	r2, r0
   16df8:	asr	r2, r2, #3
   16dfc:	add	r1, r1, r2
   16e00:	str	r1, [r4, #132]	; 0x84
   16e04:	add	r3, r3, r2, lsl #3
   16e08:	str	r3, [r4, #140]	; 0x8c
   16e0c:	b	142ac <ftello64@plt+0x3564>
   16e10:	add	lr, sp, #32768	; 0x8000
   16e14:	add	r5, sp, #32768	; 0x8000
   16e18:	add	r5, r5, #184	; 0xb8
   16e1c:	mov	r1, #0
   16e20:	ldr	ip, [lr, #128]	; 0x80
   16e24:	add	r7, sp, #128	; 0x80
   16e28:	ldr	r2, [lr, #144]	; 0x90
   16e2c:	ldr	r0, [r5, r4]
   16e30:	rsb	r3, ip, r3
   16e34:	add	r2, r3, r2
   16e38:	str	r1, [sp]
   16e3c:	str	r2, [lr, #144]	; 0x90
   16e40:	asr	r3, r2, #31
   16e44:	ldr	r1, [r0, #8]
   16e48:	ldr	r5, [lr, #140]	; 0x8c
   16e4c:	blx	r1
   16e50:	add	ip, sp, #32768	; 0x8000
   16e54:	mov	r2, #32768	; 0x8000
   16e58:	add	ip, ip, #184	; 0xb8
   16e5c:	mov	r1, r7
   16e60:	mov	r3, #0
   16e64:	ldr	r0, [ip, r4]
   16e68:	ldr	ip, [r0, #20]
   16e6c:	blx	ip
   16e70:	add	lr, sp, #32768	; 0x8000
   16e74:	mov	r2, r5
   16e78:	str	r7, [lr, #128]	; 0x80
   16e7c:	str	r7, [lr, #132]	; 0x84
   16e80:	str	r0, [lr, #152]	; 0x98
   16e84:	add	r0, r7, r0
   16e88:	str	r0, [lr, #136]	; 0x88
   16e8c:	b	14298 <ftello64@plt+0x3550>
   16e90:	rsb	r2, r2, #24
   16e94:	ldr	r1, [r0, #132]	; 0x84
   16e98:	cmp	r2, #0
   16e9c:	add	r0, r2, #7
   16ea0:	add	r4, sp, #32768	; 0x8000
   16ea4:	movlt	r2, r0
   16ea8:	asr	r2, r2, #3
   16eac:	add	r1, r1, r2
   16eb0:	str	r1, [r4, #132]	; 0x84
   16eb4:	add	r3, r3, r2, lsl #3
   16eb8:	str	r3, [r4, #140]	; 0x8c
   16ebc:	b	14234 <ftello64@plt+0x34ec>
   16ec0:	add	lr, sp, #32768	; 0x8000
   16ec4:	add	r5, sp, #32768	; 0x8000
   16ec8:	add	r5, r5, #184	; 0xb8
   16ecc:	mov	r1, #0
   16ed0:	ldr	ip, [lr, #128]	; 0x80
   16ed4:	add	r7, sp, #128	; 0x80
   16ed8:	ldr	r2, [lr, #144]	; 0x90
   16edc:	ldr	r0, [r5, r4]
   16ee0:	rsb	r3, ip, r3
   16ee4:	add	r2, r3, r2
   16ee8:	str	r1, [sp]
   16eec:	str	r2, [lr, #144]	; 0x90
   16ef0:	asr	r3, r2, #31
   16ef4:	ldr	r1, [r0, #8]
   16ef8:	ldr	r5, [lr, #140]	; 0x8c
   16efc:	blx	r1
   16f00:	add	ip, sp, #32768	; 0x8000
   16f04:	mov	r2, #32768	; 0x8000
   16f08:	add	ip, ip, #184	; 0xb8
   16f0c:	mov	r1, r7
   16f10:	mov	r3, #0
   16f14:	ldr	r0, [ip, r4]
   16f18:	ldr	ip, [r0, #20]
   16f1c:	blx	ip
   16f20:	add	lr, sp, #32768	; 0x8000
   16f24:	mov	r2, r5
   16f28:	str	r7, [lr, #128]	; 0x80
   16f2c:	str	r7, [lr, #132]	; 0x84
   16f30:	str	r0, [lr, #152]	; 0x98
   16f34:	add	r0, r7, r0
   16f38:	str	r0, [lr, #136]	; 0x88
   16f3c:	b	14220 <ftello64@plt+0x34d8>
   16f40:	add	r0, sp, #124	; 0x7c
   16f44:	mov	r1, #16
   16f48:	bl	12ce4 <ftello64@plt+0x1f9c>
   16f4c:	strh	r0, [r5, #22]
   16f50:	b	14234 <ftello64@plt+0x34ec>
   16f54:	rsb	r2, r2, #16
   16f58:	ldr	r1, [r0, #132]	; 0x84
   16f5c:	cmp	r2, #0
   16f60:	add	r0, r2, #7
   16f64:	add	r4, sp, #32768	; 0x8000
   16f68:	movlt	r2, r0
   16f6c:	asr	r2, r2, #3
   16f70:	add	r1, r1, r2
   16f74:	str	r1, [r4, #132]	; 0x84
   16f78:	add	r3, r3, r2, lsl #3
   16f7c:	str	r3, [r4, #140]	; 0x8c
   16f80:	b	141d8 <ftello64@plt+0x3490>
   16f84:	add	lr, sp, #32768	; 0x8000
   16f88:	add	r5, sp, #32768	; 0x8000
   16f8c:	add	r5, r5, #184	; 0xb8
   16f90:	mov	r1, #0
   16f94:	ldr	ip, [lr, #128]	; 0x80
   16f98:	add	r7, sp, #128	; 0x80
   16f9c:	ldr	r2, [lr, #144]	; 0x90
   16fa0:	ldr	r0, [r5, r4]
   16fa4:	rsb	r3, ip, r3
   16fa8:	add	r2, r3, r2
   16fac:	str	r1, [sp]
   16fb0:	str	r2, [lr, #144]	; 0x90
   16fb4:	asr	r3, r2, #31
   16fb8:	ldr	r1, [r0, #8]
   16fbc:	ldr	r5, [lr, #140]	; 0x8c
   16fc0:	blx	r1
   16fc4:	add	ip, sp, #32768	; 0x8000
   16fc8:	mov	r2, #32768	; 0x8000
   16fcc:	add	ip, ip, #184	; 0xb8
   16fd0:	mov	r1, r7
   16fd4:	mov	r3, #0
   16fd8:	ldr	r0, [ip, r4]
   16fdc:	ldr	ip, [r0, #20]
   16fe0:	blx	ip
   16fe4:	add	lr, sp, #32768	; 0x8000
   16fe8:	mov	r2, r5
   16fec:	str	r7, [lr, #128]	; 0x80
   16ff0:	str	r7, [lr, #132]	; 0x84
   16ff4:	str	r0, [lr, #152]	; 0x98
   16ff8:	add	r0, r7, r0
   16ffc:	str	r0, [lr, #136]	; 0x88
   17000:	b	141c4 <ftello64@plt+0x347c>
   17004:	movw	r3, #53924	; 0xd2a4
   17008:	movt	r3, #2
   1700c:	add	r6, sp, #32768	; 0x8000
   17010:	mov	r1, #1
   17014:	ldr	r0, [r3]
   17018:	movw	r2, #51108	; 0xc7a4
   1701c:	movt	r2, #1
   17020:	bl	10cdc <__fprintf_chk@plt>
   17024:	ldr	r1, [r6, #132]	; 0x84
   17028:	ldr	r2, [r6, #128]	; 0x80
   1702c:	ldr	r3, [r6, #140]	; 0x8c
   17030:	rsb	r2, r2, r1
   17034:	ldr	r8, [r6, #144]	; 0x90
   17038:	add	r2, r2, #1
   1703c:	rsb	r3, r3, r2, lsl #3
   17040:	add	r8, r3, r8, lsl #3
   17044:	b	1418c <ftello64@plt+0x3444>
   17048:	rsb	r1, r1, #168	; 0xa8
   1704c:	add	r0, r1, #7
   17050:	cmp	r1, #0
   17054:	movlt	r1, r0
   17058:	asr	r1, r1, #3
   1705c:	add	r3, r3, r1
   17060:	str	r3, [r4, #132]	; 0x84
   17064:	add	r2, r2, r1, lsl #3
   17068:	str	r2, [r4, #140]	; 0x8c
   1706c:	b	1416c <ftello64@plt+0x3424>
   17070:	add	lr, sp, #32768	; 0x8000
   17074:	add	ip, sp, #32768	; 0x8000
   17078:	add	ip, ip, #184	; 0xb8
   1707c:	ldr	r1, [lr, #128]	; 0x80
   17080:	ldr	r2, [lr, #144]	; 0x90
   17084:	ldr	r0, [ip, r5]
   17088:	rsb	r3, r1, r3
   1708c:	add	r2, r3, r2
   17090:	str	r6, [sp]
   17094:	str	r2, [lr, #144]	; 0x90
   17098:	asr	r3, r2, #31
   1709c:	ldr	r1, [r0, #8]
   170a0:	ldr	r6, [sl]
   170a4:	blx	r1
   170a8:	add	lr, sp, #32768	; 0x8000
   170ac:	mov	r2, #32768	; 0x8000
   170b0:	add	lr, lr, #184	; 0xb8
   170b4:	mov	r3, #0
   170b8:	mov	r1, r4
   170bc:	ldr	r0, [lr, r5]
   170c0:	ldr	ip, [r0, #20]
   170c4:	blx	ip
   170c8:	add	r2, sp, #32768	; 0x8000
   170cc:	mov	r3, r4
   170d0:	mov	r1, r6
   170d4:	mov	ip, r4
   170d8:	str	r4, [r2, #128]	; 0x80
   170dc:	str	r4, [fp]
   170e0:	str	r0, [r2, #152]	; 0x98
   170e4:	add	r0, r4, r0
   170e8:	str	r0, [r2, #136]	; 0x88
   170ec:	b	14158 <ftello64@plt+0x3410>
   170f0:	bl	10bc8 <__stack_chk_fail@plt>
   170f4:	movw	r1, #53924	; 0xd2a4
   170f8:	movt	r1, #2
   170fc:	mov	r3, r4
   17100:	movw	r2, #51040	; 0xc760
   17104:	ldr	r0, [r1]
   17108:	movt	r2, #1
   1710c:	mov	r1, #1
   17110:	bl	10cdc <__fprintf_chk@plt>
   17114:	ldr	r0, [sp, #40]	; 0x28
   17118:	bl	10b98 <free@plt>
   1711c:	ldr	r0, [sp, #72]	; 0x48
   17120:	b	140d8 <ftello64@plt+0x3390>
   17124:	b	12b44 <ftello64@plt+0x1dfc>
   17128:	push	{r4, r5, r6, r7, r8, lr}
   1712c:	mov	r5, r0
   17130:	mov	r6, r1
   17134:	bl	13e60 <ftello64@plt+0x3118>
   17138:	subs	r4, r0, #0
   1713c:	beq	17148 <ftello64@plt+0x6400>
   17140:	mov	r0, r4
   17144:	pop	{r4, r5, r6, r7, r8, pc}
   17148:	mov	r0, r5
   1714c:	bl	10c88 <strlen@plt>
   17150:	sub	r4, r0, #19
   17154:	mov	r8, r0
   17158:	add	r0, r0, #8
   1715c:	sub	r8, r8, #12
   17160:	bl	10c34 <malloc@plt>
   17164:	mov	r2, r4
   17168:	mov	r1, r5
   1716c:	mov	r7, r0
   17170:	bl	10cb8 <strncpy@plt>
   17174:	movw	r3, #51568	; 0xc970
   17178:	movt	r3, #1
   1717c:	add	r2, r7, r4
   17180:	ldm	r3!, {r0, r1}
   17184:	str	r0, [r7, r4]
   17188:	add	r0, r7, r8
   1718c:	str	r1, [r2, #4]
   17190:	add	r1, r5, r4
   17194:	bl	10bf8 <strcpy@plt>
   17198:	mov	r1, r6
   1719c:	mov	r0, r7
   171a0:	bl	13e60 <ftello64@plt+0x3118>
   171a4:	mov	r4, r0
   171a8:	mov	r0, r7
   171ac:	bl	10b98 <free@plt>
   171b0:	mov	r0, r4
   171b4:	pop	{r4, r5, r6, r7, r8, pc}
   171b8:	movw	r3, #32776	; 0x8008
   171bc:	add	r2, r1, #7
   171c0:	push	{r4, r5, r6, r7, r8, r9, lr}
   171c4:	mov	r4, r1
   171c8:	ldr	r3, [r0, r3]
   171cc:	movw	r1, #32780	; 0x800c
   171d0:	ldr	r1, [r0, r1]
   171d4:	sub	sp, sp, #12
   171d8:	add	r2, r3, r2, asr #3
   171dc:	mov	r5, r0
   171e0:	cmp	r1, r2
   171e4:	bhi	17264 <ftello64@plt+0x651c>
   171e8:	movw	r8, #32772	; 0x8004
   171ec:	movw	r0, #32788	; 0x8014
   171f0:	ldr	r2, [r5, r8]
   171f4:	movw	r7, #32784	; 0x8010
   171f8:	ldr	lr, [r5, r0]
   171fc:	mov	r6, r5
   17200:	ldr	r1, [r5]
   17204:	rsb	r3, r2, r3
   17208:	add	r2, r3, lr
   1720c:	ldr	r9, [r5, r7]
   17210:	mov	ip, #0
   17214:	str	r2, [r5, r0]
   17218:	asr	r3, r2, #31
   1721c:	str	ip, [sp]
   17220:	mov	r0, r1
   17224:	ldr	r1, [r1, #8]
   17228:	blx	r1
   1722c:	ldr	r0, [r6], #4
   17230:	mov	r2, #32768	; 0x8000
   17234:	mov	r3, #0
   17238:	ldr	ip, [r0, #20]
   1723c:	mov	r1, r6
   17240:	blx	ip
   17244:	add	r3, r5, #32768	; 0x8000
   17248:	movw	r2, #32796	; 0x801c
   1724c:	str	r6, [r5, r8]
   17250:	str	r0, [r5, r2]
   17254:	add	r0, r6, r0
   17258:	str	r6, [r3, #8]
   1725c:	str	r0, [r3, #12]
   17260:	str	r9, [r5, r7]
   17264:	cmp	r4, #0
   17268:	ble	1732c <ftello64@plt+0x65e4>
   1726c:	add	r1, r5, #32768	; 0x8000
   17270:	add	r1, r1, #4
   17274:	ldmib	r1, {r6, r8}
   17278:	cmp	r8, r6
   1727c:	bls	1732c <ftello64@plt+0x65e4>
   17280:	ldr	r2, [r1, #12]
   17284:	subs	ip, r2, r4
   17288:	bpl	172ec <ftello64@plt+0x65a4>
   1728c:	movw	r7, #51576	; 0xc978
   17290:	mov	r3, r6
   17294:	movt	r7, #1
   17298:	mov	r0, #0
   1729c:	mov	r9, #8
   172a0:	b	172b4 <ftello64@plt+0x656c>
   172a4:	cmp	r3, r8
   172a8:	beq	172e4 <ftello64@plt+0x659c>
   172ac:	rsbs	ip, r4, #8
   172b0:	bpl	172f8 <ftello64@plt+0x65b0>
   172b4:	ldrb	r6, [r3], #1
   172b8:	rsb	r4, r2, r4
   172bc:	ldr	r5, [r7, r2, lsl #2]
   172c0:	cmp	r4, #0
   172c4:	rsb	ip, ip, #0
   172c8:	mov	r2, #8
   172cc:	and	r5, r6, r5
   172d0:	str	r9, [r1, #12]
   172d4:	str	r3, [r1, #4]
   172d8:	mov	r6, r3
   172dc:	orr	r0, r0, r5, lsl ip
   172e0:	bgt	172a4 <ftello64@plt+0x655c>
   172e4:	add	sp, sp, #12
   172e8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   172ec:	movw	r7, #51576	; 0xc978
   172f0:	movt	r7, #1
   172f4:	mov	r0, #0
   172f8:	ldrb	r2, [r6]
   172fc:	cmp	ip, #0
   17300:	ldr	r3, [r7, r4, lsl #2]
   17304:	str	ip, [r1, #12]
   17308:	and	ip, r3, r2, asr ip
   1730c:	orr	r0, ip, r0
   17310:	bne	172e4 <ftello64@plt+0x659c>
   17314:	add	r6, r6, #1
   17318:	mov	r3, #8
   1731c:	str	r6, [r1, #4]
   17320:	str	r3, [r1, #12]
   17324:	add	sp, sp, #12
   17328:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1732c:	mov	r0, #0
   17330:	b	172e4 <ftello64@plt+0x659c>
   17334:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   17338:	sub	sp, sp, #16
   1733c:	ldrb	ip, [r0, #69]	; 0x45
   17340:	cmp	ip, #0
   17344:	beq	17414 <ftello64@plt+0x66cc>
   17348:	ldr	r5, [r0, #72]	; 0x48
   1734c:	cmp	r5, #0
   17350:	beq	17414 <ftello64@plt+0x66cc>
   17354:	ldrb	r4, [r0, #52]	; 0x34
   17358:	cmp	r4, #0
   1735c:	beq	173b4 <ftello64@plt+0x666c>
   17360:	ldr	sl, [r0, #56]	; 0x38
   17364:	ldrb	r8, [sl, #5]
   17368:	ldrb	ip, [sl, #4]
   1736c:	add	ip, r8, ip
   17370:	cmp	r3, ip
   17374:	movge	ip, sl
   17378:	movge	r6, #0
   1737c:	bge	1739c <ftello64@plt+0x6654>
   17380:	b	1742c <ftello64@plt+0x66e4>
   17384:	ldrb	r8, [ip, #17]
   17388:	ldrb	r9, [ip, #16]
   1738c:	mov	ip, r7
   17390:	add	r7, r8, r9
   17394:	cmp	r7, r3
   17398:	bgt	1742c <ftello64@plt+0x66e4>
   1739c:	add	r6, r6, #1
   173a0:	add	r7, ip, #12
   173a4:	cmp	r6, r4
   173a8:	mov	sl, r7
   173ac:	blt	17384 <ftello64@plt+0x663c>
   173b0:	mov	r4, #0
   173b4:	ldr	ip, [r5, #4]
   173b8:	cmp	ip, #0
   173bc:	ble	17404 <ftello64@plt+0x66bc>
   173c0:	ldr	r9, [r5, #16]
   173c4:	ldr	r3, [r9, #8]
   173c8:	ldr	sl, [r9]
   173cc:	cmp	r4, r3
   173d0:	bls	176a0 <ftello64@plt+0x6958>
   173d4:	add	r6, r9, #12
   173d8:	mov	r3, #0
   173dc:	b	173f0 <ftello64@plt+0x66a8>
   173e0:	ldr	r8, [r6, #-4]
   173e4:	ldr	sl, [r7]
   173e8:	cmp	r8, r4
   173ec:	bcs	17440 <ftello64@plt+0x66f8>
   173f0:	add	r3, r3, #1
   173f4:	mov	r7, r6
   173f8:	cmp	r3, ip
   173fc:	add	r6, r6, #12
   17400:	bne	173e0 <ftello64@plt+0x6698>
   17404:	ldr	r0, [r0, #36]	; 0x24
   17408:	add	sp, sp, #16
   1740c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   17410:	bx	lr
   17414:	cmp	r2, #0
   17418:	movne	r0, #0
   1741c:	beq	17404 <ftello64@plt+0x66bc>
   17420:	add	sp, sp, #16
   17424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   17428:	bx	lr
   1742c:	rsb	r3, r8, r3
   17430:	ldr	ip, [sl, #8]
   17434:	add	r3, ip, r3, lsl #4
   17438:	ldr	r4, [r3, #4]
   1743c:	b	173b4 <ftello64@plt+0x666c>
   17440:	adds	r6, r3, #0
   17444:	movne	r6, #1
   17448:	add	r8, sl, sl, lsl #1
   1744c:	ldr	sl, [r5, #20]
   17450:	ldr	r7, [r7, #4]
   17454:	add	r8, sl, r8, lsl #2
   17458:	bic	r7, r7, #1
   1745c:	ldr	r8, [r8, #4]
   17460:	lsl	r8, r8, #8
   17464:	add	r8, r8, r7, lsl #18
   17468:	cmp	r8, r1
   1746c:	movls	r6, #0
   17470:	andhi	r6, r6, #1
   17474:	cmp	r6, #0
   17478:	bne	1758c <ftello64@plt+0x6844>
   1747c:	add	r4, r3, #1
   17480:	add	r4, r4, r4, lsl #1
   17484:	add	r4, r9, r4, lsl #2
   17488:	add	r4, r4, #4
   1748c:	b	17498 <ftello64@plt+0x6750>
   17490:	ldr	r7, [r4, #-12]
   17494:	bic	r7, r7, #1
   17498:	ldr	r6, [r4, #-16]
   1749c:	lsl	r7, r7, #18
   174a0:	add	r4, r4, #12
   174a4:	add	r6, r6, r6, lsl #1
   174a8:	add	r6, sl, r6, lsl #2
   174ac:	ldr	r6, [r6, #4]
   174b0:	add	r6, r7, r6, lsl #8
   174b4:	cmp	r1, r6
   174b8:	bcc	1766c <ftello64@plt+0x6924>
   174bc:	add	r3, r3, #1
   174c0:	cmp	r3, ip
   174c4:	blt	17490 <ftello64@plt+0x6748>
   174c8:	sub	r3, r3, #1
   174cc:	str	r3, [sp]
   174d0:	ldr	r4, [sp]
   174d4:	sub	r3, ip, #1
   174d8:	cmp	r4, r3
   174dc:	lsl	r6, r4, #1
   174e0:	str	r6, [sp, #4]
   174e4:	add	r3, r6, r4
   174e8:	ldrge	r7, [r5, #8]
   174ec:	lsl	r3, r3, #2
   174f0:	add	r4, r9, r3
   174f4:	ldr	r3, [r9, r3]
   174f8:	ldr	r6, [r4, #4]
   174fc:	ldrlt	r7, [r4, #12]
   17500:	bic	r6, r6, #1
   17504:	cmp	r7, r3
   17508:	lsl	r6, r6, #18
   1750c:	ble	1754c <ftello64@plt+0x6804>
   17510:	add	r4, r3, r3, lsl #1
   17514:	add	r4, sl, r4, lsl #2
   17518:	ldr	r5, [r4, #4]
   1751c:	add	r5, r6, r5, lsl #8
   17520:	cmp	r1, r5
   17524:	bcs	17540 <ftello64@plt+0x67f8>
   17528:	b	1754c <ftello64@plt+0x6804>
   1752c:	ldr	r5, [r4, #16]
   17530:	add	r4, r4, #12
   17534:	add	r5, r6, r5, lsl #8
   17538:	cmp	r1, r5
   1753c:	bcc	1754c <ftello64@plt+0x6804>
   17540:	add	r3, r3, #1
   17544:	cmp	r3, r7
   17548:	bne	1752c <ftello64@plt+0x67e4>
   1754c:	cmp	r2, #0
   17550:	subne	r3, r3, #1
   17554:	cmp	r3, r7
   17558:	beq	1767c <ftello64@plt+0x6934>
   1755c:	ldm	sp, {r0, r8}
   17560:	add	r2, r8, r0
   17564:	add	r2, r9, r2, lsl #2
   17568:	add	r3, r3, r3, lsl #1
   1756c:	ldr	r0, [r2, #8]
   17570:	add	sl, sl, r3, lsl #2
   17574:	lsr	r0, r0, #17
   17578:	ldr	r3, [sl, #8]
   1757c:	add	r0, r3, r0, lsl #17
   17580:	add	sp, sp, #16
   17584:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   17588:	bx	lr
   1758c:	sub	r3, r3, #1
   17590:	str	r3, [sp]
   17594:	ldr	r5, [sp]
   17598:	lsl	r3, r3, #1
   1759c:	str	r3, [sp, #4]
   175a0:	add	r3, r3, r5
   175a4:	lsl	r3, r3, #2
   175a8:	add	r6, r9, r3
   175ac:	ldr	r3, [r9, r3]
   175b0:	ldr	r5, [r6, #4]
   175b4:	ldr	r7, [r6, #12]
   175b8:	bic	r5, r5, #1
   175bc:	ldr	fp, [r6, #8]
   175c0:	cmp	r3, r7
   175c4:	lsl	r5, r5, #18
   175c8:	str	r5, [sp, #8]
   175cc:	bge	1754c <ftello64@plt+0x6804>
   175d0:	add	r5, r3, r3, lsl #1
   175d4:	ldr	r6, [sp, #8]
   175d8:	lsr	fp, fp, #17
   175dc:	add	r5, sl, r5, lsl #2
   175e0:	lsl	fp, fp, #17
   175e4:	ldr	r8, [r5, #4]
   175e8:	add	r8, r6, r8, lsl #8
   175ec:	str	r8, [sp, #12]
   175f0:	ldr	r8, [r5, #8]
   175f4:	add	r6, fp, r8
   175f8:	ldr	r8, [sp, #12]
   175fc:	cmp	r6, r4
   17600:	movhi	r6, #0
   17604:	movls	r6, #1
   17608:	cmp	r8, r1
   1760c:	movls	r6, #0
   17610:	cmp	r6, #0
   17614:	bne	1754c <ftello64@plt+0x6804>
   17618:	str	sl, [sp, #12]
   1761c:	ldr	sl, [sp, #8]
   17620:	b	17650 <ftello64@plt+0x6908>
   17624:	ldr	r8, [r6, #16]
   17628:	ldr	r6, [r6, #20]
   1762c:	add	r8, sl, r8, lsl #8
   17630:	add	r6, fp, r6
   17634:	cmp	r8, r1
   17638:	movls	r8, #0
   1763c:	movhi	r8, #1
   17640:	cmp	r6, r4
   17644:	movhi	r8, #0
   17648:	cmp	r8, #0
   1764c:	bne	17664 <ftello64@plt+0x691c>
   17650:	add	r3, r3, #1
   17654:	mov	r6, r5
   17658:	cmp	r3, r7
   1765c:	add	r5, r5, #12
   17660:	bne	17624 <ftello64@plt+0x68dc>
   17664:	ldr	sl, [sp, #12]
   17668:	b	1754c <ftello64@plt+0x6804>
   1766c:	cmp	r3, #0
   17670:	moveq	r0, r3
   17674:	beq	17408 <ftello64@plt+0x66c0>
   17678:	b	174c8 <ftello64@plt+0x6780>
   1767c:	ldr	r1, [sp]
   17680:	add	r3, r1, #1
   17684:	cmp	r3, ip
   17688:	bge	17404 <ftello64@plt+0x66bc>
   1768c:	add	r3, r3, r3, lsl #1
   17690:	lsl	r3, r3, #2
   17694:	add	r2, r9, r3
   17698:	ldr	r3, [r9, r3]
   1769c:	b	17568 <ftello64@plt+0x6820>
   176a0:	mov	r6, #0
   176a4:	mov	r7, r9
   176a8:	mov	r3, r6
   176ac:	b	17448 <ftello64@plt+0x6700>
   176b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   176b4:	sub	sp, sp, #16
   176b8:	ldr	r9, [r0, #72]	; 0x48
   176bc:	stmib	sp, {r2, r3}
   176c0:	ldr	r6, [r9, #4]
   176c4:	cmp	r6, #0
   176c8:	ble	178e4 <ftello64@plt+0x6b9c>
   176cc:	ldr	fp, [r9, #16]
   176d0:	ldr	r7, [r9, #20]
   176d4:	ldr	r2, [fp]
   176d8:	ldr	r3, [fp, #8]
   176dc:	add	r2, r2, r2, lsl #1
   176e0:	lsr	r3, r3, #17
   176e4:	add	r2, r7, r2, lsl #2
   176e8:	ldr	r2, [r2, #8]
   176ec:	add	r3, r2, r3, lsl #17
   176f0:	cmp	r1, r3
   176f4:	bcc	178e4 <ftello64@plt+0x6b9c>
   176f8:	mov	ip, fp
   176fc:	mov	r4, #0
   17700:	b	1772c <ftello64@plt+0x69e4>
   17704:	ldr	r3, [ip, #20]
   17708:	ldr	r5, [ip, #12]!
   1770c:	lsr	r3, r3, #17
   17710:	add	r5, r5, r5, lsl #1
   17714:	add	r5, r7, r5, lsl #2
   17718:	ldr	r5, [r5, #8]
   1771c:	add	r3, r5, r3, lsl #17
   17720:	cmp	r3, r1
   17724:	bhi	178dc <ftello64@plt+0x6b94>
   17728:	mov	r4, r2
   1772c:	add	r2, r4, #1
   17730:	cmp	r2, r6
   17734:	bne	17704 <ftello64@plt+0x69bc>
   17738:	add	ip, r4, r4, lsl #1
   1773c:	sub	r5, r6, #1
   17740:	cmp	r4, r5
   17744:	str	r5, [sp, #12]
   17748:	lsl	ip, ip, #2
   1774c:	add	r5, fp, ip
   17750:	ldrge	r8, [r9, #8]
   17754:	ldr	ip, [fp, ip]
   17758:	ldr	sl, [r5, #8]
   1775c:	ldrlt	r8, [r5, #12]
   17760:	lsr	sl, sl, #17
   17764:	cmp	r8, ip
   17768:	lsl	sl, sl, #17
   1776c:	ble	177ac <ftello64@plt+0x6a64>
   17770:	add	r5, ip, ip, lsl #1
   17774:	add	r5, r7, r5, lsl #2
   17778:	ldr	r3, [r5, #8]
   1777c:	add	r3, sl, r3
   17780:	cmp	r1, r3
   17784:	bhi	177a0 <ftello64@plt+0x6a58>
   17788:	b	177ac <ftello64@plt+0x6a64>
   1778c:	ldr	r3, [r5, #20]
   17790:	add	r5, r5, #12
   17794:	add	r3, sl, r3
   17798:	cmp	r1, r3
   1779c:	bls	178fc <ftello64@plt+0x6bb4>
   177a0:	add	ip, ip, #1
   177a4:	cmp	ip, r8
   177a8:	bne	1778c <ftello64@plt+0x6a44>
   177ac:	cmp	ip, r8
   177b0:	ldr	sl, [sp, #4]
   177b4:	movne	r5, #0
   177b8:	moveq	r5, #1
   177bc:	cmp	sl, #0
   177c0:	moveq	r5, #0
   177c4:	cmp	r5, #0
   177c8:	movne	ip, #0
   177cc:	beq	178fc <ftello64@plt+0x6bb4>
   177d0:	cmp	r2, r6
   177d4:	beq	178c0 <ftello64@plt+0x6b78>
   177d8:	add	r3, r2, r2, lsl #1
   177dc:	ldr	sl, [sp, #8]
   177e0:	add	fp, fp, r3, lsl #2
   177e4:	cmp	sl, #0
   177e8:	ldr	r4, [fp, #8]
   177ec:	lsr	r4, r4, #17
   177f0:	lsl	r4, r4, #17
   177f4:	beq	17920 <ftello64@plt+0x6bd8>
   177f8:	cmp	ip, r8
   177fc:	bge	17844 <ftello64@plt+0x6afc>
   17800:	add	r3, ip, ip, lsl #1
   17804:	lsl	r3, r3, #2
   17808:	add	sl, r7, r3
   1780c:	ldrb	r3, [r7, r3]
   17810:	cmp	r3, #0
   17814:	moveq	r3, sl
   17818:	beq	17830 <ftello64@plt+0x6ae8>
   1781c:	b	17958 <ftello64@plt+0x6c10>
   17820:	ldrb	r5, [r3, #12]
   17824:	mov	r3, r1
   17828:	cmp	r5, #0
   1782c:	bne	17958 <ftello64@plt+0x6c10>
   17830:	add	ip, ip, #1
   17834:	add	r1, r3, #12
   17838:	cmp	ip, r8
   1783c:	mov	sl, r1
   17840:	bne	17820 <ftello64@plt+0x6ad8>
   17844:	add	r2, r2, #1
   17848:	cmp	r2, r6
   1784c:	bge	178c0 <ftello64@plt+0x6b78>
   17850:	ldr	r3, [sp, #12]
   17854:	mov	r1, fp
   17858:	add	fp, fp, #12
   1785c:	cmp	r3, r2
   17860:	ldr	r3, [r1, #12]
   17864:	ldrgt	sl, [r1, #24]
   17868:	ldrle	sl, [r9, #8]
   1786c:	cmp	sl, r3
   17870:	ble	178b4 <ftello64@plt+0x6b6c>
   17874:	add	r8, r3, r3, lsl #1
   17878:	ldrb	r1, [r7, r8, lsl #2]
   1787c:	add	r8, r7, r8, lsl #2
   17880:	cmp	r1, #0
   17884:	bne	17988 <ftello64@plt+0x6c40>
   17888:	mov	r1, r8
   1788c:	b	178a0 <ftello64@plt+0x6b58>
   17890:	ldrb	r5, [r1, #12]
   17894:	mov	r1, ip
   17898:	cmp	r5, #0
   1789c:	bne	17988 <ftello64@plt+0x6c40>
   178a0:	add	r3, r3, #1
   178a4:	add	ip, r1, #12
   178a8:	cmp	r3, sl
   178ac:	mov	r8, ip
   178b0:	bne	17890 <ftello64@plt+0x6b48>
   178b4:	add	r2, r2, #1
   178b8:	cmp	r2, r6
   178bc:	bne	17850 <ftello64@plt+0x6b08>
   178c0:	ldr	r5, [sp, #48]	; 0x30
   178c4:	mov	r3, #0
   178c8:	str	r3, [r5]
   178cc:	ldr	r0, [r0, #36]	; 0x24
   178d0:	add	sp, sp, #16
   178d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   178d8:	bx	lr
   178dc:	cmp	r2, #0
   178e0:	bne	17738 <ftello64@plt+0x69f0>
   178e4:	ldr	r1, [sp, #48]	; 0x30
   178e8:	mov	r0, #0
   178ec:	str	r0, [r1]
   178f0:	add	sp, sp, #16
   178f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   178f8:	bx	lr
   178fc:	subs	r3, r3, r1
   17900:	ldr	r2, [sp, #4]
   17904:	movne	r3, #1
   17908:	cmp	r2, #0
   1790c:	mov	r2, r4
   17910:	movne	r3, #0
   17914:	cmp	r3, #0
   17918:	subne	ip, ip, #1
   1791c:	b	177d0 <ftello64@plt+0x6a88>
   17920:	add	ip, ip, ip, lsl #1
   17924:	ldr	r2, [fp, #4]
   17928:	ldr	sl, [sp, #48]	; 0x30
   1792c:	add	r7, r7, ip, lsl #2
   17930:	bic	r2, r2, #1
   17934:	ldr	r3, [r7, #4]
   17938:	lsl	r3, r3, #8
   1793c:	add	r3, r3, r2, lsl #18
   17940:	str	r3, [sl]
   17944:	ldr	r0, [r7, #8]
   17948:	add	r0, r4, r0
   1794c:	add	sp, sp, #16
   17950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   17954:	bx	lr
   17958:	ldr	r2, [fp, #4]
   1795c:	ldr	r3, [sl, #4]
   17960:	ldr	r1, [sp, #48]	; 0x30
   17964:	bic	r2, r2, #1
   17968:	lsl	r3, r3, #8
   1796c:	add	r3, r3, r2, lsl #18
   17970:	str	r3, [r1]
   17974:	ldr	r0, [sl, #8]
   17978:	add	r0, r4, r0
   1797c:	add	sp, sp, #16
   17980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   17984:	bx	lr
   17988:	ldr	r2, [fp, #4]
   1798c:	ldr	r3, [r8, #4]
   17990:	ldr	r5, [sp, #48]	; 0x30
   17994:	bic	r2, r2, #1
   17998:	lsl	r3, r3, #8
   1799c:	add	r3, r3, r2, lsl #18
   179a0:	str	r3, [r5]
   179a4:	ldr	r0, [r8, #8]
   179a8:	add	r0, r4, r0
   179ac:	add	sp, sp, #16
   179b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   179b4:	bx	lr
   179b8:	push	{r3, r4, r5, r6, r7, lr}
   179bc:	subs	r4, r0, #0
   179c0:	popeq	{r3, r4, r5, r6, r7, pc}
   179c4:	ldr	r0, [r4, #48]	; 0x30
   179c8:	cmp	r0, #0
   179cc:	beq	179dc <ftello64@plt+0x6c94>
   179d0:	bl	10b98 <free@plt>
   179d4:	mov	r3, #0
   179d8:	str	r3, [r4, #48]	; 0x30
   179dc:	ldrb	r1, [r4, #52]	; 0x34
   179e0:	ldr	r2, [r4, #56]	; 0x38
   179e4:	cmp	r1, #0
   179e8:	movne	r5, #0
   179ec:	movne	r6, r5
   179f0:	movne	r7, r5
   179f4:	beq	17a30 <ftello64@plt+0x6ce8>
   179f8:	add	r3, r2, r5
   179fc:	add	r6, r6, #1
   17a00:	ldr	r0, [r3, #8]
   17a04:	cmp	r0, #0
   17a08:	beq	17a24 <ftello64@plt+0x6cdc>
   17a0c:	bl	10b98 <free@plt>
   17a10:	ldr	r3, [r4, #56]	; 0x38
   17a14:	mov	r2, r3
   17a18:	add	r3, r3, r5
   17a1c:	str	r7, [r3, #8]
   17a20:	ldrb	r1, [r4, #52]	; 0x34
   17a24:	cmp	r1, r6
   17a28:	add	r5, r5, #12
   17a2c:	bgt	179f8 <ftello64@plt+0x6cb0>
   17a30:	cmp	r2, #0
   17a34:	beq	17a48 <ftello64@plt+0x6d00>
   17a38:	mov	r0, r2
   17a3c:	bl	10b98 <free@plt>
   17a40:	mov	r3, #0
   17a44:	str	r3, [r4, #56]	; 0x38
   17a48:	ldrb	r1, [r4, #60]	; 0x3c
   17a4c:	ldr	r2, [r4, #64]	; 0x40
   17a50:	cmp	r1, #0
   17a54:	movne	r5, #0
   17a58:	movne	r6, r5
   17a5c:	movne	r7, r5
   17a60:	beq	17a9c <ftello64@plt+0x6d54>
   17a64:	add	r3, r2, r5
   17a68:	add	r6, r6, #1
   17a6c:	ldr	r0, [r3, #8]
   17a70:	cmp	r0, #0
   17a74:	beq	17a90 <ftello64@plt+0x6d48>
   17a78:	bl	10b98 <free@plt>
   17a7c:	ldr	r3, [r4, #64]	; 0x40
   17a80:	mov	r2, r3
   17a84:	add	r3, r3, r5
   17a88:	str	r7, [r3, #8]
   17a8c:	ldrb	r1, [r4, #60]	; 0x3c
   17a90:	cmp	r1, r6
   17a94:	add	r5, r5, #12
   17a98:	bgt	17a64 <ftello64@plt+0x6d1c>
   17a9c:	cmp	r2, #0
   17aa0:	beq	17ab4 <ftello64@plt+0x6d6c>
   17aa4:	mov	r0, r2
   17aa8:	bl	10b98 <free@plt>
   17aac:	mov	r3, #0
   17ab0:	str	r3, [r4, #64]	; 0x40
   17ab4:	ldrb	r3, [r4, #69]	; 0x45
   17ab8:	ldr	r2, [r4, #72]	; 0x48
   17abc:	cmp	r3, #0
   17ac0:	movne	r5, #0
   17ac4:	movne	r6, r5
   17ac8:	movne	r7, r5
   17acc:	beq	17b2c <ftello64@plt+0x6de4>
   17ad0:	add	r3, r2, r5
   17ad4:	add	r6, r6, #1
   17ad8:	ldr	r0, [r3, #16]
   17adc:	cmp	r0, #0
   17ae0:	beq	17afc <ftello64@plt+0x6db4>
   17ae4:	bl	10b98 <free@plt>
   17ae8:	ldr	r1, [r4, #72]	; 0x48
   17aec:	mov	r2, r1
   17af0:	add	r1, r1, r5
   17af4:	mov	r3, r1
   17af8:	str	r7, [r1, #16]
   17afc:	ldr	r0, [r3, #20]
   17b00:	cmp	r0, #0
   17b04:	beq	17b1c <ftello64@plt+0x6dd4>
   17b08:	bl	10b98 <free@plt>
   17b0c:	ldr	r3, [r4, #72]	; 0x48
   17b10:	mov	r2, r3
   17b14:	add	r3, r3, r5
   17b18:	str	r7, [r3, #20]
   17b1c:	ldrb	r3, [r4, #69]	; 0x45
   17b20:	add	r5, r5, #24
   17b24:	cmp	r3, r6
   17b28:	bgt	17ad0 <ftello64@plt+0x6d88>
   17b2c:	cmp	r2, #0
   17b30:	beq	17b44 <ftello64@plt+0x6dfc>
   17b34:	mov	r0, r2
   17b38:	bl	10b98 <free@plt>
   17b3c:	mov	r3, #0
   17b40:	str	r3, [r4, #72]	; 0x48
   17b44:	mov	r0, r4
   17b48:	pop	{r3, r4, r5, r6, r7, lr}
   17b4c:	b	10b98 <free@plt>
   17b50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b54:	movw	r4, #53912	; 0xd298
   17b58:	movt	r4, #2
   17b5c:	sub	sp, sp, #32768	; 0x8000
   17b60:	sub	sp, sp, #108	; 0x6c
   17b64:	movw	r2, #53992	; 0xd2e8
   17b68:	ldr	r3, [r4]
   17b6c:	movt	r2, #2
   17b70:	add	r5, sp, #32768	; 0x8000
   17b74:	str	r4, [sp, #28]
   17b78:	str	r1, [r2]
   17b7c:	mov	r4, r0
   17b80:	mov	r1, #76	; 0x4c
   17b84:	mov	r0, #1
   17b88:	str	r3, [r5, #100]	; 0x64
   17b8c:	bl	10b68 <calloc@plt>
   17b90:	cmp	r0, #0
   17b94:	str	r0, [sp, #16]
   17b98:	beq	19e48 <ftello64@plt+0x9100>
   17b9c:	movw	r2, #53900	; 0xd28c
   17ba0:	movt	r2, #2
   17ba4:	movw	r1, #51036	; 0xc75c
   17ba8:	mov	r0, r4
   17bac:	ldr	r3, [r2]
   17bb0:	movt	r1, #1
   17bb4:	blx	r3
   17bb8:	subs	r6, r0, #0
   17bbc:	str	r6, [sp, #24]
   17bc0:	beq	19e50 <ftello64@plt+0x9108>
   17bc4:	ldr	ip, [sp, #24]
   17bc8:	add	lr, sp, #32768	; 0x8000
   17bcc:	add	lr, lr, #104	; 0x68
   17bd0:	movw	r5, #32708	; 0x7fc4
   17bd4:	movt	r5, #65535	; 0xffff
   17bd8:	mov	r1, #2
   17bdc:	mov	r7, #0
   17be0:	mov	r2, #0
   17be4:	str	ip, [lr, r5]
   17be8:	mov	r3, #0
   17bec:	str	r1, [sp]
   17bf0:	add	r6, sp, #48	; 0x30
   17bf4:	ldr	r1, [ip, #8]
   17bf8:	add	ip, sp, #32768	; 0x8000
   17bfc:	add	r4, sp, #104	; 0x68
   17c00:	add	fp, sp, #32768	; 0x8000
   17c04:	str	r7, [ip, #64]	; 0x40
   17c08:	mov	r8, #8
   17c0c:	blx	r1
   17c10:	add	lr, sp, #32768	; 0x8000
   17c14:	add	lr, lr, #104	; 0x68
   17c18:	sub	r4, r4, #60	; 0x3c
   17c1c:	add	fp, fp, #60	; 0x3c
   17c20:	ldr	r0, [lr, r5]
   17c24:	ldr	r3, [r0, #12]
   17c28:	blx	r3
   17c2c:	add	r1, sp, #32768	; 0x8000
   17c30:	add	r1, r1, #104	; 0x68
   17c34:	add	lr, sp, #32768	; 0x8000
   17c38:	mov	r2, #0
   17c3c:	mov	r3, #0
   17c40:	ldr	ip, [r1, r5]
   17c44:	str	r7, [sp]
   17c48:	ldr	r1, [ip, #8]
   17c4c:	str	r0, [lr, #68]	; 0x44
   17c50:	mov	r0, ip
   17c54:	blx	r1
   17c58:	add	r1, sp, #32768	; 0x8000
   17c5c:	add	r1, r1, #104	; 0x68
   17c60:	mov	r2, #32768	; 0x8000
   17c64:	mov	r3, #0
   17c68:	ldr	r0, [r1, r5]
   17c6c:	mov	r1, r6
   17c70:	ldr	ip, [r0, #20]
   17c74:	blx	ip
   17c78:	add	r2, sp, #32768	; 0x8000
   17c7c:	ldr	r3, [r2, #68]	; 0x44
   17c80:	str	r6, [r2, #48]	; 0x30
   17c84:	cmp	r3, r7
   17c88:	str	r6, [r2, #52]	; 0x34
   17c8c:	str	r8, [r2, #60]	; 0x3c
   17c90:	add	r3, sp, #32768	; 0x8000
   17c94:	str	r0, [r2, #72]	; 0x48
   17c98:	add	r0, r6, r0
   17c9c:	str	r0, [r2, #56]	; 0x38
   17ca0:	ble	17e18 <ftello64@plt+0x70d0>
   17ca4:	ldr	r2, [r3, #64]	; 0x40
   17ca8:	add	r3, r2, #32512	; 0x7f00
   17cac:	add	r3, r3, #255	; 0xff
   17cb0:	cmp	r3, #32768	; 0x8000
   17cb4:	bcs	17e7c <ftello64@plt+0x7134>
   17cb8:	add	r5, sp, #32768	; 0x8000
   17cbc:	rsb	r3, r2, r4
   17cc0:	add	r3, r3, #4
   17cc4:	str	r3, [r5, #52]	; 0x34
   17cc8:	mov	r1, #32
   17ccc:	mov	r0, r4
   17cd0:	bl	171b8 <ftello64@plt+0x6470>
   17cd4:	ldr	r6, [sp, #16]
   17cd8:	mov	r1, #32
   17cdc:	str	r0, [r6]
   17ce0:	mov	r0, r4
   17ce4:	bl	171b8 <ftello64@plt+0x6470>
   17ce8:	ldr	lr, [r6]
   17cec:	movw	r3, #19798	; 0x4d56
   17cf0:	movt	r3, #18500	; 0x4844
   17cf4:	cmp	lr, r3
   17cf8:	mov	ip, r0
   17cfc:	str	r0, [r6, #4]
   17d00:	bne	17d28 <ftello64@plt+0x6fe0>
   17d04:	movw	r6, #12336	; 0x3030
   17d08:	mov	r3, r6
   17d0c:	movt	r6, #12337	; 0x3031
   17d10:	movt	r3, #12338	; 0x3032
   17d14:	cmp	r0, r6
   17d18:	cmpne	r0, r3
   17d1c:	moveq	r6, #0
   17d20:	movne	r6, #1
   17d24:	beq	17ee8 <ftello64@plt+0x71a0>
   17d28:	movw	r3, #53924	; 0xd2a4
   17d2c:	movt	r3, #2
   17d30:	add	r7, sp, #32768	; 0x8000
   17d34:	add	r1, sp, #32768	; 0x8000
   17d38:	ldr	r0, [r3]
   17d3c:	add	r3, sp, #32768	; 0x8000
   17d40:	lsr	r5, lr, #24
   17d44:	lsr	r4, lr, #16
   17d48:	add	r1, r1, #76	; 0x4c
   17d4c:	add	r3, r3, #88	; 0x58
   17d50:	str	r1, [sp]
   17d54:	movw	r2, #51708	; 0xc9fc
   17d58:	mov	r1, #1
   17d5c:	movt	r2, #1
   17d60:	strb	lr, [r7, #79]	; 0x4f
   17d64:	lsr	lr, lr, #8
   17d68:	strb	ip, [r7, #83]	; 0x53
   17d6c:	strb	r5, [r7, #76]	; 0x4c
   17d70:	mov	r5, #72	; 0x48
   17d74:	strb	r4, [r7, #77]	; 0x4d
   17d78:	lsr	r4, ip, #24
   17d7c:	strb	lr, [r7, #78]	; 0x4e
   17d80:	lsr	lr, ip, #16
   17d84:	strb	r4, [r7, #80]	; 0x50
   17d88:	lsr	ip, ip, #8
   17d8c:	mov	r4, #0
   17d90:	strb	lr, [r7, #81]	; 0x51
   17d94:	strb	ip, [r7, #82]	; 0x52
   17d98:	mov	lr, #77	; 0x4d
   17d9c:	mov	ip, #68	; 0x44
   17da0:	strb	r5, [r7, #88]	; 0x58
   17da4:	strb	ip, [r7, #89]	; 0x59
   17da8:	mov	r5, #86	; 0x56
   17dac:	mov	ip, #48	; 0x30
   17db0:	strb	lr, [r7, #90]	; 0x5a
   17db4:	strb	ip, [r7, #92]	; 0x5c
   17db8:	mov	lr, #50	; 0x32
   17dbc:	strb	ip, [r7, #94]	; 0x5e
   17dc0:	strb	lr, [r7, #93]	; 0x5d
   17dc4:	strb	ip, [r7, #95]	; 0x5f
   17dc8:	strb	r4, [r7, #84]	; 0x54
   17dcc:	strb	r4, [r7, #96]	; 0x60
   17dd0:	strb	r5, [r7, #91]	; 0x5b
   17dd4:	bl	10cdc <__fprintf_chk@plt>
   17dd8:	ldr	ip, [sp, #24]
   17ddc:	mov	r0, ip
   17de0:	ldr	r3, [ip, #4]
   17de4:	blx	r3
   17de8:	ldr	r0, [sp, #16]
   17dec:	bl	179b8 <ftello64@plt+0x6c70>
   17df0:	mov	r0, r4
   17df4:	ldr	r4, [sp, #28]
   17df8:	add	r1, sp, #32768	; 0x8000
   17dfc:	ldr	r2, [r1, #100]	; 0x64
   17e00:	ldr	r3, [r4]
   17e04:	cmp	r2, r3
   17e08:	bne	19e80 <ftello64@plt+0x9138>
   17e0c:	add	sp, sp, #32768	; 0x8000
   17e10:	add	sp, sp, #108	; 0x6c
   17e14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e18:	add	r3, r3, #104	; 0x68
   17e1c:	add	ip, sp, #32768	; 0x8000
   17e20:	mov	r2, #0
   17e24:	ldr	r0, [r3, r5]
   17e28:	mov	r3, #0
   17e2c:	str	r7, [sp]
   17e30:	str	r7, [ip, #64]	; 0x40
   17e34:	ldr	r1, [r0, #8]
   17e38:	blx	r1
   17e3c:	add	lr, sp, #32768	; 0x8000
   17e40:	add	lr, lr, #104	; 0x68
   17e44:	mov	r1, r6
   17e48:	mov	r2, #32768	; 0x8000
   17e4c:	mov	r3, #0
   17e50:	ldr	r0, [lr, r5]
   17e54:	ldr	ip, [r0, #20]
   17e58:	blx	ip
   17e5c:	add	r1, sp, #32768	; 0x8000
   17e60:	str	r6, [r1, #48]	; 0x30
   17e64:	str	r8, [r1, #60]	; 0x3c
   17e68:	add	r6, r6, r0
   17e6c:	str	r0, [r1, #72]	; 0x48
   17e70:	str	r6, [r1, #56]	; 0x38
   17e74:	str	r6, [r1, #52]	; 0x34
   17e78:	b	17cc8 <ftello64@plt+0x6f80>
   17e7c:	add	ip, sp, #32768	; 0x8000
   17e80:	mov	r2, #0
   17e84:	add	ip, ip, #104	; 0x68
   17e88:	mov	r3, #0
   17e8c:	ldr	r1, [ip, r5]
   17e90:	str	r7, [sp]
   17e94:	mov	r0, r1
   17e98:	ldr	r1, [r1, #8]
   17e9c:	blx	r1
   17ea0:	add	lr, sp, #32768	; 0x8000
   17ea4:	add	lr, lr, #104	; 0x68
   17ea8:	add	r1, sp, #32768	; 0x8000
   17eac:	mov	r2, #32768	; 0x8000
   17eb0:	mov	r3, #0
   17eb4:	ldr	r0, [lr, r5]
   17eb8:	str	r7, [r1, #64]	; 0x40
   17ebc:	mov	r1, r6
   17ec0:	ldr	ip, [r0, #20]
   17ec4:	blx	ip
   17ec8:	add	r2, sp, #32768	; 0x8000
   17ecc:	str	r8, [fp]
   17ed0:	str	r6, [r2, #48]	; 0x30
   17ed4:	str	r6, [r2, #52]	; 0x34
   17ed8:	add	r3, r6, r0
   17edc:	str	r0, [r2, #72]	; 0x48
   17ee0:	str	r3, [r2, #56]	; 0x38
   17ee4:	b	17cc8 <ftello64@plt+0x6f80>
   17ee8:	mov	r1, #32
   17eec:	mov	r0, r4
   17ef0:	bl	171b8 <ftello64@plt+0x6470>
   17ef4:	ldr	r7, [sp, #16]
   17ef8:	mov	r1, #32
   17efc:	movw	r5, #32708	; 0x7fc4
   17f00:	movt	r5, #65535	; 0xffff
   17f04:	str	r0, [r7, #8]
   17f08:	mov	r0, r4
   17f0c:	bl	171b8 <ftello64@plt+0x6470>
   17f10:	mov	r1, #32
   17f14:	str	r0, [r7, #12]
   17f18:	mov	r0, r4
   17f1c:	bl	171b8 <ftello64@plt+0x6470>
   17f20:	mov	r1, #32
   17f24:	str	r0, [r7, #16]
   17f28:	mov	r0, r4
   17f2c:	bl	171b8 <ftello64@plt+0x6470>
   17f30:	mov	r1, #32
   17f34:	str	r0, [r7, #20]
   17f38:	mov	r0, r4
   17f3c:	bl	171b8 <ftello64@plt+0x6470>
   17f40:	add	ip, sp, #32768	; 0x8000
   17f44:	ldr	r3, [ip, #68]	; 0x44
   17f48:	cmp	r3, #40	; 0x28
   17f4c:	str	r0, [r7, #24]
   17f50:	ble	186c8 <ftello64@plt+0x7980>
   17f54:	add	r7, sp, #32768	; 0x8000
   17f58:	ldr	r1, [r7, #64]	; 0x40
   17f5c:	add	r3, r1, #32512	; 0x7f00
   17f60:	add	r3, r3, #215	; 0xd7
   17f64:	cmp	r3, #32768	; 0x8000
   17f68:	bcs	18ea0 <ftello64@plt+0x8158>
   17f6c:	add	lr, sp, #32768	; 0x8000
   17f70:	rsb	r1, r1, #40	; 0x28
   17f74:	mov	r0, #8
   17f78:	ldr	r2, [lr, #48]	; 0x30
   17f7c:	ldr	r3, [lr, #56]	; 0x38
   17f80:	add	r2, r2, r1
   17f84:	str	r0, [lr, #60]	; 0x3c
   17f88:	add	r1, r2, #4
   17f8c:	str	r2, [lr, #52]	; 0x34
   17f90:	cmp	r1, r3
   17f94:	bcs	18740 <ftello64@plt+0x79f8>
   17f98:	add	r1, r2, #6
   17f9c:	add	r7, sp, #32768	; 0x8000
   17fa0:	cmp	r3, r1
   17fa4:	add	r2, r2, #4
   17fa8:	movw	r5, #32708	; 0x7fc4
   17fac:	mov	r3, #8
   17fb0:	str	r2, [r7, #52]	; 0x34
   17fb4:	movt	r5, #65535	; 0xffff
   17fb8:	str	r3, [r7, #60]	; 0x3c
   17fbc:	bls	18e28 <ftello64@plt+0x80e0>
   17fc0:	add	r2, sp, #32768	; 0x8000
   17fc4:	mov	r5, #8
   17fc8:	mov	r1, r5
   17fcc:	mov	r0, r4
   17fd0:	ldr	r3, [r2, #52]	; 0x34
   17fd4:	add	r7, sp, #32768	; 0x8000
   17fd8:	str	r5, [r2, #60]	; 0x3c
   17fdc:	add	r3, r3, #2
   17fe0:	str	r3, [r2, #52]	; 0x34
   17fe4:	bl	171b8 <ftello64@plt+0x6470>
   17fe8:	ldr	r6, [sp, #16]
   17fec:	mov	r1, r5
   17ff0:	movw	r5, #32708	; 0x7fc4
   17ff4:	movt	r5, #65535	; 0xffff
   17ff8:	strb	r0, [r6, #28]
   17ffc:	mov	r0, r4
   18000:	bl	171b8 <ftello64@plt+0x6470>
   18004:	ldr	r3, [r7, #52]	; 0x34
   18008:	ldr	r1, [r7, #56]	; 0x38
   1800c:	add	r2, r3, #3
   18010:	cmp	r1, r2
   18014:	strb	r0, [r6, #29]
   18018:	bls	18dac <ftello64@plt+0x8064>
   1801c:	ldr	r6, [r7, #60]	; 0x3c
   18020:	sub	r3, r6, #31
   18024:	add	r0, sp, #32768	; 0x8000
   18028:	cmp	r3, #0
   1802c:	str	r3, [r0, #60]	; 0x3c
   18030:	bgt	1805c <ftello64@plt+0x7314>
   18034:	rsb	r6, r6, #39	; 0x27
   18038:	ldr	r1, [r0, #52]	; 0x34
   1803c:	add	r2, r6, #7
   18040:	cmp	r6, #0
   18044:	movlt	r6, r2
   18048:	asr	r2, r6, #3
   1804c:	add	r1, r1, r2
   18050:	str	r1, [r0, #52]	; 0x34
   18054:	add	r3, r3, r2, lsl #3
   18058:	str	r3, [r0, #60]	; 0x3c
   1805c:	mov	r1, #1
   18060:	mov	r0, r4
   18064:	bl	171b8 <ftello64@plt+0x6470>
   18068:	ldr	r6, [sp, #16]
   1806c:	mov	r1, #32
   18070:	add	r7, sp, #32768	; 0x8000
   18074:	movw	r5, #32708	; 0x7fc4
   18078:	movt	r5, #65535	; 0xffff
   1807c:	strb	r0, [r6, #30]
   18080:	mov	r0, r4
   18084:	bl	171b8 <ftello64@plt+0x6470>
   18088:	mov	r1, #32
   1808c:	str	r0, [r6, #32]
   18090:	mov	r0, r4
   18094:	bl	171b8 <ftello64@plt+0x6470>
   18098:	ldr	r3, [r7, #52]	; 0x34
   1809c:	ldr	r1, [r7, #56]	; 0x38
   180a0:	add	r2, r3, #128	; 0x80
   180a4:	cmp	r1, r2
   180a8:	str	r0, [r6, #36]	; 0x24
   180ac:	bls	18d30 <ftello64@plt+0x7fe8>
   180b0:	ldr	r6, [r7, #60]	; 0x3c
   180b4:	sub	r3, r6, #1024	; 0x400
   180b8:	add	r0, sp, #32768	; 0x8000
   180bc:	cmp	r3, #0
   180c0:	str	r3, [r0, #60]	; 0x3c
   180c4:	bgt	180ec <ftello64@plt+0x73a4>
   180c8:	rsb	r6, r6, #1024	; 0x400
   180cc:	ldr	r1, [r0, #52]	; 0x34
   180d0:	adds	r2, r6, #8
   180d4:	addmi	r2, r6, #15
   180d8:	asr	r2, r2, #3
   180dc:	add	r1, r1, r2
   180e0:	str	r1, [r0, #52]	; 0x34
   180e4:	add	r3, r3, r2, lsl #3
   180e8:	str	r3, [r0, #60]	; 0x3c
   180ec:	mov	r1, #16
   180f0:	mov	r0, r4
   180f4:	bl	171b8 <ftello64@plt+0x6470>
   180f8:	add	r1, sp, #32768	; 0x8000
   180fc:	ldr	r2, [r1, #52]	; 0x34
   18100:	ldr	sl, [r1, #64]	; 0x40
   18104:	ldr	r7, [r1, #48]	; 0x30
   18108:	str	r2, [sp, #8]
   1810c:	ldr	r9, [r1, #60]	; 0x3c
   18110:	subs	r8, r0, #0
   18114:	bne	18c2c <ftello64@plt+0x7ee4>
   18118:	ldr	r7, [sp, #16]
   1811c:	ldrb	r3, [r7, #30]
   18120:	cmp	r3, #0
   18124:	bne	189f4 <ftello64@plt+0x7cac>
   18128:	ldr	ip, [sp, #16]
   1812c:	add	lr, sp, #32768	; 0x8000
   18130:	movw	r2, #32708	; 0x7fc4
   18134:	movt	r2, #65535	; 0xffff
   18138:	ldr	r3, [lr, #68]	; 0x44
   1813c:	ldr	r5, [ip, #8]
   18140:	sbfx	r5, r5, #0, #29
   18144:	cmp	r5, r3
   18148:	blt	187c8 <ftello64@plt+0x7a80>
   1814c:	cmp	r3, #32768	; 0x8000
   18150:	ble	19b3c <ftello64@plt+0x8df4>
   18154:	add	r5, sp, #32768	; 0x8000
   18158:	add	r6, sp, #32768	; 0x8000
   1815c:	add	r5, r5, #104	; 0x68
   18160:	sub	r3, r3, #32768	; 0x8000
   18164:	str	r3, [r6, #64]	; 0x40
   18168:	mov	r3, #0
   1816c:	ldr	r0, [r5, r2]
   18170:	mov	r2, #2
   18174:	str	r2, [sp]
   18178:	mov	r2, #32768	; 0x8000
   1817c:	ldr	r1, [r0, #8]
   18180:	blx	r1
   18184:	add	r6, sp, #32768	; 0x8000
   18188:	movw	r1, #32708	; 0x7fc4
   1818c:	add	r6, r6, #104	; 0x68
   18190:	movt	r1, #65535	; 0xffff
   18194:	add	r5, sp, #48	; 0x30
   18198:	mov	r2, #32768	; 0x8000
   1819c:	ldr	r0, [r6, r1]
   181a0:	mov	r3, #0
   181a4:	mov	r1, r5
   181a8:	add	r7, sp, #32768	; 0x8000
   181ac:	ldr	ip, [r0, #20]
   181b0:	blx	ip
   181b4:	str	r5, [r7, #48]	; 0x30
   181b8:	add	r3, r5, r0
   181bc:	str	r0, [r7, #72]	; 0x48
   181c0:	add	r2, r3, #5
   181c4:	mov	r0, #8
   181c8:	mov	r1, r3
   181cc:	str	r3, [r7, #56]	; 0x38
   181d0:	str	r3, [r7, #52]	; 0x34
   181d4:	str	r0, [r7, #60]	; 0x3c
   181d8:	cmp	r3, r2
   181dc:	bls	18814 <ftello64@plt+0x7acc>
   181e0:	add	r0, sp, #32768	; 0x8000
   181e4:	mov	r3, #8
   181e8:	mov	r1, r3
   181ec:	ldr	r2, [r0, #52]	; 0x34
   181f0:	str	r3, [r0, #60]	; 0x3c
   181f4:	mov	r0, r4
   181f8:	add	r3, r2, #5
   181fc:	add	r2, sp, #32768	; 0x8000
   18200:	str	r3, [r2, #52]	; 0x34
   18204:	bl	171b8 <ftello64@plt+0x6470>
   18208:	ldr	r5, [sp, #16]
   1820c:	strb	r0, [r5, #52]	; 0x34
   18210:	uxtb	r5, r0
   18214:	add	r0, r5, r5, lsl #1
   18218:	lsl	r0, r0, #2
   1821c:	bl	10c34 <malloc@plt>
   18220:	ldr	r6, [sp, #16]
   18224:	cmp	r5, #0
   18228:	str	r0, [r6, #56]	; 0x38
   1822c:	beq	182f4 <ftello64@plt+0x75ac>
   18230:	ldr	r9, [sp, #16]
   18234:	add	r7, r0, #8
   18238:	mov	r8, #0
   1823c:	mov	r1, #32
   18240:	mov	r0, r4
   18244:	bl	171b8 <ftello64@plt+0x6470>
   18248:	mov	r1, #8
   1824c:	str	r0, [r7, #-8]
   18250:	mov	r0, r4
   18254:	bl	171b8 <ftello64@plt+0x6470>
   18258:	mov	r1, #8
   1825c:	strb	r0, [r7, #-4]
   18260:	mov	r0, r4
   18264:	bl	171b8 <ftello64@plt+0x6470>
   18268:	ldrb	r6, [r7, #-4]
   1826c:	strb	r0, [r7, #-3]
   18270:	lsl	r0, r6, #4
   18274:	bl	10c34 <malloc@plt>
   18278:	cmp	r6, #0
   1827c:	movne	r6, #0
   18280:	str	r0, [r7]
   18284:	movne	r5, r0
   18288:	beq	182e0 <ftello64@plt+0x7598>
   1828c:	mov	r1, #16
   18290:	mov	r0, r4
   18294:	bl	171b8 <ftello64@plt+0x6470>
   18298:	mov	r1, #32
   1829c:	add	r6, r6, #1
   182a0:	add	r5, r5, #16
   182a4:	strh	r0, [r5, #-16]
   182a8:	mov	r0, r4
   182ac:	bl	171b8 <ftello64@plt+0x6470>
   182b0:	mov	r1, #32
   182b4:	str	r0, [r5, #-12]
   182b8:	mov	r0, r4
   182bc:	bl	171b8 <ftello64@plt+0x6470>
   182c0:	mov	r1, #32
   182c4:	str	r0, [r5, #-8]
   182c8:	mov	r0, r4
   182cc:	bl	171b8 <ftello64@plt+0x6470>
   182d0:	ldrb	r3, [r7, #-4]
   182d4:	cmp	r6, r3
   182d8:	str	r0, [r5, #-4]
   182dc:	blt	1828c <ftello64@plt+0x7544>
   182e0:	ldrb	r3, [r9, #52]	; 0x34
   182e4:	add	r8, r8, #1
   182e8:	add	r7, r7, #12
   182ec:	cmp	r8, r3
   182f0:	blt	1823c <ftello64@plt+0x74f4>
   182f4:	ldr	r7, [sp, #16]
   182f8:	add	ip, sp, #32768	; 0x8000
   182fc:	movw	r2, #32708	; 0x7fc4
   18300:	movt	r2, #65535	; 0xffff
   18304:	ldr	r3, [ip, #68]	; 0x44
   18308:	ldr	r5, [r7, #12]
   1830c:	sbfx	r5, r5, #0, #29
   18310:	cmp	r5, r3
   18314:	blt	18924 <ftello64@plt+0x7bdc>
   18318:	cmp	r3, #32768	; 0x8000
   1831c:	ble	18f20 <ftello64@plt+0x81d8>
   18320:	add	lr, sp, #32768	; 0x8000
   18324:	add	r1, sp, #32768	; 0x8000
   18328:	add	lr, lr, #104	; 0x68
   1832c:	sub	r3, r3, #32768	; 0x8000
   18330:	str	r3, [r1, #64]	; 0x40
   18334:	mov	r3, #0
   18338:	ldr	r0, [lr, r2]
   1833c:	mov	r2, #2
   18340:	str	r2, [sp]
   18344:	mov	r2, #32768	; 0x8000
   18348:	ldr	r1, [r0, #8]
   1834c:	blx	r1
   18350:	add	r7, sp, #32768	; 0x8000
   18354:	movw	r1, #32708	; 0x7fc4
   18358:	add	r7, r7, #104	; 0x68
   1835c:	movt	r1, #65535	; 0xffff
   18360:	add	r5, sp, #48	; 0x30
   18364:	mov	r2, #32768	; 0x8000
   18368:	ldr	r0, [r7, r1]
   1836c:	mov	r3, #0
   18370:	mov	r1, r5
   18374:	ldr	ip, [r0, #20]
   18378:	blx	ip
   1837c:	add	ip, sp, #32768	; 0x8000
   18380:	str	r5, [ip, #48]	; 0x30
   18384:	add	r3, r5, r0
   18388:	str	r0, [ip, #72]	; 0x48
   1838c:	add	r2, r3, #5
   18390:	mov	r0, #8
   18394:	mov	r1, r3
   18398:	str	r3, [ip, #56]	; 0x38
   1839c:	str	r3, [ip, #52]	; 0x34
   183a0:	str	r0, [ip, #60]	; 0x3c
   183a4:	cmp	r3, r2
   183a8:	bls	18970 <ftello64@plt+0x7c28>
   183ac:	add	r0, sp, #32768	; 0x8000
   183b0:	mov	r3, #8
   183b4:	mov	r1, r3
   183b8:	ldr	r2, [r0, #52]	; 0x34
   183bc:	str	r3, [r0, #60]	; 0x3c
   183c0:	mov	r0, r4
   183c4:	add	r3, r2, #5
   183c8:	add	r2, sp, #32768	; 0x8000
   183cc:	str	r3, [r2, #52]	; 0x34
   183d0:	bl	171b8 <ftello64@plt+0x6470>
   183d4:	ldr	r5, [sp, #16]
   183d8:	strb	r0, [r5, #60]	; 0x3c
   183dc:	uxtb	r5, r0
   183e0:	add	r0, r5, r5, lsl #1
   183e4:	lsl	r0, r0, #2
   183e8:	bl	10c34 <malloc@plt>
   183ec:	ldr	r6, [sp, #16]
   183f0:	cmp	r5, #0
   183f4:	str	r0, [r6, #64]	; 0x40
   183f8:	beq	1863c <ftello64@plt+0x78f4>
   183fc:	movw	r9, #32708	; 0x7fc4
   18400:	movt	r9, #65535	; 0xffff
   18404:	add	r0, r0, #8
   18408:	movw	r5, #53924	; 0xd2a4
   1840c:	mov	r6, #0
   18410:	movt	r5, #2
   18414:	str	r0, [sp, #8]
   18418:	str	r5, [sp, #20]
   1841c:	str	r6, [sp, #36]	; 0x24
   18420:	mov	r1, #32
   18424:	mov	r0, r4
   18428:	bl	171b8 <ftello64@plt+0x6470>
   1842c:	ldr	r7, [sp, #8]
   18430:	mov	r1, #16
   18434:	str	r0, [r7, #-8]
   18438:	mov	r0, r4
   1843c:	bl	171b8 <ftello64@plt+0x6470>
   18440:	mov	r1, #8
   18444:	strh	r0, [r7, #-4]
   18448:	mov	r0, r4
   1844c:	bl	171b8 <ftello64@plt+0x6470>
   18450:	mov	r1, #8
   18454:	strb	r0, [r7, #-2]
   18458:	mov	r0, r4
   1845c:	bl	171b8 <ftello64@plt+0x6470>
   18460:	ldrb	r6, [r7, #-2]
   18464:	add	r3, r6, r6, lsl #1
   18468:	strb	r0, [r7, #-1]
   1846c:	lsl	r0, r3, #2
   18470:	bl	10c34 <malloc@plt>
   18474:	cmp	r6, #0
   18478:	str	r0, [r7]
   1847c:	beq	18614 <ftello64@plt+0x78cc>
   18480:	add	r5, r0, #8
   18484:	add	r7, sp, #32768	; 0x8000
   18488:	mov	sl, #0
   1848c:	add	r7, r7, #68	; 0x44
   18490:	str	r7, [sp, #12]
   18494:	mov	r0, r4
   18498:	mov	r1, #16
   1849c:	bl	171b8 <ftello64@plt+0x6470>
   184a0:	ldr	r3, [fp]
   184a4:	rsb	r3, r3, #0
   184a8:	tst	r3, #7
   184ac:	strh	r0, [r5, #-8]
   184b0:	bne	191f8 <ftello64@plt+0x84b0>
   184b4:	mov	r1, #8
   184b8:	mov	r0, r4
   184bc:	bl	171b8 <ftello64@plt+0x6470>
   184c0:	add	lr, sp, #32768	; 0x8000
   184c4:	ldr	ip, [fp]
   184c8:	mov	r1, #8
   184cc:	ldr	r2, [lr, #52]	; 0x34
   184d0:	mov	r7, #0
   184d4:	ldr	r3, [lr, #48]	; 0x30
   184d8:	strb	r7, [r5]
   184dc:	rsb	r3, r3, r2
   184e0:	ldr	r2, [lr, #64]	; 0x40
   184e4:	add	r3, r3, #1
   184e8:	rsb	r3, ip, r3, lsl #3
   184ec:	add	r3, r3, r2, lsl #3
   184f0:	asr	r8, r3, #3
   184f4:	mov	r6, r0
   184f8:	mov	r0, r4
   184fc:	bl	171b8 <ftello64@plt+0x6470>
   18500:	uxtb	r3, r0
   18504:	strb	r3, [r5, #-6]
   18508:	cmp	r3, #134	; 0x86
   1850c:	bls	190e4 <ftello64@plt+0x839c>
   18510:	cmp	r3, #160	; 0xa0
   18514:	beq	192c0 <ftello64@plt+0x8578>
   18518:	bhi	192e4 <ftello64@plt+0x859c>
   1851c:	cmp	r3, #144	; 0x90
   18520:	bcc	192f4 <ftello64@plt+0x85ac>
   18524:	cmp	r3, #145	; 0x91
   18528:	bls	192c0 <ftello64@plt+0x8578>
   1852c:	cmp	r3, #146	; 0x92
   18530:	bne	192f4 <ftello64@plt+0x85ac>
   18534:	mov	r0, r4
   18538:	mov	r1, #8
   1853c:	bl	171b8 <ftello64@plt+0x6470>
   18540:	strb	r0, [r5, #-1]
   18544:	mov	r0, r4
   18548:	mov	r1, #8
   1854c:	bl	171b8 <ftello64@plt+0x6470>
   18550:	strb	r0, [r5, r7]
   18554:	add	r7, r7, #1
   18558:	cmp	r7, #3
   1855c:	bne	18544 <ftello64@plt+0x77fc>
   18560:	ldr	r7, [sp, #12]
   18564:	add	r6, r6, r8
   18568:	sbfx	r6, r6, #0, #29
   1856c:	mov	r1, #0
   18570:	strb	r1, [r5, #3]
   18574:	ldr	r3, [r7]
   18578:	cmp	r6, r3
   1857c:	blt	190a4 <ftello64@plt+0x835c>
   18580:	cmp	r3, #32768	; 0x8000
   18584:	ble	19294 <ftello64@plt+0x854c>
   18588:	add	ip, sp, #32768	; 0x8000
   1858c:	add	lr, sp, #32768	; 0x8000
   18590:	add	ip, ip, #104	; 0x68
   18594:	sub	r3, r3, #32768	; 0x8000
   18598:	mov	r2, #2
   1859c:	str	r3, [lr, #64]	; 0x40
   185a0:	ldr	r0, [ip, r9]
   185a4:	mov	r3, #0
   185a8:	str	r2, [sp]
   185ac:	mov	r2, #32768	; 0x8000
   185b0:	ldr	r1, [r0, #8]
   185b4:	blx	r1
   185b8:	add	r7, sp, #32768	; 0x8000
   185bc:	add	r6, sp, #48	; 0x30
   185c0:	add	r7, r7, #104	; 0x68
   185c4:	mov	r3, #0
   185c8:	mov	r1, r6
   185cc:	mov	r2, #32768	; 0x8000
   185d0:	ldr	r0, [r7, r9]
   185d4:	ldr	ip, [r0, #20]
   185d8:	blx	ip
   185dc:	add	lr, sp, #32768	; 0x8000
   185e0:	mov	r3, #8
   185e4:	str	r3, [fp]
   185e8:	str	r6, [lr, #48]	; 0x30
   185ec:	str	r0, [lr, #72]	; 0x48
   185f0:	add	r6, r6, r0
   185f4:	str	r6, [lr, #56]	; 0x38
   185f8:	str	r6, [lr, #52]	; 0x34
   185fc:	ldr	r6, [sp, #8]
   18600:	add	sl, sl, #1
   18604:	add	r5, r5, #12
   18608:	ldrb	r3, [r6, #-2]
   1860c:	cmp	sl, r3
   18610:	blt	18494 <ftello64@plt+0x774c>
   18614:	ldr	ip, [sp, #16]
   18618:	ldr	r5, [sp, #36]	; 0x24
   1861c:	ldr	r6, [sp, #8]
   18620:	ldrb	r3, [ip, #60]	; 0x3c
   18624:	add	r5, r5, #1
   18628:	add	r6, r6, #12
   1862c:	str	r5, [sp, #36]	; 0x24
   18630:	cmp	r5, r3
   18634:	str	r6, [sp, #8]
   18638:	blt	18420 <ftello64@plt+0x76d8>
   1863c:	ldr	r7, [sp, #16]
   18640:	add	ip, sp, #32768	; 0x8000
   18644:	movw	r2, #32708	; 0x7fc4
   18648:	movt	r2, #65535	; 0xffff
   1864c:	ldr	r3, [ip, #68]	; 0x44
   18650:	ldr	r5, [r7, #16]
   18654:	sbfx	r5, r5, #0, #29
   18658:	cmp	r5, r3
   1865c:	bge	1901c <ftello64@plt+0x82d4>
   18660:	add	lr, sp, #32768	; 0x8000
   18664:	ldr	r3, [lr, #64]	; 0x40
   18668:	cmp	r5, r3
   1866c:	blt	19b6c <ftello64@plt+0x8e24>
   18670:	add	r2, r3, #32512	; 0x7f00
   18674:	add	r2, r2, #255	; 0xff
   18678:	cmp	r5, r2
   1867c:	bgt	19b6c <ftello64@plt+0x8e24>
   18680:	add	r6, sp, #32768	; 0x8000
   18684:	rsb	r3, r3, r5
   18688:	mov	r1, #8
   1868c:	ldr	r2, [r6, #48]	; 0x30
   18690:	str	r1, [r6, #60]	; 0x3c
   18694:	add	r3, r2, r3
   18698:	str	r3, [r6, #52]	; 0x34
   1869c:	mov	r0, r4
   186a0:	mov	r1, #32
   186a4:	bl	171b8 <ftello64@plt+0x6470>
   186a8:	cmp	r0, #0
   186ac:	bne	19470 <ftello64@plt+0x8728>
   186b0:	ldr	r7, [sp, #24]
   186b4:	mov	r0, r7
   186b8:	ldr	r3, [r7, #4]
   186bc:	blx	r3
   186c0:	ldr	r0, [sp, #16]
   186c4:	b	17df4 <ftello64@plt+0x70ac>
   186c8:	add	lr, sp, #32768	; 0x8000
   186cc:	mov	r2, #0
   186d0:	add	lr, lr, #104	; 0x68
   186d4:	mov	r3, #0
   186d8:	add	r7, sp, #48	; 0x30
   186dc:	ldr	r0, [lr, r5]
   186e0:	str	r6, [sp]
   186e4:	str	r6, [ip, #64]	; 0x40
   186e8:	ldr	r1, [r0, #8]
   186ec:	blx	r1
   186f0:	add	r2, sp, #32768	; 0x8000
   186f4:	add	r2, r2, #104	; 0x68
   186f8:	mov	r3, #0
   186fc:	mov	r1, r7
   18700:	ldr	r0, [r2, r5]
   18704:	mov	r2, #32768	; 0x8000
   18708:	add	r5, sp, #32768	; 0x8000
   1870c:	ldr	ip, [r0, #20]
   18710:	blx	ip
   18714:	str	r7, [r5, #48]	; 0x30
   18718:	add	r3, r7, r0
   1871c:	str	r0, [r5, #72]	; 0x48
   18720:	add	r1, r3, #4
   18724:	mov	r0, #8
   18728:	cmp	r1, r3
   1872c:	str	r3, [r5, #56]	; 0x38
   18730:	str	r3, [r5, #52]	; 0x34
   18734:	mov	r2, r3
   18738:	str	r0, [r5, #60]	; 0x3c
   1873c:	bcc	17f98 <ftello64@plt+0x7250>
   18740:	add	r0, sp, #32768	; 0x8000
   18744:	add	r3, sp, #32768	; 0x8000
   18748:	add	lr, sp, #32768	; 0x8000
   1874c:	add	r3, r3, #104	; 0x68
   18750:	movw	r6, #32708	; 0x7fc4
   18754:	movt	r6, #65535	; 0xffff
   18758:	ldr	ip, [r0, #48]	; 0x30
   1875c:	mov	r1, #0
   18760:	ldr	r0, [r3, r6]
   18764:	add	r5, sp, #48	; 0x30
   18768:	ldr	r3, [lr, #64]	; 0x40
   1876c:	rsb	r2, ip, r2
   18770:	str	r1, [sp]
   18774:	add	r2, r2, r3
   18778:	ldr	r1, [r0, #8]
   1877c:	str	r2, [lr, #64]	; 0x40
   18780:	asr	r3, r2, #31
   18784:	blx	r1
   18788:	add	r1, sp, #32768	; 0x8000
   1878c:	add	r1, r1, #104	; 0x68
   18790:	mov	r2, #32768	; 0x8000
   18794:	mov	r3, #0
   18798:	ldr	r0, [r1, r6]
   1879c:	mov	r1, r5
   187a0:	add	r6, sp, #32768	; 0x8000
   187a4:	ldr	ip, [r0, #20]
   187a8:	blx	ip
   187ac:	add	r3, sp, #32768	; 0x8000
   187b0:	mov	r2, r5
   187b4:	str	r5, [r6, #48]	; 0x30
   187b8:	str	r0, [r3, #72]	; 0x48
   187bc:	add	r3, r5, r0
   187c0:	str	r3, [r6, #56]	; 0x38
   187c4:	b	17f98 <ftello64@plt+0x7250>
   187c8:	add	ip, sp, #32768	; 0x8000
   187cc:	ldr	r3, [ip, #64]	; 0x40
   187d0:	cmp	r5, r3
   187d4:	blt	18898 <ftello64@plt+0x7b50>
   187d8:	add	r2, r3, #32512	; 0x7f00
   187dc:	add	r2, r2, #255	; 0xff
   187e0:	cmp	r5, r2
   187e4:	bgt	18898 <ftello64@plt+0x7b50>
   187e8:	add	r7, sp, #32768	; 0x8000
   187ec:	rsb	r5, r3, r5
   187f0:	mov	r2, #8
   187f4:	ldr	r1, [r7, #48]	; 0x30
   187f8:	ldr	r3, [r7, #56]	; 0x38
   187fc:	add	r1, r1, r5
   18800:	str	r2, [r7, #60]	; 0x3c
   18804:	add	r2, r1, #5
   18808:	str	r1, [r7, #52]	; 0x34
   1880c:	cmp	r3, r2
   18810:	bhi	181e0 <ftello64@plt+0x7498>
   18814:	add	ip, sp, #32768	; 0x8000
   18818:	add	r7, sp, #32768	; 0x8000
   1881c:	add	lr, sp, #32768	; 0x8000
   18820:	movw	r6, #32708	; 0x7fc4
   18824:	ldr	r2, [ip, #48]	; 0x30
   18828:	add	lr, lr, #104	; 0x68
   1882c:	movt	r6, #65535	; 0xffff
   18830:	ldr	r3, [r7, #64]	; 0x40
   18834:	rsb	r2, r2, r1
   18838:	mov	ip, #0
   1883c:	ldr	r0, [lr, r6]
   18840:	add	r2, r2, r3
   18844:	str	ip, [sp]
   18848:	add	r5, sp, #48	; 0x30
   1884c:	asr	r3, r2, #31
   18850:	ldr	r1, [r0, #8]
   18854:	str	r2, [r7, #64]	; 0x40
   18858:	blx	r1
   1885c:	add	ip, sp, #32768	; 0x8000
   18860:	add	ip, ip, #104	; 0x68
   18864:	mov	r3, #0
   18868:	mov	r1, r5
   1886c:	mov	r2, #32768	; 0x8000
   18870:	ldr	r0, [ip, r6]
   18874:	ldr	ip, [r0, #20]
   18878:	blx	ip
   1887c:	add	lr, sp, #32768	; 0x8000
   18880:	str	r5, [lr, #48]	; 0x30
   18884:	str	r5, [lr, #52]	; 0x34
   18888:	add	r3, r5, r0
   1888c:	str	r0, [lr, #72]	; 0x48
   18890:	str	r3, [lr, #56]	; 0x38
   18894:	b	181e0 <ftello64@plt+0x7498>
   18898:	add	lr, sp, #32768	; 0x8000
   1889c:	movw	r6, #32708	; 0x7fc4
   188a0:	add	lr, lr, #104	; 0x68
   188a4:	movt	r6, #65535	; 0xffff
   188a8:	mov	r0, #0
   188ac:	mov	r2, r5
   188b0:	ldr	r1, [lr, r6]
   188b4:	asr	r3, r5, #31
   188b8:	str	r0, [sp]
   188bc:	add	r7, sp, #48	; 0x30
   188c0:	mov	r0, r1
   188c4:	ldr	r1, [r1, #8]
   188c8:	blx	r1
   188cc:	add	lr, sp, #32768	; 0x8000
   188d0:	add	lr, lr, #104	; 0x68
   188d4:	add	r1, sp, #32768	; 0x8000
   188d8:	mov	r2, #32768	; 0x8000
   188dc:	mov	r3, #0
   188e0:	ldr	r0, [lr, r6]
   188e4:	add	r6, sp, #32768	; 0x8000
   188e8:	str	r5, [r1, #64]	; 0x40
   188ec:	mov	r1, r7
   188f0:	ldr	ip, [r0, #20]
   188f4:	blx	ip
   188f8:	add	r2, sp, #32768	; 0x8000
   188fc:	mov	r1, r7
   18900:	str	r7, [r2, #48]	; 0x30
   18904:	str	r7, [r2, #52]	; 0x34
   18908:	add	r3, r7, r0
   1890c:	str	r0, [r2, #72]	; 0x48
   18910:	str	r3, [r2, #56]	; 0x38
   18914:	mov	r0, #8
   18918:	add	r2, sp, #53	; 0x35
   1891c:	str	r0, [r6, #60]	; 0x3c
   18920:	b	181d8 <ftello64@plt+0x7490>
   18924:	add	lr, sp, #32768	; 0x8000
   18928:	ldr	r3, [lr, #64]	; 0x40
   1892c:	cmp	r5, r3
   18930:	blt	18f90 <ftello64@plt+0x8248>
   18934:	add	r2, r3, #32512	; 0x7f00
   18938:	add	r2, r2, #255	; 0xff
   1893c:	cmp	r5, r2
   18940:	bgt	18f90 <ftello64@plt+0x8248>
   18944:	add	r7, sp, #32768	; 0x8000
   18948:	rsb	r5, r3, r5
   1894c:	mov	r2, #8
   18950:	ldr	r1, [r7, #48]	; 0x30
   18954:	ldr	r3, [r7, #56]	; 0x38
   18958:	add	r1, r1, r5
   1895c:	str	r2, [r7, #60]	; 0x3c
   18960:	add	r2, r1, #5
   18964:	str	r1, [r7, #52]	; 0x34
   18968:	cmp	r3, r2
   1896c:	bhi	183ac <ftello64@plt+0x7664>
   18970:	add	ip, sp, #32768	; 0x8000
   18974:	add	r7, sp, #32768	; 0x8000
   18978:	add	lr, sp, #32768	; 0x8000
   1897c:	movw	r6, #32708	; 0x7fc4
   18980:	ldr	r2, [ip, #48]	; 0x30
   18984:	add	lr, lr, #104	; 0x68
   18988:	movt	r6, #65535	; 0xffff
   1898c:	ldr	r3, [r7, #64]	; 0x40
   18990:	rsb	r2, r2, r1
   18994:	mov	ip, #0
   18998:	ldr	r0, [lr, r6]
   1899c:	add	r2, r2, r3
   189a0:	str	ip, [sp]
   189a4:	add	r5, sp, #48	; 0x30
   189a8:	asr	r3, r2, #31
   189ac:	ldr	r1, [r0, #8]
   189b0:	str	r2, [r7, #64]	; 0x40
   189b4:	blx	r1
   189b8:	add	ip, sp, #32768	; 0x8000
   189bc:	add	ip, ip, #104	; 0x68
   189c0:	mov	r3, #0
   189c4:	mov	r1, r5
   189c8:	mov	r2, #32768	; 0x8000
   189cc:	ldr	r0, [ip, r6]
   189d0:	ldr	ip, [r0, #20]
   189d4:	blx	ip
   189d8:	add	lr, sp, #32768	; 0x8000
   189dc:	str	r5, [lr, #48]	; 0x30
   189e0:	str	r5, [lr, #52]	; 0x34
   189e4:	add	r3, r5, r0
   189e8:	str	r0, [lr, #72]	; 0x48
   189ec:	str	r3, [lr, #56]	; 0x38
   189f0:	b	183ac <ftello64@plt+0x7664>
   189f4:	add	r0, sp, #32768	; 0x8000
   189f8:	movw	r5, #32708	; 0x7fc4
   189fc:	movt	r5, #65535	; 0xffff
   18a00:	ldr	r3, [r0, #52]	; 0x34
   18a04:	ldr	r1, [r0, #56]	; 0x38
   18a08:	add	r2, r3, #1
   18a0c:	cmp	r1, r2
   18a10:	bls	19c24 <ftello64@plt+0x8edc>
   18a14:	ldr	r7, [r0, #60]	; 0x3c
   18a18:	sub	r3, r7, #8
   18a1c:	add	r2, sp, #32768	; 0x8000
   18a20:	cmp	r3, #0
   18a24:	str	r3, [r2, #60]	; 0x3c
   18a28:	bgt	18a58 <ftello64@plt+0x7d10>
   18a2c:	rsb	r7, r7, #16
   18a30:	ldr	r1, [r2, #52]	; 0x34
   18a34:	cmp	r7, #0
   18a38:	add	r2, r7, #7
   18a3c:	add	r5, sp, #32768	; 0x8000
   18a40:	movlt	r7, r2
   18a44:	asr	r2, r7, #3
   18a48:	add	r1, r1, r2
   18a4c:	str	r1, [r5, #52]	; 0x34
   18a50:	add	r3, r3, r2, lsl #3
   18a54:	str	r3, [r5, #60]	; 0x3c
   18a58:	mov	r1, #8
   18a5c:	mov	r0, r4
   18a60:	bl	171b8 <ftello64@plt+0x6470>
   18a64:	ldr	r6, [sp, #16]
   18a68:	uxtb	r5, r0
   18a6c:	strb	r0, [r6, #46]	; 0x2e
   18a70:	lsl	r0, r5, #4
   18a74:	bl	10c34 <malloc@plt>
   18a78:	cmp	r5, #0
   18a7c:	str	r0, [r6, #48]	; 0x30
   18a80:	beq	18128 <ftello64@plt+0x73e0>
   18a84:	movw	r7, #32708	; 0x7fc4
   18a88:	movt	r7, #65535	; 0xffff
   18a8c:	str	r7, [sp, #20]
   18a90:	mov	r6, #0
   18a94:	ldr	r7, [sp, #16]
   18a98:	mov	r8, r6
   18a9c:	add	ip, sp, #48	; 0x30
   18aa0:	str	r0, [sp, #8]
   18aa4:	str	ip, [sp, #12]
   18aa8:	mov	r0, r4
   18aac:	mov	r1, #32
   18ab0:	bl	171b8 <ftello64@plt+0x6470>
   18ab4:	ldr	r5, [r7, #48]	; 0x30
   18ab8:	lsl	sl, r6, #4
   18abc:	ldr	r2, [sp, #8]
   18ac0:	add	r5, r5, sl
   18ac4:	mov	r9, #0
   18ac8:	add	r5, r5, #4
   18acc:	str	r0, [r2, r6, lsl #4]
   18ad0:	mov	r0, r4
   18ad4:	mov	r1, #8
   18ad8:	bl	171b8 <ftello64@plt+0x6470>
   18adc:	strb	r0, [r5, r9]
   18ae0:	add	r9, r9, #1
   18ae4:	cmp	r9, #5
   18ae8:	bne	18ad0 <ftello64@plt+0x7d88>
   18aec:	ldr	r2, [r7, #48]	; 0x30
   18af0:	mov	r9, #0
   18af4:	add	r2, r2, sl
   18af8:	strb	r8, [r2, #9]
   18afc:	ldr	r5, [r7, #48]	; 0x30
   18b00:	add	r5, r5, sl
   18b04:	add	r5, r5, #10
   18b08:	mov	r0, r4
   18b0c:	mov	r1, #8
   18b10:	bl	171b8 <ftello64@plt+0x6470>
   18b14:	strb	r0, [r5, r9]
   18b18:	add	r9, r9, #1
   18b1c:	cmp	r9, #4
   18b20:	bne	18b08 <ftello64@plt+0x7dc0>
   18b24:	ldr	r3, [r7, #48]	; 0x30
   18b28:	add	r5, sp, #32768	; 0x8000
   18b2c:	add	sl, r3, sl
   18b30:	strb	r8, [sl, #14]
   18b34:	ldr	r3, [r5, #52]	; 0x34
   18b38:	ldr	r1, [r5, #56]	; 0x38
   18b3c:	add	r2, r3, #1
   18b40:	cmp	r1, r2
   18b44:	bls	18ba4 <ftello64@plt+0x7e5c>
   18b48:	ldr	r2, [fp]
   18b4c:	sub	r3, r2, #8
   18b50:	str	r3, [fp]
   18b54:	cmp	r3, #0
   18b58:	bgt	18b88 <ftello64@plt+0x7e40>
   18b5c:	rsb	r2, r2, #16
   18b60:	add	ip, sp, #32768	; 0x8000
   18b64:	add	r0, r2, #7
   18b68:	cmp	r2, #0
   18b6c:	ldr	r1, [ip, #52]	; 0x34
   18b70:	movlt	r2, r0
   18b74:	asr	r2, r2, #3
   18b78:	add	r1, r1, r2
   18b7c:	str	r1, [ip, #52]	; 0x34
   18b80:	add	r3, r3, r2, lsl #3
   18b84:	str	r3, [fp]
   18b88:	ldrb	r3, [r7, #46]	; 0x2e
   18b8c:	add	r6, r6, #1
   18b90:	cmp	r6, r3
   18b94:	bge	18128 <ftello64@plt+0x73e0>
   18b98:	ldr	r2, [r7, #48]	; 0x30
   18b9c:	str	r2, [sp, #8]
   18ba0:	b	18aa8 <ftello64@plt+0x7d60>
   18ba4:	add	ip, sp, #32768	; 0x8000
   18ba8:	ldr	r5, [sp, #20]
   18bac:	add	lr, sp, #32768	; 0x8000
   18bb0:	ldr	r1, [ip, #48]	; 0x30
   18bb4:	ldr	r2, [ip, #64]	; 0x40
   18bb8:	add	ip, sp, #32768	; 0x8000
   18bbc:	add	ip, ip, #104	; 0x68
   18bc0:	rsb	r3, r1, r3
   18bc4:	add	r2, r3, r2
   18bc8:	ldr	r0, [ip, r5]
   18bcc:	asr	r3, r2, #31
   18bd0:	str	r8, [sp]
   18bd4:	str	r2, [lr, #64]	; 0x40
   18bd8:	ldr	r1, [r0, #8]
   18bdc:	ldr	r5, [fp]
   18be0:	blx	r1
   18be4:	ldr	ip, [sp, #20]
   18be8:	add	lr, sp, #32768	; 0x8000
   18bec:	add	lr, lr, #104	; 0x68
   18bf0:	mov	r2, #32768	; 0x8000
   18bf4:	ldr	r1, [sp, #12]
   18bf8:	mov	r3, #0
   18bfc:	ldr	r0, [lr, ip]
   18c00:	ldr	ip, [r0, #20]
   18c04:	blx	ip
   18c08:	mov	r2, r5
   18c0c:	ldr	r5, [sp, #12]
   18c10:	add	r1, sp, #32768	; 0x8000
   18c14:	str	r5, [r1, #48]	; 0x30
   18c18:	str	r5, [r1, #52]	; 0x34
   18c1c:	str	r0, [r1, #72]	; 0x48
   18c20:	add	r0, r5, r0
   18c24:	str	r0, [r1, #56]	; 0x38
   18c28:	b	18b4c <ftello64@plt+0x7e04>
   18c2c:	mov	r0, r4
   18c30:	mov	r1, #8
   18c34:	bl	171b8 <ftello64@plt+0x6470>
   18c38:	ldr	r6, [sp, #16]
   18c3c:	ldr	ip, [sp, #16]
   18c40:	add	r5, r6, #41	; 0x29
   18c44:	mov	r6, #0
   18c48:	strb	r0, [ip, #40]	; 0x28
   18c4c:	mov	r0, r4
   18c50:	mov	r1, #8
   18c54:	bl	171b8 <ftello64@plt+0x6470>
   18c58:	strb	r0, [r5, r6]
   18c5c:	add	r6, r6, #1
   18c60:	cmp	r6, #4
   18c64:	bne	18c4c <ftello64@plt+0x7f04>
   18c68:	ldr	r2, [sp, #8]
   18c6c:	add	r3, sp, #32768	; 0x8000
   18c70:	ldr	r6, [sp, #16]
   18c74:	mov	r1, #0
   18c78:	rsb	r5, r7, r2
   18c7c:	ldr	r2, [r3, #68]	; 0x44
   18c80:	add	r5, r5, #1
   18c84:	movw	r3, #32708	; 0x7fc4
   18c88:	strb	r1, [r6, #45]	; 0x2d
   18c8c:	movt	r3, #65535	; 0xffff
   18c90:	rsb	r5, r9, r5, lsl #3
   18c94:	add	r5, r5, sl, lsl #3
   18c98:	add	r5, r8, r5, asr #3
   18c9c:	sbfx	r5, r5, #0, #29
   18ca0:	cmp	r5, r2
   18ca4:	blt	18f50 <ftello64@plt+0x8208>
   18ca8:	cmp	r2, #32768	; 0x8000
   18cac:	ble	19e1c <ftello64@plt+0x90d4>
   18cb0:	add	r7, sp, #32768	; 0x8000
   18cb4:	add	ip, sp, #32768	; 0x8000
   18cb8:	add	r7, r7, #104	; 0x68
   18cbc:	sub	r2, r2, #32768	; 0x8000
   18cc0:	str	r2, [ip, #64]	; 0x40
   18cc4:	mov	r2, #32768	; 0x8000
   18cc8:	ldr	r0, [r7, r3]
   18ccc:	mov	r3, #2
   18cd0:	str	r3, [sp]
   18cd4:	mov	r3, #0
   18cd8:	ldr	r1, [r0, #8]
   18cdc:	blx	r1
   18ce0:	add	r7, sp, #32768	; 0x8000
   18ce4:	movw	r1, #32708	; 0x7fc4
   18ce8:	add	r7, r7, #104	; 0x68
   18cec:	movt	r1, #65535	; 0xffff
   18cf0:	add	r5, sp, #48	; 0x30
   18cf4:	mov	r3, #0
   18cf8:	ldr	r0, [r7, r1]
   18cfc:	mov	r2, #32768	; 0x8000
   18d00:	mov	r1, r5
   18d04:	ldr	ip, [r0, #20]
   18d08:	blx	ip
   18d0c:	add	ip, sp, #32768	; 0x8000
   18d10:	mov	r3, #8
   18d14:	str	r5, [ip, #48]	; 0x30
   18d18:	str	r3, [ip, #60]	; 0x3c
   18d1c:	add	r5, r5, r0
   18d20:	str	r0, [ip, #72]	; 0x48
   18d24:	str	r5, [ip, #56]	; 0x38
   18d28:	str	r5, [ip, #52]	; 0x34
   18d2c:	b	18118 <ftello64@plt+0x73d0>
   18d30:	add	lr, sp, #32768	; 0x8000
   18d34:	add	r6, sp, #32768	; 0x8000
   18d38:	add	r6, r6, #104	; 0x68
   18d3c:	mov	r1, #0
   18d40:	ldr	ip, [lr, #48]	; 0x30
   18d44:	add	r7, sp, #48	; 0x30
   18d48:	ldr	r2, [lr, #64]	; 0x40
   18d4c:	ldr	r0, [r6, r5]
   18d50:	rsb	r3, ip, r3
   18d54:	add	r2, r3, r2
   18d58:	str	r1, [sp]
   18d5c:	str	r2, [lr, #64]	; 0x40
   18d60:	asr	r3, r2, #31
   18d64:	ldr	r1, [r0, #8]
   18d68:	ldr	r6, [lr, #60]	; 0x3c
   18d6c:	blx	r1
   18d70:	add	ip, sp, #32768	; 0x8000
   18d74:	mov	r1, r7
   18d78:	add	ip, ip, #104	; 0x68
   18d7c:	mov	r2, #32768	; 0x8000
   18d80:	mov	r3, #0
   18d84:	ldr	r0, [ip, r5]
   18d88:	ldr	ip, [r0, #20]
   18d8c:	blx	ip
   18d90:	add	lr, sp, #32768	; 0x8000
   18d94:	str	r7, [lr, #48]	; 0x30
   18d98:	str	r7, [lr, #52]	; 0x34
   18d9c:	str	r0, [lr, #72]	; 0x48
   18da0:	add	r0, r7, r0
   18da4:	str	r0, [lr, #56]	; 0x38
   18da8:	b	180b4 <ftello64@plt+0x736c>
   18dac:	add	lr, sp, #32768	; 0x8000
   18db0:	add	r6, sp, #32768	; 0x8000
   18db4:	add	r6, r6, #104	; 0x68
   18db8:	mov	r1, #0
   18dbc:	ldr	ip, [lr, #48]	; 0x30
   18dc0:	add	r7, sp, #48	; 0x30
   18dc4:	ldr	r2, [lr, #64]	; 0x40
   18dc8:	ldr	r0, [r6, r5]
   18dcc:	rsb	r3, ip, r3
   18dd0:	add	r2, r3, r2
   18dd4:	str	r1, [sp]
   18dd8:	str	r2, [lr, #64]	; 0x40
   18ddc:	asr	r3, r2, #31
   18de0:	ldr	r1, [r0, #8]
   18de4:	ldr	r6, [lr, #60]	; 0x3c
   18de8:	blx	r1
   18dec:	add	ip, sp, #32768	; 0x8000
   18df0:	mov	r1, r7
   18df4:	add	ip, ip, #104	; 0x68
   18df8:	mov	r2, #32768	; 0x8000
   18dfc:	mov	r3, #0
   18e00:	ldr	r0, [ip, r5]
   18e04:	ldr	ip, [r0, #20]
   18e08:	blx	ip
   18e0c:	add	lr, sp, #32768	; 0x8000
   18e10:	str	r7, [lr, #48]	; 0x30
   18e14:	str	r7, [lr, #52]	; 0x34
   18e18:	str	r0, [lr, #72]	; 0x48
   18e1c:	add	r0, r7, r0
   18e20:	str	r0, [lr, #56]	; 0x38
   18e24:	b	18020 <ftello64@plt+0x72d8>
   18e28:	ldr	r1, [r7, #64]	; 0x40
   18e2c:	mov	r3, #0
   18e30:	ldr	ip, [r7, #48]	; 0x30
   18e34:	add	r7, sp, #32768	; 0x8000
   18e38:	add	r7, r7, #104	; 0x68
   18e3c:	add	r6, sp, #48	; 0x30
   18e40:	rsb	r2, ip, r2
   18e44:	add	ip, sp, #32768	; 0x8000
   18e48:	ldr	r0, [r7, r5]
   18e4c:	add	r2, r2, r1
   18e50:	str	r3, [sp]
   18e54:	str	r2, [ip, #64]	; 0x40
   18e58:	asr	r3, r2, #31
   18e5c:	ldr	r1, [r0, #8]
   18e60:	blx	r1
   18e64:	add	lr, sp, #32768	; 0x8000
   18e68:	add	lr, lr, #104	; 0x68
   18e6c:	mov	r3, #0
   18e70:	mov	r1, r6
   18e74:	mov	r2, #32768	; 0x8000
   18e78:	ldr	r0, [lr, r5]
   18e7c:	ldr	ip, [r0, #20]
   18e80:	blx	ip
   18e84:	add	r1, sp, #32768	; 0x8000
   18e88:	str	r6, [r1, #48]	; 0x30
   18e8c:	str	r6, [r1, #52]	; 0x34
   18e90:	add	r3, r6, r0
   18e94:	str	r0, [r1, #72]	; 0x48
   18e98:	str	r3, [r1, #56]	; 0x38
   18e9c:	b	17fc0 <ftello64@plt+0x7278>
   18ea0:	add	ip, sp, #32768	; 0x8000
   18ea4:	mov	r2, #40	; 0x28
   18ea8:	add	ip, ip, #104	; 0x68
   18eac:	mov	r3, #0
   18eb0:	add	r7, sp, #32768	; 0x8000
   18eb4:	ldr	r0, [ip, r5]
   18eb8:	str	r6, [sp]
   18ebc:	add	r6, sp, #48	; 0x30
   18ec0:	ldr	r1, [r0, #8]
   18ec4:	blx	r1
   18ec8:	add	r1, sp, #32768	; 0x8000
   18ecc:	add	r1, r1, #104	; 0x68
   18ed0:	mov	ip, #40	; 0x28
   18ed4:	mov	r2, #32768	; 0x8000
   18ed8:	mov	r3, #0
   18edc:	ldr	r0, [r1, r5]
   18ee0:	mov	r5, r6
   18ee4:	mov	r1, r6
   18ee8:	add	r6, sp, #32768	; 0x8000
   18eec:	str	ip, [r6, #64]	; 0x40
   18ef0:	ldr	ip, [r0, #20]
   18ef4:	blx	ip
   18ef8:	str	r5, [r7, #48]	; 0x30
   18efc:	mov	r2, r5
   18f00:	str	r5, [r7, #52]	; 0x34
   18f04:	add	r1, sp, #52	; 0x34
   18f08:	add	r3, r5, r0
   18f0c:	str	r0, [r7, #72]	; 0x48
   18f10:	str	r3, [r7, #56]	; 0x38
   18f14:	mov	r0, #8
   18f18:	str	r0, [r7, #60]	; 0x3c
   18f1c:	b	17f90 <ftello64@plt+0x7248>
   18f20:	add	r3, sp, #32768	; 0x8000
   18f24:	add	r5, sp, #32768	; 0x8000
   18f28:	add	r3, r3, #104	; 0x68
   18f2c:	mov	r1, #0
   18f30:	ldr	r0, [r3, r2]
   18f34:	mov	r2, #0
   18f38:	str	r1, [sp]
   18f3c:	mov	r3, #0
   18f40:	str	r1, [r5, #64]	; 0x40
   18f44:	ldr	r1, [r0, #8]
   18f48:	blx	r1
   18f4c:	b	18350 <ftello64@plt+0x7608>
   18f50:	add	lr, sp, #32768	; 0x8000
   18f54:	ldr	r3, [lr, #64]	; 0x40
   18f58:	cmp	r5, r3
   18f5c:	blt	19d94 <ftello64@plt+0x904c>
   18f60:	add	r2, r3, #32512	; 0x7f00
   18f64:	add	r2, r2, #255	; 0xff
   18f68:	cmp	r5, r2
   18f6c:	bgt	19d94 <ftello64@plt+0x904c>
   18f70:	add	r6, sp, #32768	; 0x8000
   18f74:	rsb	r3, r3, r5
   18f78:	mov	r1, #8
   18f7c:	ldr	r2, [r6, #48]	; 0x30
   18f80:	str	r1, [r6, #60]	; 0x3c
   18f84:	add	r3, r2, r3
   18f88:	str	r3, [r6, #52]	; 0x34
   18f8c:	b	18118 <ftello64@plt+0x73d0>
   18f90:	add	r7, sp, #32768	; 0x8000
   18f94:	movw	r6, #32708	; 0x7fc4
   18f98:	add	r7, r7, #104	; 0x68
   18f9c:	movt	r6, #65535	; 0xffff
   18fa0:	mov	r0, #0
   18fa4:	mov	r2, r5
   18fa8:	ldr	r1, [r7, r6]
   18fac:	asr	r3, r5, #31
   18fb0:	str	r0, [sp]
   18fb4:	add	r7, sp, #48	; 0x30
   18fb8:	mov	r0, r1
   18fbc:	ldr	r1, [r1, #8]
   18fc0:	blx	r1
   18fc4:	add	lr, sp, #32768	; 0x8000
   18fc8:	add	lr, lr, #104	; 0x68
   18fcc:	add	r1, sp, #32768	; 0x8000
   18fd0:	mov	r2, #32768	; 0x8000
   18fd4:	mov	r3, #0
   18fd8:	ldr	r0, [lr, r6]
   18fdc:	add	r6, sp, #32768	; 0x8000
   18fe0:	str	r5, [r1, #64]	; 0x40
   18fe4:	mov	r1, r7
   18fe8:	ldr	ip, [r0, #20]
   18fec:	blx	ip
   18ff0:	add	r2, sp, #32768	; 0x8000
   18ff4:	mov	r1, r7
   18ff8:	str	r7, [r2, #48]	; 0x30
   18ffc:	str	r7, [r2, #52]	; 0x34
   19000:	add	r3, r7, r0
   19004:	str	r0, [r2, #72]	; 0x48
   19008:	str	r3, [r2, #56]	; 0x38
   1900c:	mov	r0, #8
   19010:	add	r2, sp, #53	; 0x35
   19014:	str	r0, [r6, #60]	; 0x3c
   19018:	b	183a4 <ftello64@plt+0x765c>
   1901c:	cmp	r3, #32768	; 0x8000
   19020:	ble	19bf4 <ftello64@plt+0x8eac>
   19024:	add	r7, sp, #32768	; 0x8000
   19028:	add	ip, sp, #32768	; 0x8000
   1902c:	add	r7, r7, #104	; 0x68
   19030:	sub	r3, r3, #32768	; 0x8000
   19034:	str	r3, [ip, #64]	; 0x40
   19038:	mov	r3, #0
   1903c:	ldr	r0, [r7, r2]
   19040:	mov	r2, #2
   19044:	str	r2, [sp]
   19048:	mov	r2, #32768	; 0x8000
   1904c:	ldr	r1, [r0, #8]
   19050:	blx	r1
   19054:	add	r7, sp, #32768	; 0x8000
   19058:	movw	r1, #32708	; 0x7fc4
   1905c:	add	r7, r7, #104	; 0x68
   19060:	movt	r1, #65535	; 0xffff
   19064:	add	r5, sp, #48	; 0x30
   19068:	mov	r3, #0
   1906c:	ldr	r0, [r7, r1]
   19070:	mov	r2, #32768	; 0x8000
   19074:	mov	r1, r5
   19078:	ldr	ip, [r0, #20]
   1907c:	blx	ip
   19080:	add	ip, sp, #32768	; 0x8000
   19084:	mov	r3, #8
   19088:	str	r5, [ip, #48]	; 0x30
   1908c:	str	r3, [ip, #60]	; 0x3c
   19090:	add	r5, r5, r0
   19094:	str	r0, [ip, #72]	; 0x48
   19098:	str	r5, [ip, #56]	; 0x38
   1909c:	str	r5, [ip, #52]	; 0x34
   190a0:	b	1869c <ftello64@plt+0x7954>
   190a4:	add	r0, sp, #32768	; 0x8000
   190a8:	ldr	r3, [r0, #64]	; 0x40
   190ac:	cmp	r6, r3
   190b0:	blt	19214 <ftello64@plt+0x84cc>
   190b4:	add	r2, r3, #32512	; 0x7f00
   190b8:	add	r2, r2, #255	; 0xff
   190bc:	cmp	r6, r2
   190c0:	bgt	19214 <ftello64@plt+0x84cc>
   190c4:	add	ip, sp, #32768	; 0x8000
   190c8:	rsb	r3, r3, r6
   190cc:	mov	r1, #8
   190d0:	str	r1, [fp]
   190d4:	ldr	r2, [ip, #48]	; 0x30
   190d8:	add	r3, r2, r3
   190dc:	str	r3, [ip, #52]	; 0x34
   190e0:	b	185fc <ftello64@plt+0x78b4>
   190e4:	cmp	r3, #128	; 0x80
   190e8:	bcs	19310 <ftello64@plt+0x85c8>
   190ec:	cmp	r3, #4
   190f0:	bhi	19354 <ftello64@plt+0x860c>
   190f4:	cmp	r3, #3
   190f8:	bcs	19310 <ftello64@plt+0x85c8>
   190fc:	cmp	r3, #1
   19100:	bcc	192f4 <ftello64@plt+0x85ac>
   19104:	mov	r1, #4
   19108:	mov	r0, r4
   1910c:	bl	171b8 <ftello64@plt+0x6470>
   19110:	mov	r1, #4
   19114:	strb	r0, [r5, #-5]
   19118:	mov	r0, r4
   1911c:	bl	171b8 <ftello64@plt+0x6470>
   19120:	mov	r1, #4
   19124:	strb	r0, [r5, #-4]
   19128:	mov	r0, r4
   1912c:	bl	171b8 <ftello64@plt+0x6470>
   19130:	add	r1, sp, #32768	; 0x8000
   19134:	ldr	r3, [r1, #52]	; 0x34
   19138:	ldr	r2, [r1, #56]	; 0x38
   1913c:	cmp	r3, r2
   19140:	strb	r0, [r5, #-3]
   19144:	bcs	19360 <ftello64@plt+0x8618>
   19148:	ldr	r2, [fp]
   1914c:	sub	r3, r2, #2
   19150:	str	r3, [fp]
   19154:	cmp	r3, #0
   19158:	bgt	1918c <ftello64@plt+0x8444>
   1915c:	rsb	r1, r2, #10
   19160:	add	r2, sp, #32768	; 0x8000
   19164:	cmp	r1, #0
   19168:	add	r7, sp, #32768	; 0x8000
   1916c:	ldr	r0, [r2, #52]	; 0x34
   19170:	add	r2, r1, #7
   19174:	movge	r2, r1
   19178:	asr	r2, r2, #3
   1917c:	add	r1, r0, r2
   19180:	str	r1, [r7, #52]	; 0x34
   19184:	add	r3, r3, r2, lsl #3
   19188:	str	r3, [fp]
   1918c:	mov	r0, r4
   19190:	mov	r1, #1
   19194:	bl	171b8 <ftello64@plt+0x6470>
   19198:	add	ip, sp, #32768	; 0x8000
   1919c:	ldr	r3, [ip, #52]	; 0x34
   191a0:	ldr	r2, [ip, #56]	; 0x38
   191a4:	cmp	r3, r2
   191a8:	strb	r0, [r5, #-2]
   191ac:	bcs	193e8 <ftello64@plt+0x86a0>
   191b0:	ldr	r2, [fp]
   191b4:	sub	r3, r2, #1
   191b8:	str	r3, [fp]
   191bc:	cmp	r3, #0
   191c0:	bgt	18560 <ftello64@plt+0x7818>
   191c4:	rsb	r1, r2, #9
   191c8:	add	r2, sp, #32768	; 0x8000
   191cc:	cmp	r1, #0
   191d0:	add	r7, sp, #32768	; 0x8000
   191d4:	ldr	r0, [r2, #52]	; 0x34
   191d8:	add	r2, r1, #7
   191dc:	movge	r2, r1
   191e0:	asr	r2, r2, #3
   191e4:	add	r1, r0, r2
   191e8:	str	r1, [r7, #52]	; 0x34
   191ec:	add	r3, r3, r2, lsl #3
   191f0:	str	r3, [fp]
   191f4:	b	18560 <ftello64@plt+0x7818>
   191f8:	ldr	ip, [sp, #20]
   191fc:	movw	r2, #51756	; 0xca2c
   19200:	mov	r1, #1
   19204:	movt	r2, #1
   19208:	ldr	r0, [ip]
   1920c:	bl	10cdc <__fprintf_chk@plt>
   19210:	b	184b4 <ftello64@plt+0x776c>
   19214:	add	r1, sp, #32768	; 0x8000
   19218:	mov	r2, r6
   1921c:	add	r1, r1, #104	; 0x68
   19220:	asr	r3, r6, #31
   19224:	add	r7, sp, #48	; 0x30
   19228:	ldr	r0, [r1, r9]
   1922c:	mov	r1, #0
   19230:	str	r1, [sp]
   19234:	ldr	r1, [r0, #8]
   19238:	blx	r1
   1923c:	add	lr, sp, #32768	; 0x8000
   19240:	add	lr, lr, #104	; 0x68
   19244:	add	r1, sp, #32768	; 0x8000
   19248:	mov	r2, #32768	; 0x8000
   1924c:	mov	r3, #0
   19250:	ldr	r0, [lr, r9]
   19254:	str	r6, [r1, #64]	; 0x40
   19258:	mov	r1, r7
   1925c:	mov	r6, r7
   19260:	ldr	ip, [r0, #20]
   19264:	blx	ip
   19268:	add	r2, sp, #32768	; 0x8000
   1926c:	add	r3, sp, #32768	; 0x8000
   19270:	str	r7, [r2, #48]	; 0x30
   19274:	add	r2, r7, r0
   19278:	add	r7, sp, #32768	; 0x8000
   1927c:	str	r0, [r3, #72]	; 0x48
   19280:	mov	r3, #8
   19284:	str	r2, [r7, #56]	; 0x38
   19288:	str	r6, [r7, #52]	; 0x34
   1928c:	str	r3, [fp]
   19290:	b	185fc <ftello64@plt+0x78b4>
   19294:	add	r2, sp, #32768	; 0x8000
   19298:	add	r6, sp, #32768	; 0x8000
   1929c:	add	r2, r2, #104	; 0x68
   192a0:	mov	r3, #0
   192a4:	ldr	r0, [r2, r9]
   192a8:	mov	r2, #0
   192ac:	str	r1, [sp]
   192b0:	str	r1, [r6, #64]	; 0x40
   192b4:	ldr	r1, [r0, #8]
   192b8:	blx	r1
   192bc:	b	185b8 <ftello64@plt+0x7870>
   192c0:	mov	r7, #0
   192c4:	mov	r0, r4
   192c8:	mov	r1, #8
   192cc:	bl	171b8 <ftello64@plt+0x6470>
   192d0:	strb	r0, [r5, r7]
   192d4:	add	r7, r7, #1
   192d8:	cmp	r7, #3
   192dc:	bne	192c4 <ftello64@plt+0x857c>
   192e0:	b	18560 <ftello64@plt+0x7818>
   192e4:	cmp	r3, #162	; 0xa2
   192e8:	bls	19310 <ftello64@plt+0x85c8>
   192ec:	cmp	r3, #234	; 0xea
   192f0:	beq	19104 <ftello64@plt+0x83bc>
   192f4:	ldr	ip, [sp, #20]
   192f8:	movw	r2, #51800	; 0xca58
   192fc:	mov	r1, #1
   19300:	movt	r2, #1
   19304:	ldr	r0, [ip]
   19308:	bl	10cdc <__fprintf_chk@plt>
   1930c:	b	18560 <ftello64@plt+0x7818>
   19310:	mov	r1, #4
   19314:	mov	r0, r4
   19318:	bl	171b8 <ftello64@plt+0x6470>
   1931c:	mov	r1, #4
   19320:	mov	r7, #0
   19324:	strb	r0, [r5, #-5]
   19328:	mov	r0, r4
   1932c:	bl	171b8 <ftello64@plt+0x6470>
   19330:	strb	r0, [r5, #-4]
   19334:	mov	r0, r4
   19338:	mov	r1, #8
   1933c:	bl	171b8 <ftello64@plt+0x6470>
   19340:	strb	r0, [r5, r7]
   19344:	add	r7, r7, #1
   19348:	cmp	r7, #3
   1934c:	bne	19334 <ftello64@plt+0x85ec>
   19350:	b	18560 <ftello64@plt+0x7818>
   19354:	cmp	r3, #27
   19358:	beq	19104 <ftello64@plt+0x83bc>
   1935c:	b	192f4 <ftello64@plt+0x85ac>
   19360:	add	r2, sp, #32768	; 0x8000
   19364:	add	lr, sp, #32768	; 0x8000
   19368:	add	lr, lr, #104	; 0x68
   1936c:	mov	r1, #0
   19370:	ldr	ip, [r2, #48]	; 0x30
   19374:	add	r7, sp, #48	; 0x30
   19378:	ldr	r2, [r2, #64]	; 0x40
   1937c:	ldr	r0, [lr, r9]
   19380:	rsb	r3, ip, r3
   19384:	str	r1, [sp]
   19388:	add	r2, r3, r2
   1938c:	ldr	ip, [fp]
   19390:	add	r1, sp, #32768	; 0x8000
   19394:	asr	r3, r2, #31
   19398:	str	r2, [r1, #64]	; 0x40
   1939c:	ldr	r1, [r0, #8]
   193a0:	str	ip, [sp, #32]
   193a4:	blx	r1
   193a8:	add	lr, sp, #32768	; 0x8000
   193ac:	mov	r2, #32768	; 0x8000
   193b0:	add	lr, lr, #104	; 0x68
   193b4:	mov	r1, r7
   193b8:	mov	r3, #0
   193bc:	ldr	r0, [lr, r9]
   193c0:	ldr	ip, [r0, #20]
   193c4:	blx	ip
   193c8:	add	r1, sp, #32768	; 0x8000
   193cc:	ldr	r2, [sp, #32]
   193d0:	str	r7, [r1, #48]	; 0x30
   193d4:	str	r7, [r1, #52]	; 0x34
   193d8:	str	r0, [r1, #72]	; 0x48
   193dc:	add	r0, r7, r0
   193e0:	str	r0, [r1, #56]	; 0x38
   193e4:	b	1914c <ftello64@plt+0x8404>
   193e8:	add	lr, sp, #32768	; 0x8000
   193ec:	mov	r1, #0
   193f0:	add	r7, sp, #48	; 0x30
   193f4:	ldr	ip, [lr, #48]	; 0x30
   193f8:	ldr	r2, [lr, #64]	; 0x40
   193fc:	add	lr, sp, #32768	; 0x8000
   19400:	add	lr, lr, #104	; 0x68
   19404:	rsb	r3, ip, r3
   19408:	add	r2, r3, r2
   1940c:	ldr	r0, [lr, r9]
   19410:	str	r1, [sp]
   19414:	add	r1, sp, #32768	; 0x8000
   19418:	ldr	ip, [fp]
   1941c:	asr	r3, r2, #31
   19420:	str	r2, [r1, #64]	; 0x40
   19424:	ldr	r1, [r0, #8]
   19428:	str	ip, [sp, #32]
   1942c:	blx	r1
   19430:	add	lr, sp, #32768	; 0x8000
   19434:	mov	r2, #32768	; 0x8000
   19438:	add	lr, lr, #104	; 0x68
   1943c:	mov	r1, r7
   19440:	mov	r3, #0
   19444:	ldr	r0, [lr, r9]
   19448:	ldr	ip, [r0, #20]
   1944c:	blx	ip
   19450:	add	r1, sp, #32768	; 0x8000
   19454:	ldr	r2, [sp, #32]
   19458:	str	r7, [r1, #48]	; 0x30
   1945c:	str	r7, [r1, #52]	; 0x34
   19460:	str	r0, [r1, #72]	; 0x48
   19464:	add	r0, r7, r0
   19468:	str	r0, [r1, #56]	; 0x38
   1946c:	b	191b4 <ftello64@plt+0x846c>
   19470:	add	ip, sp, #32768	; 0x8000
   19474:	movw	r5, #32708	; 0x7fc4
   19478:	movt	r5, #65535	; 0xffff
   1947c:	ldr	r3, [ip, #52]	; 0x34
   19480:	ldr	r1, [ip, #56]	; 0x38
   19484:	add	r2, r3, #1
   19488:	cmp	r1, r2
   1948c:	bls	19d18 <ftello64@plt+0x8fd0>
   19490:	ldr	r7, [ip, #60]	; 0x3c
   19494:	sub	r3, r7, #12
   19498:	add	r0, sp, #32768	; 0x8000
   1949c:	cmp	r3, #0
   194a0:	str	r3, [r0, #60]	; 0x3c
   194a4:	bgt	194d0 <ftello64@plt+0x8788>
   194a8:	rsb	r7, r7, #20
   194ac:	ldr	r1, [r0, #52]	; 0x34
   194b0:	add	r2, r7, #7
   194b4:	cmp	r7, #0
   194b8:	movlt	r7, r2
   194bc:	asr	r2, r7, #3
   194c0:	add	r1, r1, r2
   194c4:	str	r1, [r0, #52]	; 0x34
   194c8:	add	r3, r3, r2, lsl #3
   194cc:	str	r3, [r0, #60]	; 0x3c
   194d0:	mov	r1, #4
   194d4:	mov	r0, r4
   194d8:	bl	171b8 <ftello64@plt+0x6470>
   194dc:	add	r1, sp, #32768	; 0x8000
   194e0:	add	r7, sp, #32768	; 0x8000
   194e4:	movw	r5, #32708	; 0x7fc4
   194e8:	ldr	ip, [r1, #52]	; 0x34
   194ec:	movt	r5, #65535	; 0xffff
   194f0:	ldr	r3, [r1, #48]	; 0x30
   194f4:	ldr	r6, [r1, #60]	; 0x3c
   194f8:	rsb	r3, r3, ip
   194fc:	ldr	r2, [r1, #64]	; 0x40
   19500:	ldr	lr, [r7, #56]	; 0x38
   19504:	add	r1, r3, #1
   19508:	add	ip, ip, #1
   1950c:	rsb	r1, r6, r1, lsl #3
   19510:	cmp	lr, ip
   19514:	ldr	ip, [sp, #16]
   19518:	add	r1, r1, r2, lsl #3
   1951c:	asr	r1, r1, #3
   19520:	str	r1, [sp, #8]
   19524:	strb	r0, [ip, #68]	; 0x44
   19528:	bls	19cac <ftello64@plt+0x8f64>
   1952c:	sub	r3, r6, #8
   19530:	add	ip, sp, #32768	; 0x8000
   19534:	cmp	r3, #0
   19538:	str	r3, [ip, #60]	; 0x3c
   1953c:	bgt	19568 <ftello64@plt+0x8820>
   19540:	rsb	r6, r6, #16
   19544:	ldr	r1, [ip, #52]	; 0x34
   19548:	add	r2, r6, #7
   1954c:	cmp	r6, #0
   19550:	movlt	r6, r2
   19554:	asr	r2, r6, #3
   19558:	add	r1, r1, r2
   1955c:	str	r1, [ip, #52]	; 0x34
   19560:	add	r3, r3, r2, lsl #3
   19564:	str	r3, [ip, #60]	; 0x3c
   19568:	mov	r1, #8
   1956c:	mov	r0, r4
   19570:	bl	171b8 <ftello64@plt+0x6470>
   19574:	ldr	r6, [sp, #16]
   19578:	uxtb	r5, r0
   1957c:	strb	r0, [r6, #69]	; 0x45
   19580:	add	r0, r5, r5, lsl #1
   19584:	lsl	r0, r0, #3
   19588:	bl	10c34 <malloc@plt>
   1958c:	cmp	r5, #0
   19590:	str	r0, [r6, #72]	; 0x48
   19594:	beq	186b0 <ftello64@plt+0x7968>
   19598:	movw	r9, #32708	; 0x7fc4
   1959c:	mov	r6, r0
   195a0:	mov	r7, #0
   195a4:	add	r5, r0, #8
   195a8:	add	sl, sp, #48	; 0x30
   195ac:	movt	r9, #65535	; 0xffff
   195b0:	b	19658 <ftello64@plt+0x8910>
   195b4:	ldr	r8, [fp]
   195b8:	sub	r3, r8, #10
   195bc:	str	r3, [fp]
   195c0:	cmp	r3, #0
   195c4:	bgt	195f4 <ftello64@plt+0x88ac>
   195c8:	rsb	r8, r8, #18
   195cc:	add	ip, sp, #32768	; 0x8000
   195d0:	add	r2, r8, #7
   195d4:	cmp	r8, #0
   195d8:	ldr	r1, [ip, #52]	; 0x34
   195dc:	movlt	r8, r2
   195e0:	asr	r2, r8, #3
   195e4:	add	r1, r1, r2
   195e8:	str	r1, [ip, #52]	; 0x34
   195ec:	add	r3, r3, r2, lsl #3
   195f0:	str	r3, [fp]
   195f4:	mov	r1, #4
   195f8:	mov	r0, r4
   195fc:	bl	171b8 <ftello64@plt+0x6470>
   19600:	mov	r1, #16
   19604:	add	r7, r7, #1
   19608:	add	r5, r5, #24
   1960c:	add	r6, r6, #24
   19610:	strb	r0, [r5, #-30]	; 0xffffffe2
   19614:	mov	r0, r4
   19618:	bl	171b8 <ftello64@plt+0x6470>
   1961c:	mov	r1, #18
   19620:	str	r0, [r5, #-28]	; 0xffffffe4
   19624:	mov	r0, r4
   19628:	bl	171b8 <ftello64@plt+0x6470>
   1962c:	mov	r1, #32
   19630:	str	r0, [r6, #-16]
   19634:	mov	r0, r4
   19638:	bl	171b8 <ftello64@plt+0x6470>
   1963c:	ldr	ip, [sp, #16]
   19640:	ldrb	r3, [ip, #69]	; 0x45
   19644:	ldr	ip, [sp, #8]
   19648:	cmp	r7, r3
   1964c:	add	r0, r0, ip
   19650:	str	r0, [r6, #-12]
   19654:	bge	196fc <ftello64@plt+0x89b4>
   19658:	mov	r1, #16
   1965c:	mov	r0, r4
   19660:	bl	171b8 <ftello64@plt+0x6470>
   19664:	add	lr, sp, #32768	; 0x8000
   19668:	ldr	r3, [lr, #52]	; 0x34
   1966c:	ldr	r1, [lr, #56]	; 0x38
   19670:	add	r2, r3, #1
   19674:	cmp	r1, r2
   19678:	strh	r0, [r5, #-8]
   1967c:	bhi	195b4 <ftello64@plt+0x886c>
   19680:	add	r0, sp, #32768	; 0x8000
   19684:	add	ip, sp, #32768	; 0x8000
   19688:	add	ip, ip, #104	; 0x68
   1968c:	mov	lr, #0
   19690:	ldr	r1, [r0, #48]	; 0x30
   19694:	ldr	r2, [r0, #64]	; 0x40
   19698:	rsb	r3, r1, r3
   1969c:	ldr	r0, [ip, r9]
   196a0:	add	r2, r3, r2
   196a4:	add	r1, sp, #32768	; 0x8000
   196a8:	str	lr, [sp]
   196ac:	asr	r3, r2, #31
   196b0:	str	r2, [r1, #64]	; 0x40
   196b4:	ldr	r1, [r0, #8]
   196b8:	ldr	r8, [fp]
   196bc:	blx	r1
   196c0:	add	r2, sp, #32768	; 0x8000
   196c4:	mov	r3, #0
   196c8:	add	r2, r2, #104	; 0x68
   196cc:	mov	r1, sl
   196d0:	ldr	r0, [r2, r9]
   196d4:	mov	r2, #32768	; 0x8000
   196d8:	ldr	ip, [r0, #20]
   196dc:	blx	ip
   196e0:	add	r3, sp, #32768	; 0x8000
   196e4:	str	sl, [r3, #48]	; 0x30
   196e8:	str	sl, [r3, #52]	; 0x34
   196ec:	str	r0, [r3, #72]	; 0x48
   196f0:	add	r0, sl, r0
   196f4:	str	r0, [r3, #56]	; 0x38
   196f8:	b	195b8 <ftello64@plt+0x8870>
   196fc:	cmp	r3, #0
   19700:	beq	186b0 <ftello64@plt+0x7968>
   19704:	movw	r9, #32708	; 0x7fc4
   19708:	add	sl, sp, #48	; 0x30
   1970c:	movt	r9, #65535	; 0xffff
   19710:	add	r6, sp, #32768	; 0x8000
   19714:	mov	r5, #0
   19718:	add	r6, r6, #68	; 0x44
   1971c:	str	r5, [sp, #8]
   19720:	str	r6, [sp, #20]
   19724:	str	r5, [sp, #12]
   19728:	ldr	ip, [sp, #16]
   1972c:	ldr	r6, [sp, #8]
   19730:	ldr	r5, [sp, #20]
   19734:	ldr	r7, [ip, #72]	; 0x48
   19738:	add	r7, r7, r6
   1973c:	ldr	r3, [r5]
   19740:	ldr	r5, [r7, #12]
   19744:	sbfx	r5, r5, #0, #29
   19748:	cmp	r5, r3
   1974c:	blt	199b4 <ftello64@plt+0x8c6c>
   19750:	cmp	r3, #32768	; 0x8000
   19754:	ble	19b0c <ftello64@plt+0x8dc4>
   19758:	add	ip, sp, #32768	; 0x8000
   1975c:	add	lr, sp, #32768	; 0x8000
   19760:	add	ip, ip, #104	; 0x68
   19764:	sub	r3, r3, #32768	; 0x8000
   19768:	mov	r2, #2
   1976c:	str	r3, [lr, #64]	; 0x40
   19770:	ldr	r0, [ip, r9]
   19774:	mov	r3, #0
   19778:	str	r2, [sp]
   1977c:	mov	r2, #32768	; 0x8000
   19780:	ldr	r1, [r0, #8]
   19784:	blx	r1
   19788:	add	ip, sp, #32768	; 0x8000
   1978c:	mov	r3, #0
   19790:	add	ip, ip, #104	; 0x68
   19794:	mov	r1, sl
   19798:	mov	r2, #32768	; 0x8000
   1979c:	ldr	r0, [ip, r9]
   197a0:	ldr	ip, [r0, #20]
   197a4:	blx	ip
   197a8:	add	lr, sp, #32768	; 0x8000
   197ac:	str	sl, [lr, #48]	; 0x30
   197b0:	add	r3, sl, r0
   197b4:	str	r0, [lr, #72]	; 0x48
   197b8:	str	r3, [lr, #56]	; 0x38
   197bc:	mov	r0, #8
   197c0:	str	r3, [lr, #52]	; 0x34
   197c4:	str	r0, [fp]
   197c8:	mov	r1, #32
   197cc:	mov	r0, r4
   197d0:	bl	171b8 <ftello64@plt+0x6470>
   197d4:	ldr	r6, [r7, #4]
   197d8:	mov	r8, r0
   197dc:	add	r0, r6, r6, lsl #1
   197e0:	lsl	r0, r0, #2
   197e4:	bl	10c34 <malloc@plt>
   197e8:	cmp	r6, #0
   197ec:	movgt	r6, #0
   197f0:	str	r0, [r7, #16]
   197f4:	movgt	r5, r0
   197f8:	ble	19840 <ftello64@plt+0x8af8>
   197fc:	mov	r1, #18
   19800:	mov	r0, r4
   19804:	bl	171b8 <ftello64@plt+0x6470>
   19808:	mov	r1, #14
   1980c:	add	r6, r6, #1
   19810:	add	r5, r5, #12
   19814:	str	r0, [r5, #-12]
   19818:	mov	r0, r4
   1981c:	bl	171b8 <ftello64@plt+0x6470>
   19820:	mov	r1, #32
   19824:	str	r0, [r5, #-8]
   19828:	mov	r0, r4
   1982c:	bl	171b8 <ftello64@plt+0x6470>
   19830:	str	r0, [r5, #-4]
   19834:	ldr	r3, [r7, #4]
   19838:	cmp	r6, r3
   1983c:	blt	197fc <ftello64@plt+0x8ab4>
   19840:	ldr	r5, [sp, #20]
   19844:	ldr	r2, [r7, #12]
   19848:	ldr	r3, [r5]
   1984c:	add	r8, r8, r2
   19850:	sbfx	r8, r8, #0, #29
   19854:	cmp	r8, r3
   19858:	blt	19974 <ftello64@plt+0x8c2c>
   1985c:	cmp	r3, #32768	; 0x8000
   19860:	ble	19adc <ftello64@plt+0x8d94>
   19864:	add	r6, sp, #32768	; 0x8000
   19868:	add	ip, sp, #32768	; 0x8000
   1986c:	add	r6, r6, #104	; 0x68
   19870:	sub	r3, r3, #32768	; 0x8000
   19874:	mov	r2, #2
   19878:	str	r3, [ip, #64]	; 0x40
   1987c:	ldr	r0, [r6, r9]
   19880:	mov	r3, #0
   19884:	str	r2, [sp]
   19888:	mov	r2, #32768	; 0x8000
   1988c:	ldr	r1, [r0, #8]
   19890:	blx	r1
   19894:	add	r6, sp, #32768	; 0x8000
   19898:	mov	r3, #0
   1989c:	add	r6, r6, #104	; 0x68
   198a0:	mov	r1, sl
   198a4:	mov	r2, #32768	; 0x8000
   198a8:	ldr	r0, [r6, r9]
   198ac:	ldr	ip, [r0, #20]
   198b0:	blx	ip
   198b4:	add	ip, sp, #32768	; 0x8000
   198b8:	mov	lr, #8
   198bc:	str	lr, [fp]
   198c0:	str	sl, [ip, #48]	; 0x30
   198c4:	add	r3, sl, r0
   198c8:	str	r0, [ip, #72]	; 0x48
   198cc:	str	r3, [ip, #56]	; 0x38
   198d0:	str	r3, [ip, #52]	; 0x34
   198d4:	ldr	r6, [r7, #8]
   198d8:	add	r0, r6, r6, lsl #1
   198dc:	lsl	r0, r0, #2
   198e0:	bl	10c34 <malloc@plt>
   198e4:	cmp	r6, #0
   198e8:	movgt	r6, #0
   198ec:	str	r0, [r7, #20]
   198f0:	addgt	r5, r0, #8
   198f4:	ble	19948 <ftello64@plt+0x8c00>
   198f8:	mov	r1, #1
   198fc:	mov	r0, r4
   19900:	bl	171b8 <ftello64@plt+0x6470>
   19904:	mov	r1, #3
   19908:	add	r6, r6, #1
   1990c:	strb	r0, [r5, #-8]
   19910:	mov	r0, r4
   19914:	bl	171b8 <ftello64@plt+0x6470>
   19918:	mov	r1, #11
   1991c:	strb	r0, [r5, #-7]
   19920:	mov	r0, r4
   19924:	bl	171b8 <ftello64@plt+0x6470>
   19928:	mov	r1, #17
   1992c:	str	r0, [r5, #-4]
   19930:	mov	r0, r4
   19934:	bl	171b8 <ftello64@plt+0x6470>
   19938:	str	r0, [r5], #12
   1993c:	ldr	r3, [r7, #8]
   19940:	cmp	r6, r3
   19944:	blt	198f8 <ftello64@plt+0x8bb0>
   19948:	ldr	r6, [sp, #16]
   1994c:	ldr	r7, [sp, #12]
   19950:	ldr	ip, [sp, #8]
   19954:	ldrb	r3, [r6, #69]	; 0x45
   19958:	add	r7, r7, #1
   1995c:	add	ip, ip, #24
   19960:	str	r7, [sp, #12]
   19964:	cmp	r7, r3
   19968:	str	ip, [sp, #8]
   1996c:	blt	19728 <ftello64@plt+0x89e0>
   19970:	b	186b0 <ftello64@plt+0x7968>
   19974:	add	r0, sp, #32768	; 0x8000
   19978:	ldr	r3, [r0, #64]	; 0x40
   1997c:	cmp	r8, r3
   19980:	blt	199f4 <ftello64@plt+0x8cac>
   19984:	add	r2, r3, #32512	; 0x7f00
   19988:	add	r2, r2, #255	; 0xff
   1998c:	cmp	r8, r2
   19990:	bgt	199f4 <ftello64@plt+0x8cac>
   19994:	add	r1, sp, #32768	; 0x8000
   19998:	rsb	r3, r3, r8
   1999c:	mov	r5, #8
   199a0:	str	r5, [fp]
   199a4:	ldr	r2, [r1, #48]	; 0x30
   199a8:	add	r3, r2, r3
   199ac:	str	r3, [r1, #52]	; 0x34
   199b0:	b	198d4 <ftello64@plt+0x8b8c>
   199b4:	add	r1, sp, #32768	; 0x8000
   199b8:	ldr	r3, [r1, #64]	; 0x40
   199bc:	cmp	r5, r3
   199c0:	blt	19a68 <ftello64@plt+0x8d20>
   199c4:	add	r2, r3, #32512	; 0x7f00
   199c8:	add	r2, r2, #255	; 0xff
   199cc:	cmp	r5, r2
   199d0:	bgt	19a68 <ftello64@plt+0x8d20>
   199d4:	add	r6, sp, #32768	; 0x8000
   199d8:	rsb	r3, r3, r5
   199dc:	mov	ip, #8
   199e0:	str	ip, [fp]
   199e4:	ldr	r2, [r6, #48]	; 0x30
   199e8:	add	r3, r2, r3
   199ec:	str	r3, [r6, #52]	; 0x34
   199f0:	b	197c8 <ftello64@plt+0x8a80>
   199f4:	add	r2, sp, #32768	; 0x8000
   199f8:	add	r6, sp, #32768	; 0x8000
   199fc:	add	r2, r2, #104	; 0x68
   19a00:	add	r6, r6, #104	; 0x68
   19a04:	asr	r3, r8, #31
   19a08:	mov	r5, #0
   19a0c:	ldr	r1, [r2, r9]
   19a10:	mov	r2, r8
   19a14:	str	r5, [sp]
   19a18:	mov	r0, r1
   19a1c:	ldr	r1, [r1, #8]
   19a20:	blx	r1
   19a24:	ldr	r0, [r6, r9]
   19a28:	add	ip, sp, #32768	; 0x8000
   19a2c:	mov	r3, #0
   19a30:	mov	r1, sl
   19a34:	mov	r2, #32768	; 0x8000
   19a38:	str	r8, [ip, #64]	; 0x40
   19a3c:	ldr	ip, [r0, #20]
   19a40:	blx	ip
   19a44:	add	lr, sp, #32768	; 0x8000
   19a48:	str	sl, [lr, #48]	; 0x30
   19a4c:	str	sl, [lr, #52]	; 0x34
   19a50:	add	r3, sl, r0
   19a54:	str	r0, [lr, #72]	; 0x48
   19a58:	str	r3, [lr, #56]	; 0x38
   19a5c:	mov	r0, #8
   19a60:	str	r0, [fp]
   19a64:	b	198d4 <ftello64@plt+0x8b8c>
   19a68:	add	r2, sp, #32768	; 0x8000
   19a6c:	asr	r3, r5, #31
   19a70:	add	r2, r2, #104	; 0x68
   19a74:	mov	r6, #0
   19a78:	ldr	r1, [r2, r9]
   19a7c:	mov	r2, r5
   19a80:	str	r6, [sp]
   19a84:	mov	r0, r1
   19a88:	ldr	r1, [r1, #8]
   19a8c:	blx	r1
   19a90:	add	ip, sp, #32768	; 0x8000
   19a94:	add	ip, ip, #104	; 0x68
   19a98:	add	lr, sp, #32768	; 0x8000
   19a9c:	mov	r2, #32768	; 0x8000
   19aa0:	mov	r3, #0
   19aa4:	ldr	r0, [ip, r9]
   19aa8:	mov	r1, sl
   19aac:	str	r5, [lr, #64]	; 0x40
   19ab0:	ldr	ip, [r0, #20]
   19ab4:	blx	ip
   19ab8:	add	r1, sp, #32768	; 0x8000
   19abc:	mov	r2, #8
   19ac0:	str	r2, [fp]
   19ac4:	str	sl, [r1, #48]	; 0x30
   19ac8:	str	sl, [r1, #52]	; 0x34
   19acc:	add	r3, sl, r0
   19ad0:	str	r0, [r1, #72]	; 0x48
   19ad4:	str	r3, [r1, #56]	; 0x38
   19ad8:	b	197c8 <ftello64@plt+0x8a80>
   19adc:	add	lr, sp, #32768	; 0x8000
   19ae0:	add	r5, sp, #32768	; 0x8000
   19ae4:	add	lr, lr, #104	; 0x68
   19ae8:	mov	r1, #0
   19aec:	mov	r2, #0
   19af0:	mov	r3, #0
   19af4:	ldr	r0, [lr, r9]
   19af8:	str	r1, [sp]
   19afc:	str	r1, [r5, #64]	; 0x40
   19b00:	ldr	r1, [r0, #8]
   19b04:	blx	r1
   19b08:	b	19894 <ftello64@plt+0x8b4c>
   19b0c:	add	r1, sp, #32768	; 0x8000
   19b10:	add	r6, sp, #32768	; 0x8000
   19b14:	add	r1, r1, #104	; 0x68
   19b18:	mov	r5, #0
   19b1c:	mov	r2, #0
   19b20:	mov	r3, #0
   19b24:	ldr	r0, [r1, r9]
   19b28:	str	r5, [sp]
   19b2c:	str	r5, [r6, #64]	; 0x40
   19b30:	ldr	r1, [r0, #8]
   19b34:	blx	r1
   19b38:	b	19788 <ftello64@plt+0x8a40>
   19b3c:	add	r7, sp, #32768	; 0x8000
   19b40:	add	ip, sp, #32768	; 0x8000
   19b44:	add	r7, r7, #104	; 0x68
   19b48:	mov	r1, #0
   19b4c:	mov	r3, #0
   19b50:	ldr	r0, [r7, r2]
   19b54:	mov	r2, #0
   19b58:	str	r1, [sp]
   19b5c:	str	r1, [ip, #64]	; 0x40
   19b60:	ldr	r1, [r0, #8]
   19b64:	blx	r1
   19b68:	b	18184 <ftello64@plt+0x743c>
   19b6c:	add	r7, sp, #32768	; 0x8000
   19b70:	movw	r6, #32708	; 0x7fc4
   19b74:	add	r7, r7, #104	; 0x68
   19b78:	movt	r6, #65535	; 0xffff
   19b7c:	mov	r2, r5
   19b80:	asr	r3, r5, #31
   19b84:	ldr	r1, [r7, r6]
   19b88:	mov	r0, #0
   19b8c:	str	r0, [sp]
   19b90:	add	r7, sp, #48	; 0x30
   19b94:	mov	r0, r1
   19b98:	ldr	r1, [r1, #8]
   19b9c:	blx	r1
   19ba0:	add	lr, sp, #32768	; 0x8000
   19ba4:	add	lr, lr, #104	; 0x68
   19ba8:	add	r1, sp, #32768	; 0x8000
   19bac:	mov	r2, #32768	; 0x8000
   19bb0:	mov	r3, #0
   19bb4:	ldr	r0, [lr, r6]
   19bb8:	str	r5, [r1, #64]	; 0x40
   19bbc:	mov	r1, r7
   19bc0:	add	r5, sp, #32768	; 0x8000
   19bc4:	ldr	ip, [r0, #20]
   19bc8:	blx	ip
   19bcc:	add	r2, sp, #32768	; 0x8000
   19bd0:	add	r3, sp, #32768	; 0x8000
   19bd4:	str	r7, [r5, #52]	; 0x34
   19bd8:	str	r7, [r2, #48]	; 0x30
   19bdc:	str	r0, [r3, #72]	; 0x48
   19be0:	add	r2, r7, r0
   19be4:	mov	r3, #8
   19be8:	str	r2, [r5, #56]	; 0x38
   19bec:	str	r3, [r5, #60]	; 0x3c
   19bf0:	b	1869c <ftello64@plt+0x7954>
   19bf4:	add	lr, sp, #32768	; 0x8000
   19bf8:	add	r5, sp, #32768	; 0x8000
   19bfc:	add	lr, lr, #104	; 0x68
   19c00:	mov	r1, #0
   19c04:	mov	r3, #0
   19c08:	ldr	r0, [lr, r2]
   19c0c:	mov	r2, #0
   19c10:	str	r1, [sp]
   19c14:	str	r1, [r5, #64]	; 0x40
   19c18:	ldr	r1, [r0, #8]
   19c1c:	blx	r1
   19c20:	b	19054 <ftello64@plt+0x830c>
   19c24:	add	r1, sp, #32768	; 0x8000
   19c28:	add	r6, sp, #32768	; 0x8000
   19c2c:	add	lr, sp, #32768	; 0x8000
   19c30:	ldr	ip, [r1, #48]	; 0x30
   19c34:	add	lr, lr, #104	; 0x68
   19c38:	ldr	r2, [r6, #64]	; 0x40
   19c3c:	mov	r1, #0
   19c40:	ldr	r0, [lr, r5]
   19c44:	rsb	r3, ip, r3
   19c48:	str	r1, [sp]
   19c4c:	add	r2, r3, r2
   19c50:	add	r1, sp, #32768	; 0x8000
   19c54:	add	ip, sp, #32768	; 0x8000
   19c58:	asr	r3, r2, #31
   19c5c:	add	r6, sp, #48	; 0x30
   19c60:	str	r2, [r1, #64]	; 0x40
   19c64:	ldr	r1, [r0, #8]
   19c68:	ldr	r7, [ip, #60]	; 0x3c
   19c6c:	blx	r1
   19c70:	add	lr, sp, #32768	; 0x8000
   19c74:	mov	r1, r6
   19c78:	add	lr, lr, #104	; 0x68
   19c7c:	mov	r2, #32768	; 0x8000
   19c80:	mov	r3, #0
   19c84:	ldr	r0, [lr, r5]
   19c88:	ldr	ip, [r0, #20]
   19c8c:	blx	ip
   19c90:	add	r1, sp, #32768	; 0x8000
   19c94:	str	r6, [r1, #48]	; 0x30
   19c98:	str	r6, [r1, #52]	; 0x34
   19c9c:	str	r0, [r1, #72]	; 0x48
   19ca0:	add	r0, r6, r0
   19ca4:	str	r0, [r1, #56]	; 0x38
   19ca8:	b	18a18 <ftello64@plt+0x7cd0>
   19cac:	add	lr, sp, #32768	; 0x8000
   19cb0:	add	r2, r2, r3
   19cb4:	add	lr, lr, #104	; 0x68
   19cb8:	str	r2, [r7, #64]	; 0x40
   19cbc:	mov	r3, #0
   19cc0:	add	r7, sp, #32768	; 0x8000
   19cc4:	ldr	r0, [lr, r5]
   19cc8:	str	r3, [sp]
   19ccc:	asr	r3, r2, #31
   19cd0:	ldr	r1, [r0, #8]
   19cd4:	blx	r1
   19cd8:	add	r1, sp, #32768	; 0x8000
   19cdc:	add	r1, r1, #104	; 0x68
   19ce0:	mov	r3, #0
   19ce4:	mov	r2, #32768	; 0x8000
   19ce8:	ldr	r0, [r1, r5]
   19cec:	add	r5, sp, #48	; 0x30
   19cf0:	mov	r1, r5
   19cf4:	ldr	ip, [r0, #20]
   19cf8:	blx	ip
   19cfc:	add	r3, sp, #32768	; 0x8000
   19d00:	str	r5, [r7, #52]	; 0x34
   19d04:	str	r5, [r3, #48]	; 0x30
   19d08:	str	r0, [r7, #72]	; 0x48
   19d0c:	add	r3, r5, r0
   19d10:	str	r3, [r7, #56]	; 0x38
   19d14:	b	1952c <ftello64@plt+0x87e4>
   19d18:	add	lr, sp, #32768	; 0x8000
   19d1c:	add	r7, sp, #32768	; 0x8000
   19d20:	add	r7, r7, #104	; 0x68
   19d24:	mov	r1, #0
   19d28:	ldr	ip, [lr, #48]	; 0x30
   19d2c:	add	r6, sp, #48	; 0x30
   19d30:	ldr	r2, [lr, #64]	; 0x40
   19d34:	ldr	r0, [r7, r5]
   19d38:	rsb	r3, ip, r3
   19d3c:	add	r2, r3, r2
   19d40:	str	r1, [sp]
   19d44:	str	r2, [lr, #64]	; 0x40
   19d48:	asr	r3, r2, #31
   19d4c:	ldr	r1, [r0, #8]
   19d50:	ldr	r7, [lr, #60]	; 0x3c
   19d54:	blx	r1
   19d58:	add	ip, sp, #32768	; 0x8000
   19d5c:	mov	r1, r6
   19d60:	add	ip, ip, #104	; 0x68
   19d64:	mov	r2, #32768	; 0x8000
   19d68:	mov	r3, #0
   19d6c:	ldr	r0, [ip, r5]
   19d70:	ldr	ip, [r0, #20]
   19d74:	blx	ip
   19d78:	add	lr, sp, #32768	; 0x8000
   19d7c:	str	r6, [lr, #48]	; 0x30
   19d80:	str	r6, [lr, #52]	; 0x34
   19d84:	str	r0, [lr, #72]	; 0x48
   19d88:	add	r0, r6, r0
   19d8c:	str	r0, [lr, #56]	; 0x38
   19d90:	b	19494 <ftello64@plt+0x874c>
   19d94:	add	r7, sp, #32768	; 0x8000
   19d98:	movw	r6, #32708	; 0x7fc4
   19d9c:	add	r7, r7, #104	; 0x68
   19da0:	movt	r6, #65535	; 0xffff
   19da4:	mov	r2, r5
   19da8:	asr	r3, r5, #31
   19dac:	ldr	r1, [r7, r6]
   19db0:	mov	r0, #0
   19db4:	str	r0, [sp]
   19db8:	add	r7, sp, #48	; 0x30
   19dbc:	mov	r0, r1
   19dc0:	ldr	r1, [r1, #8]
   19dc4:	blx	r1
   19dc8:	add	lr, sp, #32768	; 0x8000
   19dcc:	add	lr, lr, #104	; 0x68
   19dd0:	add	r1, sp, #32768	; 0x8000
   19dd4:	mov	r2, #32768	; 0x8000
   19dd8:	mov	r3, #0
   19ddc:	ldr	r0, [lr, r6]
   19de0:	str	r5, [r1, #64]	; 0x40
   19de4:	mov	r1, r7
   19de8:	add	r5, sp, #32768	; 0x8000
   19dec:	ldr	ip, [r0, #20]
   19df0:	blx	ip
   19df4:	add	r2, sp, #32768	; 0x8000
   19df8:	add	r3, sp, #32768	; 0x8000
   19dfc:	str	r7, [r5, #52]	; 0x34
   19e00:	str	r7, [r2, #48]	; 0x30
   19e04:	str	r0, [r3, #72]	; 0x48
   19e08:	add	r2, r7, r0
   19e0c:	mov	r3, #8
   19e10:	str	r2, [r5, #56]	; 0x38
   19e14:	str	r3, [r5, #60]	; 0x3c
   19e18:	b	18118 <ftello64@plt+0x73d0>
   19e1c:	add	lr, sp, #32768	; 0x8000
   19e20:	add	r5, sp, #32768	; 0x8000
   19e24:	add	lr, lr, #104	; 0x68
   19e28:	mov	r2, #0
   19e2c:	ldr	r0, [lr, r3]
   19e30:	mov	r3, #0
   19e34:	str	r1, [sp]
   19e38:	str	r1, [r5, #64]	; 0x40
   19e3c:	ldr	r1, [r0, #8]
   19e40:	blx	r1
   19e44:	b	18ce0 <ftello64@plt+0x7f98>
   19e48:	ldr	r0, [sp, #16]
   19e4c:	b	17df4 <ftello64@plt+0x70ac>
   19e50:	movw	r1, #53924	; 0xd2a4
   19e54:	movt	r1, #2
   19e58:	mov	r3, r4
   19e5c:	movw	r2, #51040	; 0xc760
   19e60:	ldr	r0, [r1]
   19e64:	movt	r2, #1
   19e68:	mov	r1, #1
   19e6c:	bl	10cdc <__fprintf_chk@plt>
   19e70:	ldr	r0, [sp, #16]
   19e74:	bl	10b98 <free@plt>
   19e78:	ldr	r0, [sp, #24]
   19e7c:	b	17df4 <ftello64@plt+0x70ac>
   19e80:	bl	10bc8 <__stack_chk_fail@plt>
   19e84:	push	{r4, r5, r6, r7, r8, lr}
   19e88:	mov	r5, r0
   19e8c:	mov	r6, r1
   19e90:	bl	17b50 <ftello64@plt+0x6e08>
   19e94:	subs	r4, r0, #0
   19e98:	beq	19ea4 <ftello64@plt+0x915c>
   19e9c:	mov	r0, r4
   19ea0:	pop	{r4, r5, r6, r7, r8, pc}
   19ea4:	mov	r0, r5
   19ea8:	bl	10c88 <strlen@plt>
   19eac:	sub	r4, r0, #18
   19eb0:	mov	r8, r0
   19eb4:	add	r0, r0, #8
   19eb8:	sub	r8, r8, #11
   19ebc:	bl	10c34 <malloc@plt>
   19ec0:	mov	r2, r4
   19ec4:	mov	r1, r5
   19ec8:	mov	r7, r0
   19ecc:	bl	10cb8 <strncpy@plt>
   19ed0:	movw	r3, #51568	; 0xc970
   19ed4:	movt	r3, #1
   19ed8:	add	r2, r7, r4
   19edc:	ldm	r3!, {r0, r1}
   19ee0:	str	r0, [r7, r4]
   19ee4:	add	r0, r7, r8
   19ee8:	str	r1, [r2, #4]
   19eec:	add	r1, r5, r4
   19ef0:	bl	10bf8 <strcpy@plt>
   19ef4:	mov	r1, r6
   19ef8:	mov	r0, r7
   19efc:	bl	17b50 <ftello64@plt+0x6e08>
   19f00:	mov	r4, r0
   19f04:	mov	r0, r7
   19f08:	bl	10b98 <free@plt>
   19f0c:	mov	r0, r4
   19f10:	pop	{r4, r5, r6, r7, r8, pc}
   19f14:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19f18:	subs	r5, r0, #0
   19f1c:	beq	1a444 <ftello64@plt+0x96fc>
   19f20:	mov	r1, #76	; 0x4c
   19f24:	mov	r0, #1
   19f28:	bl	10b68 <calloc@plt>
   19f2c:	ldrb	r4, [r5, #29]
   19f30:	ldrb	r2, [r5, #40]	; 0x28
   19f34:	mov	r3, r5
   19f38:	ldrb	r7, [r5, #28]
   19f3c:	ldrb	lr, [r5, #30]
   19f40:	ldrb	ip, [r5, #46]	; 0x2e
   19f44:	ldr	r1, [r5, #36]	; 0x24
   19f48:	mov	r6, r0
   19f4c:	ldr	r0, [r5, #32]
   19f50:	strb	r4, [r6, #29]
   19f54:	strb	ip, [r6, #46]	; 0x2e
   19f58:	str	r0, [r6, #32]
   19f5c:	strb	r7, [r6, #28]
   19f60:	strb	lr, [r6, #30]
   19f64:	str	r1, [r6, #36]	; 0x24
   19f68:	strb	r2, [r6, #40]	; 0x28
   19f6c:	ldr	r2, [r3, #41]!	; 0x29
   19f70:	str	r2, [r6, #41]	; 0x29
   19f74:	ldrb	r3, [r3, #4]
   19f78:	strb	r3, [r6, #45]	; 0x2d
   19f7c:	ldrb	r4, [r5, #46]	; 0x2e
   19f80:	lsl	r0, r4, #4
   19f84:	bl	10c34 <malloc@plt>
   19f88:	cmp	r4, #0
   19f8c:	movne	r3, #0
   19f90:	str	r0, [r6, #48]	; 0x30
   19f94:	bne	19fa0 <ftello64@plt+0x9258>
   19f98:	b	19ff8 <ftello64@plt+0x92b0>
   19f9c:	ldr	r0, [r6, #48]	; 0x30
   19fa0:	ldr	lr, [r5, #48]	; 0x30
   19fa4:	lsl	r2, r3, #4
   19fa8:	add	ip, r0, r2
   19fac:	add	r1, lr, r2
   19fb0:	ldr	lr, [lr, r3, lsl #4]
   19fb4:	str	lr, [r0, r3, lsl #4]
   19fb8:	add	r3, r3, #1
   19fbc:	ldr	r0, [r1, #4]!
   19fc0:	str	r0, [ip, #4]
   19fc4:	ldrh	r1, [r1, #4]
   19fc8:	strh	r1, [ip, #8]
   19fcc:	ldr	r1, [r5, #48]	; 0x30
   19fd0:	ldr	r0, [r6, #48]	; 0x30
   19fd4:	add	r1, r1, r2
   19fd8:	add	r2, r0, r2
   19fdc:	ldr	r0, [r1, #10]!
   19fe0:	str	r0, [r2, #10]
   19fe4:	ldrb	r1, [r1, #4]
   19fe8:	strb	r1, [r2, #14]
   19fec:	ldrb	r2, [r5, #46]	; 0x2e
   19ff0:	cmp	r2, r3
   19ff4:	bgt	19f9c <ftello64@plt+0x9254>
   19ff8:	ldrb	r3, [r5, #52]	; 0x34
   19ffc:	strb	r3, [r6, #52]	; 0x34
   1a000:	ldrb	r4, [r5, #52]	; 0x34
   1a004:	add	r0, r4, r4, lsl #1
   1a008:	lsl	r0, r0, #2
   1a00c:	bl	10c34 <malloc@plt>
   1a010:	cmp	r4, #0
   1a014:	movne	r7, #0
   1a018:	movne	r8, r7
   1a01c:	str	r0, [r6, #56]	; 0x38
   1a020:	beq	1a0d8 <ftello64@plt+0x9390>
   1a024:	ldr	r3, [r5, #56]	; 0x38
   1a028:	add	r2, r0, r7
   1a02c:	add	ip, r3, r7
   1a030:	ldr	r1, [r3, r7]
   1a034:	ldrb	r3, [ip, #5]
   1a038:	str	r1, [r0, r7]
   1a03c:	strb	r3, [r2, #5]
   1a040:	ldr	r2, [r5, #56]	; 0x38
   1a044:	ldr	r3, [r6, #56]	; 0x38
   1a048:	add	r2, r2, r7
   1a04c:	add	r3, r3, r7
   1a050:	ldrb	r2, [r2, #4]
   1a054:	strb	r2, [r3, #4]
   1a058:	ldr	r4, [r5, #56]	; 0x38
   1a05c:	ldr	sl, [r6, #56]	; 0x38
   1a060:	add	r4, r4, r7
   1a064:	add	sl, sl, r7
   1a068:	ldrb	r9, [r4, #4]
   1a06c:	lsl	r0, r9, #4
   1a070:	bl	10c34 <malloc@plt>
   1a074:	cmp	r9, #0
   1a078:	movne	r2, #0
   1a07c:	str	r0, [sl, #8]
   1a080:	ldrne	r3, [r4, #8]
   1a084:	beq	1a0c0 <ftello64@plt+0x9378>
   1a088:	ldr	r1, [r3, #4]
   1a08c:	add	r2, r2, #1
   1a090:	add	r3, r3, #16
   1a094:	add	r0, r0, #16
   1a098:	str	r1, [r0, #-12]
   1a09c:	ldrh	r1, [r3, #-16]
   1a0a0:	strh	r1, [r0, #-16]
   1a0a4:	ldr	r1, [r3, #-8]
   1a0a8:	str	r1, [r0, #-8]
   1a0ac:	ldr	r1, [r3, #-4]
   1a0b0:	str	r1, [r0, #-4]
   1a0b4:	ldrb	r1, [r4, #4]
   1a0b8:	cmp	r1, r2
   1a0bc:	bgt	1a088 <ftello64@plt+0x9340>
   1a0c0:	ldrb	r3, [r5, #52]	; 0x34
   1a0c4:	add	r8, r8, #1
   1a0c8:	add	r7, r7, #12
   1a0cc:	cmp	r3, r8
   1a0d0:	ldrgt	r0, [r6, #56]	; 0x38
   1a0d4:	bgt	1a024 <ftello64@plt+0x92dc>
   1a0d8:	ldrb	r3, [r5, #60]	; 0x3c
   1a0dc:	strb	r3, [r6, #60]	; 0x3c
   1a0e0:	ldrb	r4, [r5, #60]	; 0x3c
   1a0e4:	add	r0, r4, r4, lsl #1
   1a0e8:	lsl	r0, r0, #2
   1a0ec:	bl	10c34 <malloc@plt>
   1a0f0:	cmp	r4, #0
   1a0f4:	movne	r4, #0
   1a0f8:	movne	r8, r4
   1a0fc:	str	r0, [r6, #64]	; 0x40
   1a100:	beq	1a2c0 <ftello64@plt+0x9578>
   1a104:	ldr	r1, [r5, #64]	; 0x40
   1a108:	add	r3, r0, r4
   1a10c:	add	r2, r1, r4
   1a110:	ldr	lr, [r1, r4]
   1a114:	ldrb	r1, [r2, #6]
   1a118:	ldrh	ip, [r2, #4]
   1a11c:	str	lr, [r0, r4]
   1a120:	strb	r1, [r3, #6]
   1a124:	ldr	r2, [r5, #64]	; 0x40
   1a128:	ldr	r1, [r6, #64]	; 0x40
   1a12c:	add	r2, r2, r4
   1a130:	strh	ip, [r3, #4]
   1a134:	add	r3, r1, r4
   1a138:	ldrb	r2, [r2, #7]
   1a13c:	strb	r2, [r3, #7]
   1a140:	ldr	r7, [r5, #64]	; 0x40
   1a144:	ldr	sl, [r6, #64]	; 0x40
   1a148:	add	r7, r7, r4
   1a14c:	add	sl, sl, r4
   1a150:	ldrb	r9, [r7, #6]
   1a154:	add	r0, r9, r9, lsl #1
   1a158:	lsl	r0, r0, #2
   1a15c:	bl	10c34 <malloc@plt>
   1a160:	cmp	r9, #0
   1a164:	movne	r3, #0
   1a168:	str	r0, [sl, #8]
   1a16c:	movne	r2, r3
   1a170:	beq	1a2a8 <ftello64@plt+0x9560>
   1a174:	ldr	r1, [r6, #64]	; 0x40
   1a178:	add	r2, r2, #1
   1a17c:	ldr	r0, [r7, #8]
   1a180:	add	r1, r1, r4
   1a184:	add	r0, r0, r3
   1a188:	ldr	r1, [r1, #8]
   1a18c:	ldrb	r0, [r0, #2]
   1a190:	add	r1, r1, r3
   1a194:	strb	r0, [r1, #2]
   1a198:	ldr	r0, [r5, #64]	; 0x40
   1a19c:	ldr	r1, [r6, #64]	; 0x40
   1a1a0:	add	r0, r0, r4
   1a1a4:	add	r1, r1, r4
   1a1a8:	ldr	r0, [r0, #8]
   1a1ac:	ldr	r1, [r1, #8]
   1a1b0:	add	ip, r0, r3
   1a1b4:	ldrh	lr, [r0, r3]
   1a1b8:	add	r0, r1, r3
   1a1bc:	ldrb	ip, [ip, #3]
   1a1c0:	strh	lr, [r1, r3]
   1a1c4:	strb	ip, [r0, #3]
   1a1c8:	ldr	r0, [r5, #64]	; 0x40
   1a1cc:	ldr	r1, [r6, #64]	; 0x40
   1a1d0:	add	r0, r0, r4
   1a1d4:	add	r1, r1, r4
   1a1d8:	ldr	r0, [r0, #8]
   1a1dc:	ldr	r1, [r1, #8]
   1a1e0:	add	r0, r0, r3
   1a1e4:	add	r1, r1, r3
   1a1e8:	ldrb	r0, [r0, #4]
   1a1ec:	strb	r0, [r1, #4]
   1a1f0:	ldr	r0, [r5, #64]	; 0x40
   1a1f4:	ldr	r1, [r6, #64]	; 0x40
   1a1f8:	add	r0, r0, r4
   1a1fc:	add	r1, r1, r4
   1a200:	ldr	r0, [r0, #8]
   1a204:	ldr	r1, [r1, #8]
   1a208:	add	r0, r0, r3
   1a20c:	add	r1, r1, r3
   1a210:	ldrb	r0, [r0, #5]
   1a214:	strb	r0, [r1, #5]
   1a218:	ldr	r0, [r5, #64]	; 0x40
   1a21c:	ldr	r1, [r6, #64]	; 0x40
   1a220:	add	r0, r0, r4
   1a224:	add	r1, r1, r4
   1a228:	ldr	r0, [r0, #8]
   1a22c:	ldr	r1, [r1, #8]
   1a230:	add	r0, r0, r3
   1a234:	add	r1, r1, r3
   1a238:	ldrb	r0, [r0, #6]
   1a23c:	strb	r0, [r1, #6]
   1a240:	ldr	r0, [r5, #64]	; 0x40
   1a244:	ldr	r1, [r6, #64]	; 0x40
   1a248:	add	r0, r0, r4
   1a24c:	add	r1, r1, r4
   1a250:	ldr	r0, [r0, #8]
   1a254:	ldr	r1, [r1, #8]
   1a258:	add	r0, r0, r3
   1a25c:	add	r1, r1, r3
   1a260:	ldrb	r0, [r0, #7]
   1a264:	strb	r0, [r1, #7]
   1a268:	ldr	r0, [r5, #64]	; 0x40
   1a26c:	ldr	r1, [r6, #64]	; 0x40
   1a270:	add	r0, r0, r4
   1a274:	add	r1, r1, r4
   1a278:	ldr	r0, [r0, #8]
   1a27c:	ldr	r1, [r1, #8]
   1a280:	add	r0, r0, r3
   1a284:	add	r1, r1, r3
   1a288:	add	r3, r3, #12
   1a28c:	ldr	r0, [r0, #8]
   1a290:	str	r0, [r1, #8]
   1a294:	ldr	r7, [r5, #64]	; 0x40
   1a298:	add	r7, r7, r4
   1a29c:	ldrb	r1, [r7, #6]
   1a2a0:	cmp	r1, r2
   1a2a4:	bgt	1a174 <ftello64@plt+0x942c>
   1a2a8:	ldrb	r3, [r5, #60]	; 0x3c
   1a2ac:	add	r8, r8, #1
   1a2b0:	add	r4, r4, #12
   1a2b4:	cmp	r3, r8
   1a2b8:	ldrgt	r0, [r6, #64]	; 0x40
   1a2bc:	bgt	1a104 <ftello64@plt+0x93bc>
   1a2c0:	ldrb	r4, [r5, #69]	; 0x45
   1a2c4:	strb	r4, [r6, #69]	; 0x45
   1a2c8:	ldrb	r3, [r5, #69]	; 0x45
   1a2cc:	add	r0, r3, r3, lsl #1
   1a2d0:	lsl	r0, r0, #3
   1a2d4:	bl	10c34 <malloc@plt>
   1a2d8:	cmp	r4, #0
   1a2dc:	movne	r4, #0
   1a2e0:	movne	r7, r4
   1a2e4:	str	r0, [r6, #72]	; 0x48
   1a2e8:	beq	1a448 <ftello64@plt+0x9700>
   1a2ec:	ldr	r3, [r5, #72]	; 0x48
   1a2f0:	add	r2, r0, r4
   1a2f4:	add	ip, r3, r4
   1a2f8:	ldrh	r1, [r3, r4]
   1a2fc:	ldrb	r3, [ip, #2]
   1a300:	strh	r1, [r0, r4]
   1a304:	strb	r3, [r2, #2]
   1a308:	ldr	r8, [r5, #72]	; 0x48
   1a30c:	ldr	r9, [r6, #72]	; 0x48
   1a310:	add	r8, r8, r4
   1a314:	add	r9, r9, r4
   1a318:	ldmib	r8, {r1, r2, r3}
   1a31c:	str	r1, [r9, #4]
   1a320:	ldr	sl, [r8, #4]
   1a324:	str	r2, [r9, #8]
   1a328:	str	r3, [r9, #12]
   1a32c:	add	fp, sl, sl, lsl #1
   1a330:	lsl	fp, fp, #2
   1a334:	mov	r0, fp
   1a338:	bl	10c34 <malloc@plt>
   1a33c:	cmp	sl, #0
   1a340:	str	r0, [r9, #16]
   1a344:	ble	1a37c <ftello64@plt+0x9634>
   1a348:	ldr	r3, [r8, #16]
   1a34c:	mov	r2, r0
   1a350:	add	r0, r3, fp
   1a354:	ldr	r1, [r3]
   1a358:	add	r3, r3, #12
   1a35c:	add	r2, r2, #12
   1a360:	str	r1, [r2, #-12]
   1a364:	ldr	r1, [r3, #-8]
   1a368:	str	r1, [r2, #-8]
   1a36c:	ldr	r1, [r3, #-4]
   1a370:	cmp	r3, r0
   1a374:	str	r1, [r2, #-4]
   1a378:	bne	1a354 <ftello64@plt+0x960c>
   1a37c:	ldr	r3, [r8, #8]
   1a380:	add	r0, r3, r3, lsl #1
   1a384:	lsl	r0, r0, #2
   1a388:	bl	10c34 <malloc@plt>
   1a38c:	ldr	r3, [r8, #8]
   1a390:	cmp	r3, #0
   1a394:	str	r0, [r9, #20]
   1a398:	ble	1a428 <ftello64@plt+0x96e0>
   1a39c:	ldr	r2, [r6, #72]	; 0x48
   1a3a0:	mov	r3, #0
   1a3a4:	ldr	r0, [r8, #20]
   1a3a8:	mov	r1, r3
   1a3ac:	add	r2, r2, r4
   1a3b0:	ldr	r2, [r2, #20]
   1a3b4:	ldrb	r0, [r0, r3]
   1a3b8:	add	r1, r1, #1
   1a3bc:	strb	r0, [r2, r3]
   1a3c0:	ldr	r0, [r5, #72]	; 0x48
   1a3c4:	ldr	r2, [r6, #72]	; 0x48
   1a3c8:	add	r0, r0, r4
   1a3cc:	add	r2, r2, r4
   1a3d0:	ldr	r0, [r0, #20]
   1a3d4:	ldr	r2, [r2, #20]
   1a3d8:	add	r0, r0, r3
   1a3dc:	add	r2, r2, r3
   1a3e0:	ldrb	r0, [r0, #1]
   1a3e4:	strb	r0, [r2, #1]
   1a3e8:	ldr	r2, [r5, #72]	; 0x48
   1a3ec:	ldr	r9, [r6, #72]	; 0x48
   1a3f0:	add	r2, r2, r4
   1a3f4:	add	r9, r9, r4
   1a3f8:	ldr	r0, [r2, #20]
   1a3fc:	ldr	ip, [r2, #8]
   1a400:	add	r8, r0, r3
   1a404:	ldr	r2, [r9, #20]
   1a408:	cmp	ip, r1
   1a40c:	ldr	r9, [r8, #4]
   1a410:	add	ip, r2, r3
   1a414:	ldr	r8, [r8, #8]
   1a418:	add	r3, r3, #12
   1a41c:	str	r9, [ip, #4]
   1a420:	str	r8, [ip, #8]
   1a424:	bgt	1a3b4 <ftello64@plt+0x966c>
   1a428:	ldrb	r3, [r6, #69]	; 0x45
   1a42c:	add	r7, r7, #1
   1a430:	add	r4, r4, #24
   1a434:	cmp	r3, r7
   1a438:	ble	1a448 <ftello64@plt+0x9700>
   1a43c:	ldr	r0, [r6, #72]	; 0x48
   1a440:	b	1a2ec <ftello64@plt+0x95a4>
   1a444:	mov	r6, r5
   1a448:	mov	r0, r6
   1a44c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a450:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a454:	subs	r9, r1, #0
   1a458:	mov	sl, r2
   1a45c:	beq	1a510 <ftello64@plt+0x97c8>
   1a460:	ldrh	fp, [r2, #32]
   1a464:	sub	r8, r0, #4
   1a468:	mov	r6, #0
   1a46c:	b	1a47c <ftello64@plt+0x9734>
   1a470:	add	r6, r6, #1
   1a474:	cmp	r6, r9
   1a478:	beq	1a510 <ftello64@plt+0x97c8>
   1a47c:	ldr	r3, [r8, #4]!
   1a480:	ldrh	r2, [r3, #32]
   1a484:	cmp	r2, fp
   1a488:	bne	1a470 <ftello64@plt+0x9728>
   1a48c:	ldrh	r1, [sl, #36]	; 0x24
   1a490:	ldrh	r2, [r3, #36]	; 0x24
   1a494:	cmp	r1, r2
   1a498:	bne	1a470 <ftello64@plt+0x9728>
   1a49c:	cmp	fp, #0
   1a4a0:	beq	1a508 <ftello64@plt+0x97c0>
   1a4a4:	ldr	r5, [r3, #40]	; 0x28
   1a4a8:	mov	r7, #0
   1a4ac:	ldr	r4, [sl, #40]	; 0x28
   1a4b0:	b	1a4e8 <ftello64@plt+0x97a0>
   1a4b4:	ldr	r2, [r4, #4]
   1a4b8:	ldr	r3, [r5, #4]
   1a4bc:	cmp	r2, r3
   1a4c0:	bne	1a500 <ftello64@plt+0x97b8>
   1a4c4:	ldr	r2, [r4, #8]
   1a4c8:	add	r5, r5, #60	; 0x3c
   1a4cc:	ldr	r3, [r5, #-52]	; 0xffffffcc
   1a4d0:	add	r4, r4, #60	; 0x3c
   1a4d4:	cmp	r2, r3
   1a4d8:	bne	1a500 <ftello64@plt+0x97b8>
   1a4dc:	add	r7, r7, #1
   1a4e0:	cmp	r7, fp
   1a4e4:	bcs	1a500 <ftello64@plt+0x97b8>
   1a4e8:	ldr	r0, [r4, #24]
   1a4ec:	mov	r2, #5
   1a4f0:	ldr	r1, [r5, #24]
   1a4f4:	bl	10bb0 <memcmp@plt>
   1a4f8:	cmp	r0, #0
   1a4fc:	beq	1a4b4 <ftello64@plt+0x976c>
   1a500:	cmp	r7, fp
   1a504:	bne	1a470 <ftello64@plt+0x9728>
   1a508:	mov	r0, #0
   1a50c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a510:	mov	r0, #1
   1a514:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a518:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a51c:	mov	r7, r0
   1a520:	ldr	r9, [sp, #48]	; 0x30
   1a524:	mov	r4, r1
   1a528:	mov	sl, r3
   1a52c:	ldr	r1, [sp, #44]	; 0x2c
   1a530:	mov	fp, r2
   1a534:	mov	r2, #5
   1a538:	str	r0, [r9, #60]	; 0x3c
   1a53c:	ldr	r0, [sp, #52]	; 0x34
   1a540:	ldr	r8, [sp, #40]	; 0x28
   1a544:	ldr	r6, [sp, #56]	; 0x38
   1a548:	str	r0, [r9, #16]
   1a54c:	mov	r0, r9
   1a550:	ldrb	r3, [r7, #16]
   1a554:	ldr	r5, [sp, #60]	; 0x3c
   1a558:	cmp	r3, r1
   1a55c:	addcc	r1, r3, r3, lsl #1
   1a560:	strbcc	r3, [r9, #33]	; 0x21
   1a564:	movcs	r1, #0
   1a568:	strbcs	r1, [r9, #33]	; 0x21
   1a56c:	lslcc	r1, r1, #2
   1a570:	add	r1, r4, r1
   1a574:	bl	10cb8 <strncpy@plt>
   1a578:	ldrb	lr, [r9, #33]	; 0x21
   1a57c:	movw	r3, #49648	; 0xc1f0
   1a580:	movt	r3, #1
   1a584:	mov	r1, #0
   1a588:	mov	r2, #10
   1a58c:	ldr	r0, [r3]
   1a590:	add	lr, lr, lr, lsl #1
   1a594:	ldrh	r3, [r3, #4]
   1a598:	str	r0, [r9, #5]
   1a59c:	add	r0, r4, lr, lsl #2
   1a5a0:	strh	r3, [r9, #9]
   1a5a4:	bl	10b80 <strtol@plt>
   1a5a8:	ldrb	r2, [r9, #33]	; 0x21
   1a5ac:	ldr	r1, [r7]
   1a5b0:	add	r2, r2, r2, lsl #1
   1a5b4:	add	r2, r4, r2, lsl #2
   1a5b8:	str	r0, [r9, #12]
   1a5bc:	movw	r0, #51844	; 0xca84
   1a5c0:	movt	r0, #1
   1a5c4:	bl	124a4 <ftello64@plt+0x175c>
   1a5c8:	mov	r7, r0
   1a5cc:	ldr	r0, [r9, #64]	; 0x40
   1a5d0:	bl	179b8 <ftello64@plt+0x6c70>
   1a5d4:	mov	r1, #0
   1a5d8:	mov	r0, r7
   1a5dc:	bl	19e84 <ftello64@plt+0x913c>
   1a5e0:	str	r0, [r9, #64]	; 0x40
   1a5e4:	mov	r0, r7
   1a5e8:	bl	10b98 <free@plt>
   1a5ec:	ldr	r3, [r9, #64]	; 0x40
   1a5f0:	cmp	r3, #0
   1a5f4:	streq	r3, [r9, #24]
   1a5f8:	streq	r3, [r9, #28]
   1a5fc:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a600:	sub	fp, fp, #5
   1a604:	mov	r2, #1
   1a608:	cmp	fp, r2
   1a60c:	bls	1a630 <ftello64@plt+0x98e8>
   1a610:	ldr	r1, [sp, #52]	; 0x34
   1a614:	cmp	r1, #0
   1a618:	bne	1a6a8 <ftello64@plt+0x9960>
   1a61c:	ldr	r2, [sp, #52]	; 0x34
   1a620:	str	r2, [r9, #24]
   1a624:	mov	r2, #0
   1a628:	strb	r2, [r9, #32]
   1a62c:	b	1a63c <ftello64@plt+0x98f4>
   1a630:	strb	r2, [r9, #32]
   1a634:	mov	r2, #0
   1a638:	str	r2, [r9, #24]
   1a63c:	ldrb	lr, [r9, #33]	; 0x21
   1a640:	mov	r0, r3
   1a644:	mov	r1, r8
   1a648:	mov	r2, #0
   1a64c:	add	lr, lr, lr, lsl #1
   1a650:	add	r4, r4, lr, lsl #2
   1a654:	ldrb	r3, [r4, #11]
   1a658:	bl	17334 <ftello64@plt+0x65ec>
   1a65c:	str	sl, [r9, #44]	; 0x2c
   1a660:	str	r8, [r9, #48]	; 0x30
   1a664:	ldr	r3, [r9, #24]
   1a668:	str	r0, [r9, #28]
   1a66c:	ldr	r2, [r6]
   1a670:	str	r2, [r9, #20]
   1a674:	ldr	r2, [r6]
   1a678:	rsb	r3, r3, r2
   1a67c:	add	r0, r3, r0
   1a680:	str	r0, [r6]
   1a684:	ldr	r2, [r5]
   1a688:	ldr	r1, [r9, #48]	; 0x30
   1a68c:	ldr	r3, [r9, #44]	; 0x2c
   1a690:	str	r2, [r9, #36]	; 0x24
   1a694:	ldr	r2, [r5]
   1a698:	rsb	r3, r3, r1
   1a69c:	add	r3, r2, r3
   1a6a0:	str	r3, [r5]
   1a6a4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a6a8:	ldrb	lr, [r9, #33]	; 0x21
   1a6ac:	mov	r0, r3
   1a6b0:	mov	r1, sl
   1a6b4:	add	lr, lr, lr, lsl #1
   1a6b8:	add	lr, r4, lr, lsl #2
   1a6bc:	ldrb	r3, [lr, #11]
   1a6c0:	bl	17334 <ftello64@plt+0x65ec>
   1a6c4:	ldr	r3, [r9, #64]	; 0x40
   1a6c8:	str	r0, [r9, #24]
   1a6cc:	b	1a624 <ftello64@plt+0x98dc>
   1a6d0:	push	{r4, r5, r6, r7, r8, lr}
   1a6d4:	mov	r4, r1
   1a6d8:	ldr	r7, [r0, #60]	; 0x3c
   1a6dc:	mov	r6, r0
   1a6e0:	ldr	r1, [r0, #24]
   1a6e4:	ldr	r5, [r7, #48]	; 0x30
   1a6e8:	add	r5, r5, r2, lsl #4
   1a6ec:	str	r5, [r4, #32]
   1a6f0:	ldrh	r3, [r5, #2]
   1a6f4:	ldrb	r0, [r5, #1]
   1a6f8:	lsl	r2, r3, #4
   1a6fc:	str	r3, [r4, #8]
   1a700:	add	r8, r2, r3
   1a704:	str	r0, [r4, #4]
   1a708:	add	r8, r1, r8, lsl #2
   1a70c:	ldr	r0, [r8, #64]	; 0x40
   1a710:	cmp	r0, #0
   1a714:	beq	1a7a4 <ftello64@plt+0x9a5c>
   1a718:	ldr	r1, [r7, #40]	; 0x28
   1a71c:	rsb	r3, r3, r2
   1a720:	ldrb	ip, [r6, #16]
   1a724:	mov	r2, #1
   1a728:	add	r3, r1, r3, lsl #2
   1a72c:	ldr	r1, [r5, #4]
   1a730:	ldr	r3, [r3, #24]
   1a734:	add	ip, ip, ip, lsl #1
   1a738:	add	ip, r3, ip, lsl #2
   1a73c:	ldrb	r3, [ip, #11]
   1a740:	bl	17334 <ftello64@plt+0x65ec>
   1a744:	ldrh	r3, [r5, #2]
   1a748:	mov	ip, r0
   1a74c:	str	r0, [r4, #12]
   1a750:	ldr	r0, [r6, #20]
   1a754:	ldr	r2, [r5, #4]
   1a758:	ldr	r1, [r8, #52]	; 0x34
   1a75c:	cmp	r0, r3
   1a760:	add	r1, ip, r1
   1a764:	str	r2, [r4, #16]
   1a768:	str	r1, [r4, #20]
   1a76c:	popls	{r4, r5, r6, r7, r8, pc}
   1a770:	lsl	r1, r3, #4
   1a774:	ldr	r0, [r6, #24]
   1a778:	add	r5, r1, r3
   1a77c:	ldr	ip, [r7, #40]	; 0x28
   1a780:	rsb	r3, r3, r1
   1a784:	add	r0, r0, r5, lsl #2
   1a788:	add	r3, ip, r3, lsl #2
   1a78c:	ldr	r0, [r0, #56]	; 0x38
   1a790:	ldr	r3, [r3, #4]
   1a794:	add	r2, r2, r0
   1a798:	rsb	r2, r3, r2
   1a79c:	str	r2, [r4, #24]
   1a7a0:	pop	{r4, r5, r6, r7, r8, pc}
   1a7a4:	ldr	r2, [r8, #24]
   1a7a8:	mov	ip, r2
   1a7ac:	str	r2, [r4, #12]
   1a7b0:	b	1a750 <ftello64@plt+0x9a08>
   1a7b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a7b8:	mov	r6, r0
   1a7bc:	ldr	r4, [r0, #20]
   1a7c0:	sub	sp, sp, #12
   1a7c4:	ldr	r7, [r0, #60]	; 0x3c
   1a7c8:	cmp	r4, #0
   1a7cc:	beq	1a944 <ftello64@plt+0x9bfc>
   1a7d0:	rsb	r9, r4, r4, lsl #4
   1a7d4:	mov	r2, #0
   1a7d8:	mov	r3, #0
   1a7dc:	ldr	r1, [r0, #24]
   1a7e0:	lsl	r9, r9, #2
   1a7e4:	mov	r4, r2
   1a7e8:	mov	r5, r3
   1a7ec:	mov	r0, #0
   1a7f0:	ldr	ip, [r7, #40]	; 0x28
   1a7f4:	add	r1, r1, #68	; 0x44
   1a7f8:	ldrb	sl, [r6, #15]
   1a7fc:	add	ip, ip, r0
   1a800:	add	r0, r0, #60	; 0x3c
   1a804:	ldrb	r8, [ip, #20]
   1a808:	cmp	sl, r8
   1a80c:	strbcc	r8, [r6, #15]
   1a810:	str	r4, [r1, #-12]
   1a814:	ldr	fp, [ip, #8]
   1a818:	ldr	ip, [ip, #4]
   1a81c:	ldr	sl, [r1, #-40]	; 0xffffffd8
   1a820:	ldr	r8, [r1, #-44]	; 0xffffffd4
   1a824:	rsb	ip, ip, fp
   1a828:	adds	r4, r4, ip
   1a82c:	str	r2, [r1, #-16]
   1a830:	rsb	r8, r8, sl
   1a834:	adc	r5, r5, #0
   1a838:	adds	r2, r2, r8
   1a83c:	str	ip, [r1, #-28]	; 0xffffffe4
   1a840:	adc	r3, r3, #0
   1a844:	cmp	r0, r9
   1a848:	bne	1a7f0 <ftello64@plt+0x9aa8>
   1a84c:	ldrh	r3, [r7, #36]	; 0x24
   1a850:	str	r4, [r6, #56]	; 0x38
   1a854:	cmp	r3, #0
   1a858:	str	r2, [r6, #52]	; 0x34
   1a85c:	beq	1a94c <ftello64@plt+0x9c04>
   1a860:	mov	r5, #0
   1a864:	mov	sl, r5
   1a868:	mov	r9, r5
   1a86c:	mov	r4, r5
   1a870:	b	1a8a0 <ftello64@plt+0x9b58>
   1a874:	ldr	r8, [r6, #40]	; 0x28
   1a878:	mov	r2, r4
   1a87c:	mov	r0, r6
   1a880:	add	r1, r8, r5
   1a884:	bl	1a6d0 <ftello64@plt+0x9988>
   1a888:	ldrh	r3, [r7, #36]	; 0x24
   1a88c:	str	r4, [r8, r5]
   1a890:	add	r4, r4, #1
   1a894:	cmp	r3, r4
   1a898:	add	r5, r5, #36	; 0x24
   1a89c:	bls	1a918 <ftello64@plt+0x9bd0>
   1a8a0:	ldr	r8, [r7, #48]	; 0x30
   1a8a4:	add	r8, r8, r4, lsl #4
   1a8a8:	ldrb	r3, [r8, #1]
   1a8ac:	cmp	r3, #1
   1a8b0:	bne	1a874 <ftello64@plt+0x9b2c>
   1a8b4:	add	ip, r9, r9, lsl #3
   1a8b8:	ldr	r3, [r6, #32]
   1a8bc:	mov	r2, r4
   1a8c0:	mov	r0, r6
   1a8c4:	add	fp, r3, ip, lsl #2
   1a8c8:	stm	sp, {r3, ip}
   1a8cc:	mov	r1, fp
   1a8d0:	bl	1a6d0 <ftello64@plt+0x9988>
   1a8d4:	ldr	r2, [r8, #12]
   1a8d8:	ldm	sp, {r3, ip}
   1a8dc:	cmp	r2, #0
   1a8e0:	str	r9, [r3, ip, lsl #2]
   1a8e4:	strne	r2, [fp, #28]
   1a8e8:	bne	1a90c <ftello64@plt+0x9bc4>
   1a8ec:	cmp	sl, #0
   1a8f0:	beq	1a90c <ftello64@plt+0x9bc4>
   1a8f4:	ldr	r3, [sl, #28]
   1a8f8:	cmp	r3, #0
   1a8fc:	ldreq	r3, [sl, #24]
   1a900:	ldreq	r2, [fp, #24]
   1a904:	rsbeq	r3, r3, r2
   1a908:	streq	r3, [sl, #28]
   1a90c:	add	r9, r9, #1
   1a910:	mov	sl, fp
   1a914:	b	1a874 <ftello64@plt+0x9b2c>
   1a918:	cmp	sl, #0
   1a91c:	str	r9, [r6, #28]
   1a920:	beq	1a93c <ftello64@plt+0x9bf4>
   1a924:	ldr	r3, [sl, #28]
   1a928:	cmp	r3, #0
   1a92c:	ldreq	r2, [r6, #56]	; 0x38
   1a930:	ldreq	r3, [sl, #24]
   1a934:	rsbeq	r3, r3, r2
   1a938:	streq	r3, [sl, #28]
   1a93c:	add	sp, sp, #12
   1a940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a944:	mov	r2, r4
   1a948:	b	1a84c <ftello64@plt+0x9b04>
   1a94c:	str	r3, [r6, #28]
   1a950:	b	1a93c <ftello64@plt+0x9bf4>
   1a954:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a958:	sub	sp, sp, #12
   1a95c:	ldrh	sl, [r0, #32]
   1a960:	cmp	sl, #0
   1a964:	beq	1a9cc <ftello64@plt+0x9c84>
   1a968:	ldr	r0, [r0, #40]	; 0x28
   1a96c:	rsb	r7, sl, sl, lsl #4
   1a970:	mov	r9, #0
   1a974:	lsl	r7, r7, #2
   1a978:	mov	r8, r0
   1a97c:	str	r0, [sp, #4]
   1a980:	ldr	r6, [r8, #24]
   1a984:	mov	r4, #0
   1a988:	ldr	fp, [sp, #4]
   1a98c:	mov	r5, r4
   1a990:	ldr	r0, [fp, #24]
   1a994:	mov	r1, r6
   1a998:	bl	10b74 <strcmp@plt>
   1a99c:	add	r4, r4, #60	; 0x3c
   1a9a0:	add	fp, fp, #60	; 0x3c
   1a9a4:	cmp	r0, #0
   1a9a8:	addeq	r5, r5, #1
   1a9ac:	cmp	r4, r7
   1a9b0:	bne	1a990 <ftello64@plt+0x9c48>
   1a9b4:	cmp	r5, #2
   1a9b8:	bhi	1a9d8 <ftello64@plt+0x9c90>
   1a9bc:	add	r9, r9, #1
   1a9c0:	add	r8, r8, #60	; 0x3c
   1a9c4:	cmp	r9, sl
   1a9c8:	bcc	1a980 <ftello64@plt+0x9c38>
   1a9cc:	mov	r0, #1
   1a9d0:	add	sp, sp, #12
   1a9d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a9d8:	mov	r0, #0
   1a9dc:	add	sp, sp, #12
   1a9e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a9e4:	movw	ip, #53912	; 0xd298
   1a9e8:	movt	ip, #2
   1a9ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a9f0:	sub	sp, sp, #300	; 0x12c
   1a9f4:	ldr	r3, [ip]
   1a9f8:	mov	r4, r1
   1a9fc:	str	r0, [sp, #8]
   1aa00:	mov	r1, #8
   1aa04:	mov	r0, #1
   1aa08:	str	ip, [sp, #28]
   1aa0c:	str	r2, [sp, #16]
   1aa10:	str	r3, [sp, #292]	; 0x124
   1aa14:	bl	10b68 <calloc@plt>
   1aa18:	mov	r1, #24
   1aa1c:	mov	r6, r0
   1aa20:	mov	r0, #100	; 0x64
   1aa24:	bl	10b68 <calloc@plt>
   1aa28:	ldr	ip, [sp, #8]
   1aa2c:	mov	r2, #256	; 0x100
   1aa30:	mov	r1, #129	; 0x81
   1aa34:	movw	r3, #51900	; 0xcabc
   1aa38:	movt	r3, #1
   1aa3c:	str	ip, [sp]
   1aa40:	str	r0, [r6, #4]
   1aa44:	movw	r0, #51868	; 0xca9c
   1aa48:	movt	r0, #1
   1aa4c:	bl	12664 <ftello64@plt+0x191c>
   1aa50:	ldr	r1, [sp, #8]
   1aa54:	movw	r0, #49840	; 0xc2b0
   1aa58:	movt	r0, #1
   1aa5c:	bl	124a4 <ftello64@plt+0x175c>
   1aa60:	movw	r3, #53904	; 0xd290
   1aa64:	movt	r3, #2
   1aa68:	ldr	r3, [r3]
   1aa6c:	mov	r7, r0
   1aa70:	blx	r3
   1aa74:	subs	r5, r0, #0
   1aa78:	beq	1ad54 <ftello64@plt+0xa00c>
   1aa7c:	mov	r0, r7
   1aa80:	bl	10b98 <free@plt>
   1aa84:	ldr	r3, [r5, #8]
   1aa88:	add	r1, sp, #36	; 0x24
   1aa8c:	mov	r0, r5
   1aa90:	blx	r3
   1aa94:	cmp	r0, #0
   1aa98:	bne	1ad38 <ftello64@plt+0x9ff0>
   1aa9c:	ldr	ip, [sp, #16]
   1aaa0:	movw	r3, #45000	; 0xafc8
   1aaa4:	mov	r7, r0
   1aaa8:	mov	r8, r0
   1aaac:	mov	r9, #100	; 0x64
   1aab0:	mul	r3, r3, ip
   1aab4:	str	r3, [sp, #24]
   1aab8:	and	r3, r4, #1
   1aabc:	and	r4, r4, #2
   1aac0:	str	r4, [sp, #20]
   1aac4:	mov	r4, r0
   1aac8:	str	r3, [sp, #12]
   1aacc:	ldrb	r3, [sp, #36]	; 0x24
   1aad0:	cmp	r3, #46	; 0x2e
   1aad4:	beq	1ac98 <ftello64@plt+0x9f50>
   1aad8:	movw	r0, #51912	; 0xcac8
   1aadc:	ldr	r1, [sp, #8]
   1aae0:	movt	r0, #1
   1aae4:	add	r2, sp, #36	; 0x24
   1aae8:	bl	124a4 <ftello64@plt+0x175c>
   1aaec:	cmp	r7, r4
   1aaf0:	mov	sl, r0
   1aaf4:	bhi	1ab14 <ftello64@plt+0x9dcc>
   1aaf8:	add	r7, r7, #100	; 0x64
   1aafc:	mov	r0, r8
   1ab00:	lsl	r1, r7, #2
   1ab04:	bl	10bd4 <realloc@plt>
   1ab08:	cmp	r0, #0
   1ab0c:	beq	1ad2c <ftello64@plt+0x9fe4>
   1ab10:	mov	r8, r0
   1ab14:	mov	r1, #0
   1ab18:	mov	r0, sl
   1ab1c:	bl	17128 <ftello64@plt+0x63e0>
   1ab20:	mov	fp, r0
   1ab24:	mov	r0, sl
   1ab28:	bl	10b98 <free@plt>
   1ab2c:	cmp	fp, #0
   1ab30:	beq	1ac98 <ftello64@plt+0x9f50>
   1ab34:	ldr	ip, [sp, #12]
   1ab38:	cmp	ip, #0
   1ab3c:	beq	1ab58 <ftello64@plt+0x9e10>
   1ab40:	mov	r0, r8
   1ab44:	mov	r1, r4
   1ab48:	mov	r2, fp
   1ab4c:	bl	1a450 <ftello64@plt+0x9708>
   1ab50:	cmp	r0, #0
   1ab54:	beq	1ad20 <ftello64@plt+0x9fd8>
   1ab58:	ldr	r3, [sp, #20]
   1ab5c:	cmp	r3, #0
   1ab60:	bne	1ad10 <ftello64@plt+0x9fc8>
   1ab64:	ldr	ip, [sp, #16]
   1ab68:	cmp	ip, #0
   1ab6c:	beq	1abc4 <ftello64@plt+0x9e7c>
   1ab70:	ldrh	ip, [fp, #32]
   1ab74:	cmp	ip, #0
   1ab78:	beq	1abb8 <ftello64@plt+0x9e70>
   1ab7c:	ldr	lr, [fp, #40]	; 0x28
   1ab80:	rsb	ip, ip, ip, lsl #4
   1ab84:	mov	r3, #0
   1ab88:	lsl	sl, ip, #2
   1ab8c:	mov	ip, r3
   1ab90:	mov	r1, lr
   1ab94:	add	r2, lr, r3
   1ab98:	ldr	r0, [r1, #8]
   1ab9c:	add	r3, r3, #60	; 0x3c
   1aba0:	add	r1, r1, #60	; 0x3c
   1aba4:	ldr	r2, [r2, #4]
   1aba8:	cmp	r3, sl
   1abac:	rsb	r2, r2, r0
   1abb0:	add	ip, ip, r2
   1abb4:	bne	1ab94 <ftello64@plt+0x9e4c>
   1abb8:	ldr	r3, [sp, #24]
   1abbc:	cmp	r3, ip
   1abc0:	bhi	1ad20 <ftello64@plt+0x9fd8>
   1abc4:	cmp	r9, r4
   1abc8:	bhi	1abec <ftello64@plt+0x9ea4>
   1abcc:	add	r9, r9, #100	; 0x64
   1abd0:	ldr	r0, [r6, #4]
   1abd4:	add	r1, r9, r9, lsl #1
   1abd8:	lsl	r1, r1, #3
   1abdc:	bl	10bd4 <realloc@plt>
   1abe0:	cmp	r0, #0
   1abe4:	beq	1acb0 <ftello64@plt+0x9f68>
   1abe8:	str	r0, [r6, #4]
   1abec:	add	sl, r4, r4, lsl #1
   1abf0:	str	fp, [r8, r4, lsl #2]
   1abf4:	ldr	r0, [r6, #4]
   1abf8:	add	r1, sp, #36	; 0x24
   1abfc:	lsl	sl, sl, #3
   1ac00:	mov	r2, #11
   1ac04:	add	r0, r0, sl
   1ac08:	bl	10cb8 <strncpy@plt>
   1ac0c:	ldr	r3, [r6, #4]
   1ac10:	mov	ip, #0
   1ac14:	mov	r1, #0
   1ac18:	add	r3, r3, sl
   1ac1c:	mov	r2, #10
   1ac20:	add	r0, sp, #36	; 0x24
   1ac24:	strb	ip, [r3, #10]
   1ac28:	ldr	fp, [r6, #4]
   1ac2c:	add	fp, fp, sl
   1ac30:	str	r4, [fp, #20]
   1ac34:	bl	10b80 <strtol@plt>
   1ac38:	ldr	r3, [r8, r4, lsl #2]
   1ac3c:	ldr	r2, [r6, #4]
   1ac40:	add	sl, r2, sl
   1ac44:	str	r0, [fp, #12]
   1ac48:	ldrh	r1, [r3, #32]
   1ac4c:	cmp	r1, #0
   1ac50:	beq	1ac90 <ftello64@plt+0x9f48>
   1ac54:	ldr	lr, [r3, #40]	; 0x28
   1ac58:	rsb	r1, r1, r1, lsl #4
   1ac5c:	mov	r3, #0
   1ac60:	lsl	fp, r1, #2
   1ac64:	mov	r1, r3
   1ac68:	mov	r2, lr
   1ac6c:	add	r0, lr, r3
   1ac70:	ldr	ip, [r2, #8]
   1ac74:	add	r3, r3, #60	; 0x3c
   1ac78:	add	r2, r2, #60	; 0x3c
   1ac7c:	ldr	r0, [r0, #4]
   1ac80:	cmp	r3, fp
   1ac84:	rsb	r0, r0, ip
   1ac88:	add	r1, r1, r0
   1ac8c:	bne	1ac6c <ftello64@plt+0x9f24>
   1ac90:	add	r4, r4, #1
   1ac94:	str	r1, [sl, #16]
   1ac98:	ldr	r3, [r5, #8]
   1ac9c:	mov	r0, r5
   1aca0:	add	r1, sp, #36	; 0x24
   1aca4:	blx	r3
   1aca8:	cmp	r0, #0
   1acac:	beq	1aacc <ftello64@plt+0x9d84>
   1acb0:	ldr	r3, [r5, #4]
   1acb4:	mov	r0, r5
   1acb8:	blx	r3
   1acbc:	cmp	r4, #0
   1acc0:	str	r4, [r6]
   1acc4:	beq	1ace8 <ftello64@plt+0x9fa0>
   1acc8:	sub	r5, r8, #4
   1accc:	mov	r4, #0
   1acd0:	ldr	r0, [r5, #4]!
   1acd4:	add	r4, r4, #1
   1acd8:	bl	17124 <ftello64@plt+0x63dc>
   1acdc:	ldr	r3, [r6]
   1ace0:	cmp	r3, r4
   1ace4:	bhi	1acd0 <ftello64@plt+0x9f88>
   1ace8:	mov	r0, r8
   1acec:	bl	10b98 <free@plt>
   1acf0:	mov	r0, r6
   1acf4:	ldr	ip, [sp, #28]
   1acf8:	ldr	r2, [sp, #292]	; 0x124
   1acfc:	ldr	r3, [ip]
   1ad00:	cmp	r2, r3
   1ad04:	bne	1ad98 <ftello64@plt+0xa050>
   1ad08:	add	sp, sp, #300	; 0x12c
   1ad0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ad10:	mov	r0, fp
   1ad14:	bl	1a954 <ftello64@plt+0x9c0c>
   1ad18:	cmp	r0, #0
   1ad1c:	bne	1ab64 <ftello64@plt+0x9e1c>
   1ad20:	mov	r0, fp
   1ad24:	bl	17124 <ftello64@plt+0x63dc>
   1ad28:	b	1ac98 <ftello64@plt+0x9f50>
   1ad2c:	mov	r0, sl
   1ad30:	bl	10b98 <free@plt>
   1ad34:	b	1acb0 <ftello64@plt+0x9f68>
   1ad38:	ldr	r3, [r5, #4]
   1ad3c:	mov	r0, r5
   1ad40:	blx	r3
   1ad44:	mov	r3, #0
   1ad48:	mov	r8, r3
   1ad4c:	str	r3, [r6]
   1ad50:	b	1ace8 <ftello64@plt+0x9fa0>
   1ad54:	mov	r1, #134	; 0x86
   1ad58:	mov	r2, #256	; 0x100
   1ad5c:	str	r7, [sp]
   1ad60:	movw	r0, #51868	; 0xca9c
   1ad64:	movw	r3, #49896	; 0xc2e8
   1ad68:	movt	r0, #1
   1ad6c:	movt	r3, #1
   1ad70:	bl	12664 <ftello64@plt+0x191c>
   1ad74:	mov	r0, r7
   1ad78:	bl	10b98 <free@plt>
   1ad7c:	ldr	r0, [r6, #4]
   1ad80:	bl	10b98 <free@plt>
   1ad84:	mov	r0, r6
   1ad88:	str	r5, [r6, #4]
   1ad8c:	bl	10b98 <free@plt>
   1ad90:	mov	r0, r5
   1ad94:	b	1acf4 <ftello64@plt+0x9fac>
   1ad98:	bl	10bc8 <__stack_chk_fail@plt>
   1ad9c:	push	{r4, lr}
   1ada0:	mov	r4, r0
   1ada4:	ldr	r0, [r0, #4]
   1ada8:	bl	10b98 <free@plt>
   1adac:	mov	r3, #0
   1adb0:	mov	r0, r4
   1adb4:	str	r3, [r4, #4]
   1adb8:	pop	{r4, lr}
   1adbc:	b	10b98 <free@plt>
   1adc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1adc4:	movw	r9, #53912	; 0xd298
   1adc8:	movt	r9, #2
   1adcc:	sub	sp, sp, #292	; 0x124
   1add0:	mov	r8, r0
   1add4:	mov	r2, #256	; 0x100
   1add8:	ldr	ip, [r9]
   1addc:	mov	r1, #227	; 0xe3
   1ade0:	movw	r3, #51900	; 0xcabc
   1ade4:	movw	r0, #51868	; 0xca9c
   1ade8:	movt	r3, #1
   1adec:	movt	r0, #1
   1adf0:	str	r8, [sp]
   1adf4:	str	ip, [sp, #284]	; 0x11c
   1adf8:	bl	12664 <ftello64@plt+0x191c>
   1adfc:	mov	r1, r8
   1ae00:	movw	r0, #49840	; 0xc2b0
   1ae04:	movt	r0, #1
   1ae08:	bl	124a4 <ftello64@plt+0x175c>
   1ae0c:	movw	r2, #53904	; 0xd290
   1ae10:	movt	r2, #2
   1ae14:	ldr	r3, [r2]
   1ae18:	mov	r5, r0
   1ae1c:	blx	r3
   1ae20:	subs	r4, r0, #0
   1ae24:	beq	1b044 <ftello64@plt+0xa2fc>
   1ae28:	mov	r0, r5
   1ae2c:	bl	10b98 <free@plt>
   1ae30:	ldr	r3, [r4, #8]
   1ae34:	add	r1, sp, #16
   1ae38:	mov	r0, r4
   1ae3c:	blx	r3
   1ae40:	cmp	r0, #0
   1ae44:	bne	1b030 <ftello64@plt+0xa2e8>
   1ae48:	mov	r6, r0
   1ae4c:	mov	r5, r0
   1ae50:	mov	r7, r0
   1ae54:	str	r0, [sp, #12]
   1ae58:	ldrb	r3, [sp, #16]
   1ae5c:	cmp	r3, #46	; 0x2e
   1ae60:	beq	1af90 <ftello64@plt+0xa248>
   1ae64:	movw	r0, #51912	; 0xcac8
   1ae68:	mov	r1, r8
   1ae6c:	movt	r0, #1
   1ae70:	add	r2, sp, #16
   1ae74:	bl	124a4 <ftello64@plt+0x175c>
   1ae78:	cmp	r5, r6
   1ae7c:	mov	fp, r0
   1ae80:	bcc	1aea0 <ftello64@plt+0xa158>
   1ae84:	add	r6, r6, #100	; 0x64
   1ae88:	mov	r0, r7
   1ae8c:	lsl	r1, r6, #2
   1ae90:	bl	10bd4 <realloc@plt>
   1ae94:	cmp	r0, #0
   1ae98:	beq	1b024 <ftello64@plt+0xa2dc>
   1ae9c:	mov	r7, r0
   1aea0:	mov	r1, #0
   1aea4:	mov	r0, fp
   1aea8:	bl	17128 <ftello64@plt+0x63e0>
   1aeac:	mov	sl, r0
   1aeb0:	mov	r0, fp
   1aeb4:	bl	10b98 <free@plt>
   1aeb8:	cmp	sl, #0
   1aebc:	beq	1af90 <ftello64@plt+0xa248>
   1aec0:	mov	r0, r7
   1aec4:	mov	r1, r5
   1aec8:	mov	r2, sl
   1aecc:	bl	1a450 <ftello64@plt+0x9708>
   1aed0:	cmp	r0, #0
   1aed4:	beq	1aff8 <ftello64@plt+0xa2b0>
   1aed8:	mov	r0, sl
   1aedc:	bl	1a954 <ftello64@plt+0x9c0c>
   1aee0:	cmp	r0, #0
   1aee4:	beq	1aff8 <ftello64@plt+0xa2b0>
   1aee8:	str	sl, [r7, r5, lsl #2]
   1aeec:	ldrh	r1, [sl, #32]
   1aef0:	cmp	r1, #0
   1aef4:	beq	1af34 <ftello64@plt+0xa1ec>
   1aef8:	ldr	ip, [sl, #40]	; 0x28
   1aefc:	rsb	r1, r1, r1, lsl #4
   1af00:	mov	r3, #0
   1af04:	lsl	lr, r1, #2
   1af08:	mov	r1, r3
   1af0c:	mov	r2, ip
   1af10:	add	r0, ip, r3
   1af14:	ldr	sl, [r2, #8]
   1af18:	add	r3, r3, #60	; 0x3c
   1af1c:	add	r2, r2, #60	; 0x3c
   1af20:	ldr	r0, [r0, #4]
   1af24:	cmp	r3, lr
   1af28:	rsb	r0, r0, sl
   1af2c:	add	r1, r1, r0
   1af30:	bne	1af10 <ftello64@plt+0xa1c8>
   1af34:	ldr	r2, [sp, #12]
   1af38:	ldr	r3, [r7, r2, lsl #2]
   1af3c:	ldrh	fp, [r3, #32]
   1af40:	cmp	fp, #0
   1af44:	beq	1b004 <ftello64@plt+0xa2bc>
   1af48:	ldr	sl, [r3, #40]	; 0x28
   1af4c:	rsb	fp, fp, fp, lsl #4
   1af50:	mov	r3, #0
   1af54:	lsl	fp, fp, #2
   1af58:	mov	r0, r3
   1af5c:	mov	r2, sl
   1af60:	add	ip, sl, r3
   1af64:	ldr	lr, [r2, #8]
   1af68:	add	r3, r3, #60	; 0x3c
   1af6c:	add	r2, r2, #60	; 0x3c
   1af70:	ldr	ip, [ip, #4]
   1af74:	cmp	r3, fp
   1af78:	rsb	ip, ip, lr
   1af7c:	add	r0, r0, ip
   1af80:	bne	1af60 <ftello64@plt+0xa218>
   1af84:	cmp	r1, r0
   1af88:	bcs	1b004 <ftello64@plt+0xa2bc>
   1af8c:	add	r5, r5, #1
   1af90:	ldr	r3, [r4, #8]
   1af94:	mov	r0, r4
   1af98:	add	r1, sp, #16
   1af9c:	blx	r3
   1afa0:	cmp	r0, #0
   1afa4:	beq	1ae58 <ftello64@plt+0xa110>
   1afa8:	ldr	r3, [r4, #4]
   1afac:	mov	r0, r4
   1afb0:	blx	r3
   1afb4:	cmp	r5, #0
   1afb8:	beq	1b03c <ftello64@plt+0xa2f4>
   1afbc:	sub	r7, r7, #4
   1afc0:	mov	r4, #0
   1afc4:	add	r4, r4, #1
   1afc8:	ldr	r0, [r7, #4]!
   1afcc:	bl	17124 <ftello64@plt+0x63dc>
   1afd0:	cmp	r4, r5
   1afd4:	bne	1afc4 <ftello64@plt+0xa27c>
   1afd8:	add	r0, sp, #272	; 0x110
   1afdc:	bl	10bbc <strdup@plt>
   1afe0:	ldr	r2, [sp, #284]	; 0x11c
   1afe4:	ldr	r3, [r9]
   1afe8:	cmp	r2, r3
   1afec:	bne	1b074 <ftello64@plt+0xa32c>
   1aff0:	add	sp, sp, #292	; 0x124
   1aff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aff8:	mov	r0, sl
   1affc:	bl	17124 <ftello64@plt+0x63dc>
   1b000:	b	1af90 <ftello64@plt+0xa248>
   1b004:	add	r0, sp, #272	; 0x110
   1b008:	add	r1, sp, #16
   1b00c:	mov	r2, #11
   1b010:	str	r5, [sp, #12]
   1b014:	bl	10cb8 <strncpy@plt>
   1b018:	mov	r3, #0
   1b01c:	strb	r3, [sp, #282]	; 0x11a
   1b020:	b	1af8c <ftello64@plt+0xa244>
   1b024:	mov	r0, fp
   1b028:	bl	10b98 <free@plt>
   1b02c:	b	1afa8 <ftello64@plt+0xa260>
   1b030:	ldr	r3, [r4, #4]
   1b034:	mov	r0, r4
   1b038:	blx	r3
   1b03c:	mov	r0, #0
   1b040:	b	1afe0 <ftello64@plt+0xa298>
   1b044:	movw	r3, #53924	; 0xd2a4
   1b048:	movt	r3, #2
   1b04c:	mov	r1, #1
   1b050:	movw	r2, #49896	; 0xc2e8
   1b054:	ldr	r0, [r3]
   1b058:	movt	r2, #1
   1b05c:	mov	r3, r5
   1b060:	bl	10cdc <__fprintf_chk@plt>
   1b064:	mov	r0, r5
   1b068:	bl	10b98 <free@plt>
   1b06c:	mov	r0, r4
   1b070:	b	1afe0 <ftello64@plt+0xa298>
   1b074:	bl	10bc8 <__stack_chk_fail@plt>
   1b078:	ldr	r0, [r0, #64]	; 0x40
   1b07c:	push	{r4, r5, r6, r7, r8}
   1b080:	cmp	r0, #0
   1b084:	beq	1b0f8 <ftello64@plt+0xa3b0>
   1b088:	ldrb	r8, [r0, #60]	; 0x3c
   1b08c:	ldr	r6, [r0, #64]	; 0x40
   1b090:	cmp	r8, #0
   1b094:	beq	1b110 <ftello64@plt+0xa3c8>
   1b098:	mov	r7, #0
   1b09c:	ldrb	r5, [r6, #6]
   1b0a0:	ldr	r2, [r6, #8]
   1b0a4:	cmp	r5, #0
   1b0a8:	beq	1b0e4 <ftello64@plt+0xa39c>
   1b0ac:	ldrh	r3, [r2]
   1b0b0:	cmp	r3, r1
   1b0b4:	beq	1b100 <ftello64@plt+0xa3b8>
   1b0b8:	add	r2, r2, #12
   1b0bc:	mov	r3, #0
   1b0c0:	b	1b0d0 <ftello64@plt+0xa388>
   1b0c4:	ldrh	r4, [ip]
   1b0c8:	cmp	r4, r1
   1b0cc:	beq	1b104 <ftello64@plt+0xa3bc>
   1b0d0:	add	r3, r3, #1
   1b0d4:	mov	ip, r2
   1b0d8:	cmp	r3, r5
   1b0dc:	add	r2, r2, #12
   1b0e0:	blt	1b0c4 <ftello64@plt+0xa37c>
   1b0e4:	add	r7, r7, #1
   1b0e8:	add	r6, r6, #12
   1b0ec:	cmp	r7, r8
   1b0f0:	blt	1b09c <ftello64@plt+0xa354>
   1b0f4:	mov	r0, #0
   1b0f8:	pop	{r4, r5, r6, r7, r8}
   1b0fc:	bx	lr
   1b100:	mov	ip, r2
   1b104:	ldrb	r0, [ip, #5]
   1b108:	pop	{r4, r5, r6, r7, r8}
   1b10c:	bx	lr
   1b110:	mov	r0, r8
   1b114:	b	1b0f8 <ftello64@plt+0xa3b0>
   1b118:	movw	ip, #53912	; 0xd298
   1b11c:	movt	ip, #2
   1b120:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b124:	sub	sp, sp, #60	; 0x3c
   1b128:	ldr	r3, [ip]
   1b12c:	mov	r5, r0
   1b130:	mov	r4, r1
   1b134:	mov	r0, #1
   1b138:	mov	r1, #64	; 0x40
   1b13c:	mov	r7, #0
   1b140:	str	ip, [sp, #36]	; 0x24
   1b144:	mov	r8, r2
   1b148:	str	r7, [sp, #44]	; 0x2c
   1b14c:	str	r3, [sp, #52]	; 0x34
   1b150:	str	r7, [sp, #48]	; 0x30
   1b154:	bl	10b68 <calloc@plt>
   1b158:	subs	r6, r0, #0
   1b15c:	beq	1b2e8 <ftello64@plt+0xa5a0>
   1b160:	mov	r0, r5
   1b164:	bl	10bbc <strdup@plt>
   1b168:	mov	r3, r6
   1b16c:	mov	r1, r4
   1b170:	mov	r2, #11
   1b174:	str	r0, [r3], #4
   1b178:	mov	r0, r3
   1b17c:	bl	10cb8 <strncpy@plt>
   1b180:	mov	r1, r5
   1b184:	mov	r2, r4
   1b188:	strb	r7, [r6, #14]
   1b18c:	movw	r0, #51912	; 0xcac8
   1b190:	movt	r0, #1
   1b194:	bl	124a4 <ftello64@plt+0x175c>
   1b198:	strb	r7, [r6, #15]
   1b19c:	mov	r1, r7
   1b1a0:	strb	r8, [r6, #16]
   1b1a4:	mov	r4, r0
   1b1a8:	bl	17128 <ftello64@plt+0x63e0>
   1b1ac:	cmp	r0, r7
   1b1b0:	mov	r5, r0
   1b1b4:	str	r0, [r6, #60]	; 0x3c
   1b1b8:	beq	1b448 <ftello64@plt+0xa700>
   1b1bc:	mov	r0, r4
   1b1c0:	bl	10b98 <free@plt>
   1b1c4:	ldrh	r4, [r5, #32]
   1b1c8:	mov	r1, #68	; 0x44
   1b1cc:	str	r4, [r6, #20]
   1b1d0:	mov	r0, r4
   1b1d4:	bl	10b68 <calloc@plt>
   1b1d8:	cmp	r4, #0
   1b1dc:	str	r7, [r6, #52]	; 0x34
   1b1e0:	str	r0, [r6, #24]
   1b1e4:	beq	1b260 <ftello64@plt+0xa518>
   1b1e8:	add	r9, sp, #44	; 0x2c
   1b1ec:	add	r8, sp, #48	; 0x30
   1b1f0:	mov	lr, r0
   1b1f4:	mov	sl, r7
   1b1f8:	mov	r4, r7
   1b1fc:	b	1b204 <ftello64@plt+0xa4bc>
   1b200:	ldr	lr, [r6, #24]
   1b204:	ldr	ip, [r5, #40]	; 0x28
   1b208:	add	lr, lr, r7
   1b20c:	mov	r0, r6
   1b210:	add	r7, r7, #68	; 0x44
   1b214:	add	ip, ip, sl
   1b218:	add	sl, sl, #60	; 0x3c
   1b21c:	ldr	r5, [ip, #8]
   1b220:	ldr	r3, [ip, #4]
   1b224:	ldr	r1, [ip, #24]
   1b228:	ldrb	r2, [ip, #1]
   1b22c:	str	r5, [sp]
   1b230:	ldrb	ip, [ip, #20]
   1b234:	str	r4, [sp, #12]
   1b238:	add	r4, r4, #1
   1b23c:	str	lr, [sp, #8]
   1b240:	str	ip, [sp, #4]
   1b244:	str	r9, [sp, #16]
   1b248:	str	r8, [sp, #20]
   1b24c:	bl	1a518 <ftello64@plt+0x97d0>
   1b250:	ldr	r5, [r6, #60]	; 0x3c
   1b254:	ldrh	r3, [r5, #32]
   1b258:	cmp	r3, r4
   1b25c:	bhi	1b200 <ftello64@plt+0xa4b8>
   1b260:	ldrh	r0, [r5, #34]	; 0x22
   1b264:	cmp	r0, #0
   1b268:	bne	1b318 <ftello64@plt+0xa5d0>
   1b26c:	ldr	r3, [r6, #60]	; 0x3c
   1b270:	ldrh	r4, [r3, #36]	; 0x24
   1b274:	cmp	r4, #0
   1b278:	moveq	r0, r4
   1b27c:	beq	1b2ac <ftello64@plt+0xa564>
   1b280:	ldr	ip, [r3, #48]	; 0x30
   1b284:	lsl	r1, r4, #4
   1b288:	mov	r3, #0
   1b28c:	mov	r0, r3
   1b290:	add	r2, ip, r3
   1b294:	add	r3, r3, #16
   1b298:	ldrb	r2, [r2, #1]
   1b29c:	cmp	r2, #1
   1b2a0:	addeq	r0, r0, #1
   1b2a4:	cmp	r3, r1
   1b2a8:	bne	1b290 <ftello64@plt+0xa548>
   1b2ac:	mov	r1, #36	; 0x24
   1b2b0:	str	r0, [r6, #28]
   1b2b4:	bl	10b68 <calloc@plt>
   1b2b8:	mov	r1, #36	; 0x24
   1b2bc:	str	r4, [r6, #36]	; 0x24
   1b2c0:	str	r0, [r6, #32]
   1b2c4:	mov	r0, r4
   1b2c8:	bl	10b68 <calloc@plt>
   1b2cc:	str	r0, [r6, #40]	; 0x28
   1b2d0:	mov	r0, r6
   1b2d4:	bl	1a7b4 <ftello64@plt+0x9a6c>
   1b2d8:	ldrb	r2, [r6, #16]
   1b2dc:	ldrb	r3, [r6, #15]
   1b2e0:	cmp	r2, r3
   1b2e4:	bcs	1b308 <ftello64@plt+0xa5c0>
   1b2e8:	mov	r0, r6
   1b2ec:	ldr	ip, [sp, #36]	; 0x24
   1b2f0:	ldr	r2, [sp, #52]	; 0x34
   1b2f4:	ldr	r3, [ip]
   1b2f8:	cmp	r2, r3
   1b2fc:	bne	1b480 <ftello64@plt+0xa738>
   1b300:	add	sp, sp, #60	; 0x3c
   1b304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b308:	mov	r3, #0
   1b30c:	mov	r0, r6
   1b310:	strb	r3, [r6, #16]
   1b314:	b	1b2ec <ftello64@plt+0xa5a4>
   1b318:	str	r0, [r6, #44]	; 0x2c
   1b31c:	mov	r1, #12
   1b320:	mov	ip, #0
   1b324:	str	ip, [sp, #32]
   1b328:	bl	10b68 <calloc@plt>
   1b32c:	ldr	ip, [sp, #32]
   1b330:	add	sl, sp, #44	; 0x2c
   1b334:	mov	r8, ip
   1b338:	str	ip, [sp, #28]
   1b33c:	mov	r3, r0
   1b340:	str	r0, [r6, #48]	; 0x30
   1b344:	ldr	ip, [sp, #28]
   1b348:	mov	r1, #68	; 0x44
   1b34c:	ldr	r2, [r6, #60]	; 0x3c
   1b350:	lsl	r9, ip, #3
   1b354:	ldr	ip, [sp, #32]
   1b358:	ldr	r2, [r2, #44]	; 0x2c
   1b35c:	add	fp, r3, ip
   1b360:	ldr	ip, [sp, #28]
   1b364:	ldrb	r2, [r2, ip, lsl #3]
   1b368:	ldr	ip, [sp, #32]
   1b36c:	strb	r2, [r3, ip]
   1b370:	ldr	r3, [r6, #60]	; 0x3c
   1b374:	ldr	r3, [r3, #44]	; 0x2c
   1b378:	add	r3, r3, r9
   1b37c:	ldrb	r4, [r3, #2]
   1b380:	str	r4, [fp, #4]
   1b384:	mov	r0, r4
   1b388:	bl	10b68 <calloc@plt>
   1b38c:	cmp	r4, #0
   1b390:	str	r8, [sp, #48]	; 0x30
   1b394:	movne	r7, #0
   1b398:	str	r8, [sp, #44]	; 0x2c
   1b39c:	movne	r5, r7
   1b3a0:	movne	r4, r7
   1b3a4:	str	r0, [fp, #8]
   1b3a8:	movne	lr, r0
   1b3ac:	bne	1b3b8 <ftello64@plt+0xa670>
   1b3b0:	b	1b418 <ftello64@plt+0xa6d0>
   1b3b4:	ldr	lr, [fp, #8]
   1b3b8:	ldr	r3, [r6, #60]	; 0x3c
   1b3bc:	add	lr, lr, r7
   1b3c0:	mov	r0, r6
   1b3c4:	add	r7, r7, #68	; 0x44
   1b3c8:	ldr	r3, [r3, #44]	; 0x2c
   1b3cc:	add	r3, r3, r9
   1b3d0:	ldr	r3, [r3, #4]
   1b3d4:	add	ip, r3, r5
   1b3d8:	ldrb	r2, [r3, r5]
   1b3dc:	add	r5, r5, #28
   1b3e0:	ldr	r1, [ip, #24]
   1b3e4:	ldmib	ip, {r3, ip}
   1b3e8:	str	r4, [sp, #12]
   1b3ec:	add	r4, r4, #1
   1b3f0:	str	lr, [sp, #8]
   1b3f4:	str	ip, [sp]
   1b3f8:	add	ip, sp, #48	; 0x30
   1b3fc:	str	r8, [sp, #4]
   1b400:	str	sl, [sp, #16]
   1b404:	str	ip, [sp, #20]
   1b408:	bl	1a518 <ftello64@plt+0x97d0>
   1b40c:	ldr	r3, [fp, #4]
   1b410:	cmp	r3, r4
   1b414:	bhi	1b3b4 <ftello64@plt+0xa66c>
   1b418:	ldr	ip, [sp, #28]
   1b41c:	ldr	r3, [r6, #44]	; 0x2c
   1b420:	add	ip, ip, #1
   1b424:	str	ip, [sp, #28]
   1b428:	ldr	ip, [sp, #32]
   1b42c:	add	ip, ip, #12
   1b430:	str	ip, [sp, #32]
   1b434:	ldr	ip, [sp, #28]
   1b438:	cmp	r3, ip
   1b43c:	bls	1b26c <ftello64@plt+0xa524>
   1b440:	ldr	r3, [r6, #48]	; 0x30
   1b444:	b	1b344 <ftello64@plt+0xa5fc>
   1b448:	mov	r1, #476	; 0x1dc
   1b44c:	mov	r2, #256	; 0x100
   1b450:	str	r4, [sp]
   1b454:	movw	r0, #51868	; 0xca9c
   1b458:	movw	r3, #51932	; 0xcadc
   1b45c:	movt	r0, #1
   1b460:	movt	r3, #1
   1b464:	bl	12664 <ftello64@plt+0x191c>
   1b468:	mov	r0, r6
   1b46c:	bl	10b98 <free@plt>
   1b470:	mov	r0, r4
   1b474:	bl	10b98 <free@plt>
   1b478:	mov	r0, r5
   1b47c:	b	1b2ec <ftello64@plt+0xa5a4>
   1b480:	bl	10bc8 <__stack_chk_fail@plt>
   1b484:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1b488:	mov	r9, r0
   1b48c:	ldr	r3, [r0, #44]	; 0x2c
   1b490:	cmp	r3, #0
   1b494:	ldreq	r0, [r0, #48]	; 0x30
   1b498:	beq	1b518 <ftello64@plt+0xa7d0>
   1b49c:	ldr	r0, [r9, #48]	; 0x30
   1b4a0:	mov	r6, #0
   1b4a4:	mov	r7, r6
   1b4a8:	mov	r8, r6
   1b4ac:	add	r3, r0, r6
   1b4b0:	ldr	r2, [r3, #4]
   1b4b4:	cmp	r2, #0
   1b4b8:	beq	1b4f0 <ftello64@plt+0xa7a8>
   1b4bc:	mov	r4, #0
   1b4c0:	mov	r5, r4
   1b4c4:	ldr	r3, [r3, #8]
   1b4c8:	add	r5, r5, #1
   1b4cc:	add	r3, r3, r4
   1b4d0:	add	r4, r4, #68	; 0x44
   1b4d4:	ldr	r0, [r3, #64]	; 0x40
   1b4d8:	bl	179b8 <ftello64@plt+0x6c70>
   1b4dc:	ldr	r3, [r9, #48]	; 0x30
   1b4e0:	add	r3, r3, r6
   1b4e4:	ldr	r2, [r3, #4]
   1b4e8:	cmp	r2, r5
   1b4ec:	bhi	1b4c4 <ftello64@plt+0xa77c>
   1b4f0:	ldr	r0, [r3, #8]
   1b4f4:	add	r7, r7, #1
   1b4f8:	bl	10b98 <free@plt>
   1b4fc:	ldr	r3, [r9, #44]	; 0x2c
   1b500:	ldr	r0, [r9, #48]	; 0x30
   1b504:	cmp	r3, r7
   1b508:	add	r3, r0, r6
   1b50c:	add	r6, r6, #12
   1b510:	str	r8, [r3, #8]
   1b514:	bhi	1b4ac <ftello64@plt+0xa764>
   1b518:	bl	10b98 <free@plt>
   1b51c:	ldr	r0, [r9, #60]	; 0x3c
   1b520:	mov	r4, #0
   1b524:	str	r4, [r9, #48]	; 0x30
   1b528:	ldrh	r3, [r0, #32]
   1b52c:	cmp	r3, r4
   1b530:	beq	1b560 <ftello64@plt+0xa818>
   1b534:	mov	r5, r4
   1b538:	ldr	r3, [r9, #24]
   1b53c:	add	r5, r5, #1
   1b540:	add	r3, r3, r4
   1b544:	add	r4, r4, #68	; 0x44
   1b548:	ldr	r0, [r3, #64]	; 0x40
   1b54c:	bl	179b8 <ftello64@plt+0x6c70>
   1b550:	ldr	r0, [r9, #60]	; 0x3c
   1b554:	ldrh	r3, [r0, #32]
   1b558:	cmp	r3, r5
   1b55c:	bhi	1b538 <ftello64@plt+0xa7f0>
   1b560:	bl	17124 <ftello64@plt+0x63dc>
   1b564:	ldr	r0, [r9, #24]
   1b568:	mov	r4, #0
   1b56c:	bl	10b98 <free@plt>
   1b570:	ldr	r0, [r9]
   1b574:	str	r4, [r9, #24]
   1b578:	bl	10b98 <free@plt>
   1b57c:	ldr	r0, [r9, #32]
   1b580:	str	r4, [r9]
   1b584:	bl	10b98 <free@plt>
   1b588:	ldr	r0, [r9, #40]	; 0x28
   1b58c:	str	r4, [r9, #32]
   1b590:	bl	10b98 <free@plt>
   1b594:	str	r4, [r9, #40]	; 0x28
   1b598:	mov	r0, r9
   1b59c:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   1b5a0:	b	10b98 <free@plt>
   1b5a4:	ldr	ip, [r0, #28]
   1b5a8:	push	{r4}		; (str r4, [sp, #-4]!)
   1b5ac:	cmp	ip, r1
   1b5b0:	bcc	1b5f8 <ftello64@plt+0xa8b0>
   1b5b4:	ldr	r4, [r0, #32]
   1b5b8:	add	r1, r1, r1, lsl #3
   1b5bc:	ldr	ip, [r0, #24]
   1b5c0:	add	r1, r4, r1, lsl #2
   1b5c4:	pop	{r4}		; (ldr r4, [sp], #4)
   1b5c8:	ldr	r0, [r1, #8]
   1b5cc:	ldr	r1, [r1, #12]
   1b5d0:	add	r0, r0, r0, lsl #4
   1b5d4:	str	r1, [r2]
   1b5d8:	add	r2, ip, r0, lsl #2
   1b5dc:	ldr	ip, [r2, #20]
   1b5e0:	mov	r0, r2
   1b5e4:	ldr	r2, [r2, #24]
   1b5e8:	add	r1, r1, ip
   1b5ec:	rsb	r1, r2, r1
   1b5f0:	str	r1, [r3]
   1b5f4:	bx	lr
   1b5f8:	ldr	r1, [r0, #24]
   1b5fc:	ldr	ip, [r1, #24]
   1b600:	mov	r0, r1
   1b604:	str	ip, [r2]
   1b608:	ldr	r4, [r1, #20]
   1b60c:	ldr	r2, [r1, #24]
   1b610:	add	ip, ip, r4
   1b614:	pop	{r4}		; (ldr r4, [sp], #4)
   1b618:	rsb	ip, r2, ip
   1b61c:	str	ip, [r3]
   1b620:	bx	lr
   1b624:	cmp	r0, #0
   1b628:	push	{r4, r5, r6, r7, r8}
   1b62c:	beq	1b6c4 <ftello64@plt+0xa97c>
   1b630:	ldr	r3, [r0, #60]	; 0x3c
   1b634:	ldr	r7, [r3, #28]
   1b638:	cmp	r7, #0
   1b63c:	beq	1b6cc <ftello64@plt+0xa984>
   1b640:	ldr	r6, [r3, #32]
   1b644:	ldr	r4, [r0, #16]
   1b648:	ldr	r2, [r6, #8]
   1b64c:	cmp	r4, r2
   1b650:	addcs	r3, r6, #36	; 0x24
   1b654:	subcs	r8, r7, #1
   1b658:	movcs	ip, #1
   1b65c:	movcs	r0, #0
   1b660:	bcs	1b68c <ftello64@plt+0xa944>
   1b664:	b	1b6cc <ftello64@plt+0xa984>
   1b668:	cmp	ip, r7
   1b66c:	mov	r6, r3
   1b670:	add	ip, ip, #1
   1b674:	bcs	1b6cc <ftello64@plt+0xa984>
   1b678:	ldr	r2, [r3, #8]
   1b67c:	add	r3, r3, #36	; 0x24
   1b680:	cmp	r2, r4
   1b684:	bhi	1b6c4 <ftello64@plt+0xa97c>
   1b688:	mov	r0, r5
   1b68c:	cmp	r2, r4
   1b690:	add	r5, r0, #1
   1b694:	bne	1b668 <ftello64@plt+0xa920>
   1b698:	ldr	r6, [r6, #12]
   1b69c:	cmp	r6, r1
   1b6a0:	bhi	1b668 <ftello64@plt+0xa920>
   1b6a4:	cmp	r8, r0
   1b6a8:	beq	1b6d8 <ftello64@plt+0xa990>
   1b6ac:	ldr	r6, [r3, #8]
   1b6b0:	cmp	r6, r2
   1b6b4:	bne	1b6c4 <ftello64@plt+0xa97c>
   1b6b8:	ldr	r2, [r3, #12]
   1b6bc:	cmp	r1, r2
   1b6c0:	bcs	1b668 <ftello64@plt+0xa920>
   1b6c4:	pop	{r4, r5, r6, r7, r8}
   1b6c8:	bx	lr
   1b6cc:	mov	r0, #0
   1b6d0:	pop	{r4, r5, r6, r7, r8}
   1b6d4:	bx	lr
   1b6d8:	mov	r0, r8
   1b6dc:	b	1b6c4 <ftello64@plt+0xa97c>
   1b6e0:	ldr	ip, [r0, #36]	; 0x24
   1b6e4:	push	{r4}		; (str r4, [sp, #-4]!)
   1b6e8:	cmp	ip, r1
   1b6ec:	bcc	1b734 <ftello64@plt+0xa9ec>
   1b6f0:	ldr	r4, [r0, #40]	; 0x28
   1b6f4:	add	r1, r1, r1, lsl #3
   1b6f8:	ldr	ip, [r0, #24]
   1b6fc:	add	r1, r4, r1, lsl #2
   1b700:	pop	{r4}		; (ldr r4, [sp], #4)
   1b704:	ldr	r0, [r1, #8]
   1b708:	ldr	r1, [r1, #12]
   1b70c:	add	r0, r0, r0, lsl #4
   1b710:	str	r1, [r2]
   1b714:	add	r2, ip, r0, lsl #2
   1b718:	ldr	ip, [r2, #20]
   1b71c:	mov	r0, r2
   1b720:	ldr	r2, [r2, #24]
   1b724:	add	r1, r1, ip
   1b728:	rsb	r1, r2, r1
   1b72c:	str	r1, [r3]
   1b730:	bx	lr
   1b734:	ldr	r1, [r0, #24]
   1b738:	pop	{r4}		; (ldr r4, [sp], #4)
   1b73c:	ldr	ip, [r1, #24]
   1b740:	mov	r0, r1
   1b744:	str	ip, [r2]
   1b748:	ldr	r2, [r1, #20]
   1b74c:	str	r2, [r3]
   1b750:	bx	lr
   1b754:	ldr	ip, [r0, #60]	; 0x3c
   1b758:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b75c:	sub	sp, sp, #12
   1b760:	ldrh	r6, [ip, #32]
   1b764:	mov	r9, r3
   1b768:	mov	r8, r2
   1b76c:	ldr	r7, [sp, #48]	; 0x30
   1b770:	cmp	r6, #0
   1b774:	ldr	sl, [r0, #24]
   1b778:	mvneq	r3, #67	; 0x43
   1b77c:	beq	1b858 <ftello64@plt+0xab10>
   1b780:	ldr	r5, [sl, #28]
   1b784:	ldr	r3, [sl, #24]
   1b788:	rsb	r5, r3, r5
   1b78c:	cmp	r1, r5
   1b790:	bcc	1b878 <ftello64@plt+0xab30>
   1b794:	mov	r0, sl
   1b798:	mov	ip, #0
   1b79c:	rsb	r2, sl, #68	; 0x44
   1b7a0:	b	1b7c4 <ftello64@plt+0xaa7c>
   1b7a4:	ldr	fp, [r0, #96]	; 0x60
   1b7a8:	add	r0, r0, #68	; 0x44
   1b7ac:	ldr	r4, [r0, #24]
   1b7b0:	rsb	r4, r4, fp
   1b7b4:	add	r4, r4, r5
   1b7b8:	cmp	r4, r1
   1b7bc:	bhi	1b7dc <ftello64@plt+0xaa94>
   1b7c0:	mov	r5, r4
   1b7c4:	add	ip, ip, #1
   1b7c8:	add	r3, r2, r0
   1b7cc:	cmp	ip, r6
   1b7d0:	bcc	1b7a4 <ftello64@plt+0xaa5c>
   1b7d4:	add	r3, ip, ip, lsl #4
   1b7d8:	lsl	r3, r3, #2
   1b7dc:	cmp	ip, r6
   1b7e0:	beq	1b854 <ftello64@plt+0xab0c>
   1b7e4:	add	sl, sl, r3
   1b7e8:	ldr	r0, [sl, #64]	; 0x40
   1b7ec:	ldr	r3, [sl, #24]
   1b7f0:	cmp	r0, #0
   1b7f4:	streq	r3, [r8]
   1b7f8:	beq	1b818 <ftello64@plt+0xaad0>
   1b7fc:	mov	r2, #0
   1b800:	add	r1, r1, r3
   1b804:	str	r7, [sp]
   1b808:	mov	r3, r2
   1b80c:	rsb	r1, r5, r1
   1b810:	bl	176b0 <ftello64@plt+0x6968>
   1b814:	str	r0, [r8]
   1b818:	ldr	r3, [sl, #44]	; 0x2c
   1b81c:	mov	r0, sl
   1b820:	ldr	r2, [r7]
   1b824:	cmp	r2, r3
   1b828:	rsbcs	r3, r3, r2
   1b82c:	movcc	r3, #0
   1b830:	str	r3, [r7]
   1b834:	ldr	r1, [sl, #20]
   1b838:	ldr	r3, [sl, #24]
   1b83c:	ldr	r2, [r8]
   1b840:	rsb	r3, r3, r1
   1b844:	add	r3, r3, r2
   1b848:	str	r3, [r9]
   1b84c:	add	sp, sp, #12
   1b850:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b854:	sub	r3, r3, #68	; 0x44
   1b858:	add	sl, sl, r3
   1b85c:	ldr	r2, [sl, #44]	; 0x2c
   1b860:	ldr	r3, [sl, #40]	; 0x28
   1b864:	add	r3, r2, r3
   1b868:	str	r3, [r7]
   1b86c:	ldr	r3, [sl, #28]
   1b870:	str	r3, [r8]
   1b874:	b	1b818 <ftello64@plt+0xaad0>
   1b878:	mov	r3, #0
   1b87c:	mov	r5, r3
   1b880:	b	1b7e4 <ftello64@plt+0xaa9c>
   1b884:	ldr	r0, [r0, #64]	; 0x40
   1b888:	mov	r3, r2
   1b88c:	push	{lr}		; (str lr, [sp, #-4]!)
   1b890:	cmp	r0, #0
   1b894:	sub	sp, sp, #12
   1b898:	moveq	r0, r1
   1b89c:	beq	1b8b0 <ftello64@plt+0xab68>
   1b8a0:	mov	r2, #1
   1b8a4:	str	r3, [sp]
   1b8a8:	mov	r3, r2
   1b8ac:	bl	176b0 <ftello64@plt+0x6968>
   1b8b0:	add	sp, sp, #12
   1b8b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b8b8:	ldr	ip, [r0, #60]	; 0x3c
   1b8bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b8c0:	mov	r9, r2
   1b8c4:	ldrh	sl, [ip, #32]
   1b8c8:	mov	r8, r3
   1b8cc:	cmp	sl, #0
   1b8d0:	beq	1b9bc <ftello64@plt+0xac74>
   1b8d4:	ldr	r3, [ip, #40]	; 0x28
   1b8d8:	ldmib	r3, {r2, r6}
   1b8dc:	rsb	r6, r2, r6
   1b8e0:	cmp	r1, r6
   1b8e4:	bcc	1b9d4 <ftello64@plt+0xac8c>
   1b8e8:	add	ip, r3, #60	; 0x3c
   1b8ec:	mov	r7, r3
   1b8f0:	mov	r4, #0
   1b8f4:	b	1b91c <ftello64@plt+0xabd4>
   1b8f8:	ldr	r5, [ip, #8]
   1b8fc:	mov	r7, ip
   1b900:	ldr	r2, [ip, #4]
   1b904:	add	ip, ip, #60	; 0x3c
   1b908:	rsb	r5, r2, r5
   1b90c:	add	r5, r5, r6
   1b910:	cmp	r5, r1
   1b914:	bhi	1b928 <ftello64@plt+0xabe0>
   1b918:	mov	r6, r5
   1b91c:	add	r4, r4, #1
   1b920:	cmp	r4, sl
   1b924:	bcc	1b8f8 <ftello64@plt+0xabb0>
   1b928:	cmp	r4, sl
   1b92c:	add	r4, r4, r4, lsl #4
   1b930:	lsleq	r3, r4, #2
   1b934:	lslne	r4, r4, #2
   1b938:	subeq	r3, r3, #68	; 0x44
   1b93c:	beq	1b9c0 <ftello64@plt+0xac78>
   1b940:	ldr	r2, [r0, #24]
   1b944:	add	r4, r2, r4
   1b948:	ldr	r0, [r4, #64]	; 0x40
   1b94c:	cmp	r0, #0
   1b950:	beq	1b9ac <ftello64@plt+0xac64>
   1b954:	ldr	lr, [r4, #16]
   1b958:	mov	r2, #1
   1b95c:	ldrb	ip, [r4, #33]	; 0x21
   1b960:	ldr	r5, [r7, #4]
   1b964:	rsb	lr, lr, lr, lsl #4
   1b968:	add	ip, ip, ip, lsl #1
   1b96c:	add	r1, r1, r5
   1b970:	add	r3, r3, lr, lsl #2
   1b974:	rsb	r1, r6, r1
   1b978:	ldr	r3, [r3, #24]
   1b97c:	add	ip, r3, ip, lsl #2
   1b980:	ldrb	r3, [ip, #11]
   1b984:	bl	17334 <ftello64@plt+0x65ec>
   1b988:	mov	r1, r0
   1b98c:	str	r0, [r9]
   1b990:	ldr	r3, [r4, #20]
   1b994:	mov	r0, r4
   1b998:	ldr	r2, [r4, #24]
   1b99c:	rsb	r3, r2, r3
   1b9a0:	add	r3, r3, r1
   1b9a4:	str	r3, [r8]
   1b9a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b9ac:	ldr	r3, [r4, #24]
   1b9b0:	mov	r1, r3
   1b9b4:	str	r3, [r9]
   1b9b8:	b	1b990 <ftello64@plt+0xac48>
   1b9bc:	mvn	r3, #67	; 0x43
   1b9c0:	ldr	r4, [r0, #24]
   1b9c4:	add	r4, r4, r3
   1b9c8:	ldr	r1, [r4, #28]
   1b9cc:	str	r1, [r9]
   1b9d0:	b	1b990 <ftello64@plt+0xac48>
   1b9d4:	mov	r4, #0
   1b9d8:	mov	r7, r3
   1b9dc:	mov	r6, r4
   1b9e0:	b	1b940 <ftello64@plt+0xabf8>
   1b9e4:	push	{r4, r5, r6, lr}
   1b9e8:	mov	r6, r2
   1b9ec:	ldr	r2, [r0, #48]	; 0x30
   1b9f0:	mov	r4, r0
   1b9f4:	mov	r5, r3
   1b9f8:	cmp	r2, r1
   1b9fc:	bls	1ba70 <ftello64@plt+0xad28>
   1ba00:	ldr	r0, [r0, #64]	; 0x40
   1ba04:	cmp	r0, #0
   1ba08:	beq	1ba60 <ftello64@plt+0xad18>
   1ba0c:	ldr	lr, [r4, #60]	; 0x3c
   1ba10:	mov	r2, #1
   1ba14:	ldr	ip, [r4, #16]
   1ba18:	ldrb	r3, [r4, #33]	; 0x21
   1ba1c:	ldr	lr, [lr, #60]	; 0x3c
   1ba20:	rsb	ip, ip, ip, lsl #4
   1ba24:	add	r3, r3, r3, lsl #1
   1ba28:	ldr	lr, [lr, #40]	; 0x28
   1ba2c:	add	ip, lr, ip, lsl #2
   1ba30:	ldr	ip, [ip, #24]
   1ba34:	add	r3, ip, r3, lsl #2
   1ba38:	ldrb	r3, [r3, #11]
   1ba3c:	bl	17334 <ftello64@plt+0x65ec>
   1ba40:	mov	r2, r0
   1ba44:	str	r0, [r6]
   1ba48:	ldr	r1, [r4, #20]
   1ba4c:	ldr	r3, [r4, #24]
   1ba50:	rsb	r3, r3, r1
   1ba54:	add	r3, r3, r2
   1ba58:	str	r3, [r5]
   1ba5c:	pop	{r4, r5, r6, pc}
   1ba60:	ldr	r3, [r4, #24]
   1ba64:	mov	r2, r3
   1ba68:	str	r3, [r6]
   1ba6c:	b	1ba48 <ftello64@plt+0xad00>
   1ba70:	ldr	r2, [r0, #28]
   1ba74:	str	r2, [r6]
   1ba78:	b	1ba48 <ftello64@plt+0xad00>
   1ba7c:	cmp	r1, #0
   1ba80:	beq	1baac <ftello64@plt+0xad64>
   1ba84:	ldr	r2, [r0, #20]
   1ba88:	ldr	r3, [r1, #16]
   1ba8c:	sub	r2, r2, #1
   1ba90:	cmp	r3, r2
   1ba94:	addcc	r3, r3, #1
   1ba98:	ldrcc	r2, [r0, #24]
   1ba9c:	addcc	r3, r3, r3, lsl #4
   1baa0:	addcc	r0, r2, r3, lsl #2
   1baa4:	movcs	r0, #0
   1baa8:	bx	lr
   1baac:	ldr	r0, [r0, #24]
   1bab0:	bx	lr
   1bab4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bab8:	movw	r7, #53912	; 0xd298
   1babc:	movt	r7, #2
   1bac0:	sub	sp, sp, #44	; 0x2c
   1bac4:	subs	r5, r0, #0
   1bac8:	mov	r6, #0
   1bacc:	ldr	r3, [r7]
   1bad0:	mov	sl, r1
   1bad4:	str	r6, [sp, #28]
   1bad8:	str	r6, [sp, #32]
   1badc:	str	r3, [sp, #36]	; 0x24
   1bae0:	beq	1bb88 <ftello64@plt+0xae40>
   1bae4:	cmp	r2, #8
   1bae8:	bhi	1bb88 <ftello64@plt+0xae40>
   1baec:	ldrb	r3, [r5, #16]
   1baf0:	cmp	r3, r2
   1baf4:	beq	1bb88 <ftello64@plt+0xae40>
   1baf8:	ldr	r3, [r5, #60]	; 0x3c
   1bafc:	strb	r2, [r5, #16]
   1bb00:	str	r6, [r5, #52]	; 0x34
   1bb04:	ldrh	r2, [r3, #32]
   1bb08:	cmp	r2, r6
   1bb0c:	addne	r9, sp, #28
   1bb10:	addne	r8, sp, #32
   1bb14:	movne	fp, r6
   1bb18:	movne	r4, r6
   1bb1c:	beq	1bb80 <ftello64@plt+0xae38>
   1bb20:	ldr	ip, [r3, #40]	; 0x28
   1bb24:	mov	r0, r5
   1bb28:	add	ip, ip, fp
   1bb2c:	add	fp, fp, #60	; 0x3c
   1bb30:	ldr	lr, [ip, #8]
   1bb34:	ldrb	r2, [ip, #1]
   1bb38:	ldr	r3, [ip, #4]
   1bb3c:	ldr	r1, [ip, #24]
   1bb40:	str	lr, [sp]
   1bb44:	ldrb	ip, [ip, #20]
   1bb48:	str	ip, [sp, #4]
   1bb4c:	ldr	ip, [r5, #24]
   1bb50:	str	r4, [sp, #12]
   1bb54:	add	r4, r4, #1
   1bb58:	add	ip, ip, r6
   1bb5c:	str	r9, [sp, #16]
   1bb60:	str	ip, [sp, #8]
   1bb64:	add	r6, r6, #68	; 0x44
   1bb68:	str	r8, [sp, #20]
   1bb6c:	bl	1a518 <ftello64@plt+0x97d0>
   1bb70:	ldr	r3, [r5, #60]	; 0x3c
   1bb74:	ldrh	r2, [r3, #32]
   1bb78:	cmp	r2, r4
   1bb7c:	bgt	1bb20 <ftello64@plt+0xadd8>
   1bb80:	mov	r0, r5
   1bb84:	bl	1a7b4 <ftello64@plt+0x9a6c>
   1bb88:	ldr	r2, [sp, #36]	; 0x24
   1bb8c:	mov	r0, sl
   1bb90:	ldr	r3, [r7]
   1bb94:	cmp	r2, r3
   1bb98:	bne	1bba4 <ftello64@plt+0xae5c>
   1bb9c:	add	sp, sp, #44	; 0x2c
   1bba0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bba4:	bl	10bc8 <__stack_chk_fail@plt>
   1bba8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1bbac:	mov	r7, r0
   1bbb0:	ldr	r6, [pc, #76]	; 1bc04 <ftello64@plt+0xaebc>
   1bbb4:	mov	r8, r1
   1bbb8:	ldr	r5, [pc, #72]	; 1bc08 <ftello64@plt+0xaec0>
   1bbbc:	mov	r9, r2
   1bbc0:	add	r6, pc, r6
   1bbc4:	bl	10b48 <calloc@plt-0x20>
   1bbc8:	add	r5, pc, r5
   1bbcc:	rsb	r6, r5, r6
   1bbd0:	asrs	r6, r6, #2
   1bbd4:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1bbd8:	sub	r5, r5, #4
   1bbdc:	mov	r4, #0
   1bbe0:	add	r4, r4, #1
   1bbe4:	ldr	r3, [r5, #4]!
   1bbe8:	mov	r0, r7
   1bbec:	mov	r1, r8
   1bbf0:	mov	r2, r9
   1bbf4:	blx	r3
   1bbf8:	cmp	r4, r6
   1bbfc:	bne	1bbe0 <ftello64@plt+0xae98>
   1bc00:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1bc04:	andeq	r1, r1, r0, lsr r3
   1bc08:	andeq	r1, r1, r4, lsr #6
   1bc0c:	bx	lr

Disassembly of section .fini:

0001bc10 <.fini>:
   1bc10:	push	{r3, lr}
   1bc14:	pop	{r3, pc}
