// Seed: 153069760
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_8 - 1;
  wire id_9;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign #1 id_1 = 1;
  assign id_10 = "";
  module_0(
      id_11, id_11, id_9, id_5, id_1, id_5, id_5, id_7
  ); id_13(
      "" + ""
  );
  assign id_9 = id_11;
  nor (id_9, id_8, id_2, id_11, id_1, id_6, id_5);
  wire id_14;
endmodule
