{
  "Top": "adder",
  "RtlTop": "adder",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "a": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "arraySizes": ["64"],
        "interfaceRef": "a",
        "portRef": "TDATA"
      }
    },
    "b": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "arraySizes": ["64"],
        "interfaceRef": "b",
        "portRef": "TDATA"
      }
    },
    "c": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "arraySizes": ["64"],
        "interfaceRef": "c",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "130",
    "Uncertainty": "0.375"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "adder",
    "Version": "1.0",
    "DisplayName": "Adder",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/adder.cpp"],
    "Vhdl": ["impl\/vhdl\/adder.vhd"],
    "Verilog": ["impl\/verilog\/adder.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/udrc\/adder\/solution1\/.autopilot\/db\/adder.design.xml",
    "DebugDir": "\/home\/udrc\/adder\/solution1\/.debug",
    "ProtoInst": ["\/home\/udrc\/adder\/solution1\/.debug\/adder.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "a",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "a b c",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "b": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "b",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "c": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "c",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "a_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "a_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "b_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "b_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "b_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "c_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "c_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "c_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "adder"},
    "Info": {"adder": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"adder": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "131",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "1.016"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "225",
          "LUT": "268",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "adder",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-09-28 20:30:30 BST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
