 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s9234
Version: U-2022.12
Date   : Thu Nov  9 11:34:42 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: g22 (input port clocked by CK)
  Endpoint: g6364 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g22 (in)                                 0.00       5.50 f
  U41/Y (NOR2BX4)                          0.08       5.58 r
  U27/Y (OAI211X4)                         0.32       5.90 f
  U28/Y (NOR2X8)                           0.17       6.07 r
  U7/Y (NAND2X6)                           0.13       6.20 f
  g6364 (out)                              0.00       6.20 f
  data arrival time                                   6.20

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.80


1
