{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702299730586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702299730587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 15:02:10 2023 " "Processing started: Mon Dec 11 15:02:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702299730587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702299730587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synth_Test -c Synth_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synth_Test -c Synth_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702299730587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702299731134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702299731134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrylookaheadadder2.v 1 1 " "Found 1 design units, including 1 entities, in source file carrylookaheadadder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookAheadAdder2 " "Found entity 1: CarryLookAheadAdder2" {  } { { "CarryLookAheadAdder2.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/CarryLookAheadAdder2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702299738294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702299738294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth_test.v 2 2 " "Found 2 design units, including 2 entities, in source file synth_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Synth_Test " "Found entity 1: Synth_Test" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702299738296 ""} { "Info" "ISGN_ENTITY_NAME" "2 BoothMultiplier " "Found entity 2: BoothMultiplier" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702299738296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702299738296 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1702299738328 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1702299738328 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1702299738328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Synth_Test " "Elaborating entity \"Synth_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702299738331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SynchronizedResult Synth_Test.v(8) " "Verilog HDL or VHDL warning at Synth_Test.v(8): object \"SynchronizedResult\" assigned a value but never read" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702299738332 "|Synth_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothMultiplier BoothMultiplier:mult " "Elaborating entity \"BoothMultiplier\" for hierarchy \"BoothMultiplier:mult\"" {  } { { "Synth_Test.v" "mult" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702299738349 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MComp Synth_Test.v(54) " "Verilog HDL Always Construct warning at Synth_Test.v(54): variable \"MComp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702299738350 "|Synth_Test|BoothMultiplier:mult"}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1702299739221 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1702299739221 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1702299739221 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[0\] Stimulus1\[0\]~_emulated Stimulus1\[0\]~1 " "Register \"Stimulus1\[0\]\" is converted into an equivalent circuit using register \"Stimulus1\[0\]~_emulated\" and latch \"Stimulus1\[0\]~1\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[1\] Stimulus1\[1\]~_emulated Stimulus1\[1\]~5 " "Register \"Stimulus1\[1\]\" is converted into an equivalent circuit using register \"Stimulus1\[1\]~_emulated\" and latch \"Stimulus1\[1\]~5\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[2\] Stimulus1\[2\]~_emulated Stimulus1\[2\]~9 " "Register \"Stimulus1\[2\]\" is converted into an equivalent circuit using register \"Stimulus1\[2\]~_emulated\" and latch \"Stimulus1\[2\]~9\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[3\] Stimulus1\[3\]~_emulated Stimulus1\[3\]~13 " "Register \"Stimulus1\[3\]\" is converted into an equivalent circuit using register \"Stimulus1\[3\]~_emulated\" and latch \"Stimulus1\[3\]~13\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[4\] Stimulus1\[4\]~_emulated Stimulus1\[4\]~17 " "Register \"Stimulus1\[4\]\" is converted into an equivalent circuit using register \"Stimulus1\[4\]~_emulated\" and latch \"Stimulus1\[4\]~17\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[5\] Stimulus1\[5\]~_emulated Stimulus1\[5\]~21 " "Register \"Stimulus1\[5\]\" is converted into an equivalent circuit using register \"Stimulus1\[5\]~_emulated\" and latch \"Stimulus1\[5\]~21\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[6\] Stimulus1\[6\]~_emulated Stimulus1\[6\]~25 " "Register \"Stimulus1\[6\]\" is converted into an equivalent circuit using register \"Stimulus1\[6\]~_emulated\" and latch \"Stimulus1\[6\]~25\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[7\] Stimulus1\[7\]~_emulated Stimulus1\[7\]~29 " "Register \"Stimulus1\[7\]\" is converted into an equivalent circuit using register \"Stimulus1\[7\]~_emulated\" and latch \"Stimulus1\[7\]~29\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[8\] Stimulus1\[8\]~_emulated Stimulus1\[8\]~33 " "Register \"Stimulus1\[8\]\" is converted into an equivalent circuit using register \"Stimulus1\[8\]~_emulated\" and latch \"Stimulus1\[8\]~33\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[9\] Stimulus1\[9\]~_emulated Stimulus1\[9\]~37 " "Register \"Stimulus1\[9\]\" is converted into an equivalent circuit using register \"Stimulus1\[9\]~_emulated\" and latch \"Stimulus1\[9\]~37\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[10\] Stimulus1\[10\]~_emulated Stimulus1\[10\]~41 " "Register \"Stimulus1\[10\]\" is converted into an equivalent circuit using register \"Stimulus1\[10\]~_emulated\" and latch \"Stimulus1\[10\]~41\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[11\] Stimulus1\[11\]~_emulated Stimulus1\[11\]~45 " "Register \"Stimulus1\[11\]\" is converted into an equivalent circuit using register \"Stimulus1\[11\]~_emulated\" and latch \"Stimulus1\[11\]~45\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[12\] Stimulus1\[12\]~_emulated Stimulus1\[12\]~49 " "Register \"Stimulus1\[12\]\" is converted into an equivalent circuit using register \"Stimulus1\[12\]~_emulated\" and latch \"Stimulus1\[12\]~49\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[13\] Stimulus1\[13\]~_emulated Stimulus1\[13\]~53 " "Register \"Stimulus1\[13\]\" is converted into an equivalent circuit using register \"Stimulus1\[13\]~_emulated\" and latch \"Stimulus1\[13\]~53\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[14\] Stimulus1\[14\]~_emulated Stimulus1\[14\]~57 " "Register \"Stimulus1\[14\]\" is converted into an equivalent circuit using register \"Stimulus1\[14\]~_emulated\" and latch \"Stimulus1\[14\]~57\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[15\] Stimulus1\[15\]~_emulated Stimulus1\[15\]~61 " "Register \"Stimulus1\[15\]\" is converted into an equivalent circuit using register \"Stimulus1\[15\]~_emulated\" and latch \"Stimulus1\[15\]~61\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[16\] Stimulus1\[16\]~_emulated Stimulus1\[16\]~65 " "Register \"Stimulus1\[16\]\" is converted into an equivalent circuit using register \"Stimulus1\[16\]~_emulated\" and latch \"Stimulus1\[16\]~65\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[17\] Stimulus1\[17\]~_emulated Stimulus1\[17\]~69 " "Register \"Stimulus1\[17\]\" is converted into an equivalent circuit using register \"Stimulus1\[17\]~_emulated\" and latch \"Stimulus1\[17\]~69\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[18\] Stimulus1\[18\]~_emulated Stimulus1\[18\]~73 " "Register \"Stimulus1\[18\]\" is converted into an equivalent circuit using register \"Stimulus1\[18\]~_emulated\" and latch \"Stimulus1\[18\]~73\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[19\] Stimulus1\[19\]~_emulated Stimulus1\[19\]~77 " "Register \"Stimulus1\[19\]\" is converted into an equivalent circuit using register \"Stimulus1\[19\]~_emulated\" and latch \"Stimulus1\[19\]~77\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[20\] Stimulus1\[20\]~_emulated Stimulus1\[20\]~81 " "Register \"Stimulus1\[20\]\" is converted into an equivalent circuit using register \"Stimulus1\[20\]~_emulated\" and latch \"Stimulus1\[20\]~81\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[21\] Stimulus1\[21\]~_emulated Stimulus1\[21\]~85 " "Register \"Stimulus1\[21\]\" is converted into an equivalent circuit using register \"Stimulus1\[21\]~_emulated\" and latch \"Stimulus1\[21\]~85\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[22\] Stimulus1\[22\]~_emulated Stimulus1\[22\]~89 " "Register \"Stimulus1\[22\]\" is converted into an equivalent circuit using register \"Stimulus1\[22\]~_emulated\" and latch \"Stimulus1\[22\]~89\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[23\] Stimulus1\[23\]~_emulated Stimulus1\[23\]~93 " "Register \"Stimulus1\[23\]\" is converted into an equivalent circuit using register \"Stimulus1\[23\]~_emulated\" and latch \"Stimulus1\[23\]~93\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[24\] Stimulus1\[24\]~_emulated Stimulus1\[24\]~97 " "Register \"Stimulus1\[24\]\" is converted into an equivalent circuit using register \"Stimulus1\[24\]~_emulated\" and latch \"Stimulus1\[24\]~97\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[25\] Stimulus1\[25\]~_emulated Stimulus1\[25\]~101 " "Register \"Stimulus1\[25\]\" is converted into an equivalent circuit using register \"Stimulus1\[25\]~_emulated\" and latch \"Stimulus1\[25\]~101\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[26\] Stimulus1\[26\]~_emulated Stimulus1\[26\]~105 " "Register \"Stimulus1\[26\]\" is converted into an equivalent circuit using register \"Stimulus1\[26\]~_emulated\" and latch \"Stimulus1\[26\]~105\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[27\] Stimulus1\[27\]~_emulated Stimulus1\[27\]~109 " "Register \"Stimulus1\[27\]\" is converted into an equivalent circuit using register \"Stimulus1\[27\]~_emulated\" and latch \"Stimulus1\[27\]~109\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[28\] Stimulus1\[28\]~_emulated Stimulus1\[28\]~113 " "Register \"Stimulus1\[28\]\" is converted into an equivalent circuit using register \"Stimulus1\[28\]~_emulated\" and latch \"Stimulus1\[28\]~113\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[29\] Stimulus1\[29\]~_emulated Stimulus1\[29\]~117 " "Register \"Stimulus1\[29\]\" is converted into an equivalent circuit using register \"Stimulus1\[29\]~_emulated\" and latch \"Stimulus1\[29\]~117\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[30\] Stimulus1\[30\]~_emulated Stimulus1\[30\]~121 " "Register \"Stimulus1\[30\]\" is converted into an equivalent circuit using register \"Stimulus1\[30\]~_emulated\" and latch \"Stimulus1\[30\]~121\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus1\[31\] Stimulus1\[31\]~_emulated Stimulus1\[31\]~125 " "Register \"Stimulus1\[31\]\" is converted into an equivalent circuit using register \"Stimulus1\[31\]~_emulated\" and latch \"Stimulus1\[31\]~125\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus1[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[0\] Stimulus2\[0\]~_emulated Stimulus2\[0\]~1 " "Register \"Stimulus2\[0\]\" is converted into an equivalent circuit using register \"Stimulus2\[0\]~_emulated\" and latch \"Stimulus2\[0\]~1\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[1\] Stimulus2\[1\]~_emulated Stimulus2\[1\]~5 " "Register \"Stimulus2\[1\]\" is converted into an equivalent circuit using register \"Stimulus2\[1\]~_emulated\" and latch \"Stimulus2\[1\]~5\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[2\] Stimulus2\[2\]~_emulated Stimulus2\[2\]~9 " "Register \"Stimulus2\[2\]\" is converted into an equivalent circuit using register \"Stimulus2\[2\]~_emulated\" and latch \"Stimulus2\[2\]~9\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[3\] Stimulus2\[3\]~_emulated Stimulus2\[3\]~13 " "Register \"Stimulus2\[3\]\" is converted into an equivalent circuit using register \"Stimulus2\[3\]~_emulated\" and latch \"Stimulus2\[3\]~13\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[4\] Stimulus2\[4\]~_emulated Stimulus2\[4\]~17 " "Register \"Stimulus2\[4\]\" is converted into an equivalent circuit using register \"Stimulus2\[4\]~_emulated\" and latch \"Stimulus2\[4\]~17\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[5\] Stimulus2\[5\]~_emulated Stimulus2\[5\]~21 " "Register \"Stimulus2\[5\]\" is converted into an equivalent circuit using register \"Stimulus2\[5\]~_emulated\" and latch \"Stimulus2\[5\]~21\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[6\] Stimulus2\[6\]~_emulated Stimulus2\[6\]~25 " "Register \"Stimulus2\[6\]\" is converted into an equivalent circuit using register \"Stimulus2\[6\]~_emulated\" and latch \"Stimulus2\[6\]~25\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[7\] Stimulus2\[7\]~_emulated Stimulus2\[7\]~29 " "Register \"Stimulus2\[7\]\" is converted into an equivalent circuit using register \"Stimulus2\[7\]~_emulated\" and latch \"Stimulus2\[7\]~29\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[8\] Stimulus2\[8\]~_emulated Stimulus2\[8\]~33 " "Register \"Stimulus2\[8\]\" is converted into an equivalent circuit using register \"Stimulus2\[8\]~_emulated\" and latch \"Stimulus2\[8\]~33\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[9\] Stimulus2\[9\]~_emulated Stimulus2\[9\]~37 " "Register \"Stimulus2\[9\]\" is converted into an equivalent circuit using register \"Stimulus2\[9\]~_emulated\" and latch \"Stimulus2\[9\]~37\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[10\] Stimulus2\[10\]~_emulated Stimulus2\[10\]~41 " "Register \"Stimulus2\[10\]\" is converted into an equivalent circuit using register \"Stimulus2\[10\]~_emulated\" and latch \"Stimulus2\[10\]~41\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[11\] Stimulus2\[11\]~_emulated Stimulus2\[11\]~45 " "Register \"Stimulus2\[11\]\" is converted into an equivalent circuit using register \"Stimulus2\[11\]~_emulated\" and latch \"Stimulus2\[11\]~45\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[12\] Stimulus2\[12\]~_emulated Stimulus2\[12\]~49 " "Register \"Stimulus2\[12\]\" is converted into an equivalent circuit using register \"Stimulus2\[12\]~_emulated\" and latch \"Stimulus2\[12\]~49\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[13\] Stimulus2\[13\]~_emulated Stimulus2\[13\]~53 " "Register \"Stimulus2\[13\]\" is converted into an equivalent circuit using register \"Stimulus2\[13\]~_emulated\" and latch \"Stimulus2\[13\]~53\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[14\] Stimulus2\[14\]~_emulated Stimulus2\[14\]~57 " "Register \"Stimulus2\[14\]\" is converted into an equivalent circuit using register \"Stimulus2\[14\]~_emulated\" and latch \"Stimulus2\[14\]~57\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[15\] Stimulus2\[15\]~_emulated Stimulus2\[15\]~61 " "Register \"Stimulus2\[15\]\" is converted into an equivalent circuit using register \"Stimulus2\[15\]~_emulated\" and latch \"Stimulus2\[15\]~61\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[16\] Stimulus2\[16\]~_emulated Stimulus2\[16\]~65 " "Register \"Stimulus2\[16\]\" is converted into an equivalent circuit using register \"Stimulus2\[16\]~_emulated\" and latch \"Stimulus2\[16\]~65\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[17\] Stimulus2\[17\]~_emulated Stimulus2\[17\]~69 " "Register \"Stimulus2\[17\]\" is converted into an equivalent circuit using register \"Stimulus2\[17\]~_emulated\" and latch \"Stimulus2\[17\]~69\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[18\] Stimulus2\[18\]~_emulated Stimulus2\[18\]~73 " "Register \"Stimulus2\[18\]\" is converted into an equivalent circuit using register \"Stimulus2\[18\]~_emulated\" and latch \"Stimulus2\[18\]~73\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[19\] Stimulus2\[19\]~_emulated Stimulus2\[19\]~77 " "Register \"Stimulus2\[19\]\" is converted into an equivalent circuit using register \"Stimulus2\[19\]~_emulated\" and latch \"Stimulus2\[19\]~77\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[20\] Stimulus2\[20\]~_emulated Stimulus2\[20\]~81 " "Register \"Stimulus2\[20\]\" is converted into an equivalent circuit using register \"Stimulus2\[20\]~_emulated\" and latch \"Stimulus2\[20\]~81\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[21\] Stimulus2\[21\]~_emulated Stimulus2\[21\]~85 " "Register \"Stimulus2\[21\]\" is converted into an equivalent circuit using register \"Stimulus2\[21\]~_emulated\" and latch \"Stimulus2\[21\]~85\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[22\] Stimulus2\[22\]~_emulated Stimulus2\[22\]~89 " "Register \"Stimulus2\[22\]\" is converted into an equivalent circuit using register \"Stimulus2\[22\]~_emulated\" and latch \"Stimulus2\[22\]~89\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[23\] Stimulus2\[23\]~_emulated Stimulus2\[23\]~93 " "Register \"Stimulus2\[23\]\" is converted into an equivalent circuit using register \"Stimulus2\[23\]~_emulated\" and latch \"Stimulus2\[23\]~93\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[24\] Stimulus2\[24\]~_emulated Stimulus2\[24\]~97 " "Register \"Stimulus2\[24\]\" is converted into an equivalent circuit using register \"Stimulus2\[24\]~_emulated\" and latch \"Stimulus2\[24\]~97\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[25\] Stimulus2\[25\]~_emulated Stimulus2\[25\]~101 " "Register \"Stimulus2\[25\]\" is converted into an equivalent circuit using register \"Stimulus2\[25\]~_emulated\" and latch \"Stimulus2\[25\]~101\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[26\] Stimulus2\[26\]~_emulated Stimulus2\[26\]~105 " "Register \"Stimulus2\[26\]\" is converted into an equivalent circuit using register \"Stimulus2\[26\]~_emulated\" and latch \"Stimulus2\[26\]~105\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[27\] Stimulus2\[27\]~_emulated Stimulus2\[27\]~109 " "Register \"Stimulus2\[27\]\" is converted into an equivalent circuit using register \"Stimulus2\[27\]~_emulated\" and latch \"Stimulus2\[27\]~109\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[28\] Stimulus2\[28\]~_emulated Stimulus2\[28\]~113 " "Register \"Stimulus2\[28\]\" is converted into an equivalent circuit using register \"Stimulus2\[28\]~_emulated\" and latch \"Stimulus2\[28\]~113\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[29\] Stimulus2\[29\]~_emulated Stimulus2\[29\]~117 " "Register \"Stimulus2\[29\]\" is converted into an equivalent circuit using register \"Stimulus2\[29\]~_emulated\" and latch \"Stimulus2\[29\]~117\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[30\] Stimulus2\[30\]~_emulated Stimulus2\[30\]~121 " "Register \"Stimulus2\[30\]\" is converted into an equivalent circuit using register \"Stimulus2\[30\]~_emulated\" and latch \"Stimulus2\[30\]~121\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Stimulus2\[31\] Stimulus2\[31\]~_emulated Stimulus2\[31\]~125 " "Register \"Stimulus2\[31\]\" is converted into an equivalent circuit using register \"Stimulus2\[31\]~_emulated\" and latch \"Stimulus2\[31\]~125\"" {  } { { "Synth_Test.v" "" { Text "C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702299739279 "|Synth_Test|Stimulus2[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702299739279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702299740585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702299742356 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702299742356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3368 " "Implemented 3368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702299742522 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702299742522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3238 " "Implemented 3238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702299742522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702299742522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702299742549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 15:02:22 2023 " "Processing ended: Mon Dec 11 15:02:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702299742549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702299742549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702299742549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702299742549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702299743946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702299743946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 15:02:23 2023 " "Processing started: Mon Dec 11 15:02:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702299743946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702299743946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Synth_Test -c Synth_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Synth_Test -c Synth_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702299743946 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702299744083 ""}
{ "Info" "0" "" "Project  = Synth_Test" {  } {  } 0 0 "Project  = Synth_Test" 0 0 "Fitter" 0 0 1702299744084 ""}
{ "Info" "0" "" "Revision = Synth_Test" {  } {  } 0 0 "Revision = Synth_Test" 0 0 "Fitter" 0 0 1702299744084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702299744225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702299744225 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Synth_Test 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Synth_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702299744252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702299744288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702299744288 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702299744681 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702299744711 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702299744890 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "130 130 " "No exact pin location assignment(s) for 130 pins of 130 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702299745202 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702299751473 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 128 global CLKCTRL_G10 " "clk~inputCLKENA0 with 128 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702299752020 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 128 global CLKCTRL_G8 " "reset~inputCLKENA0 with 128 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702299752020 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702299752020 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702299752021 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702299752050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702299752050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702299752052 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702299752053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702299752053 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702299752054 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702299752770 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Synth_Test.sdc " "Synopsys Design Constraints File file not found: 'Synth_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702299752772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702299752772 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702299752797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702299752798 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702299752798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702299753074 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702299753075 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702299753075 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702299753171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702299757736 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702299758342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:06 " "Fitter placement preparation operations ending: elapsed time is 00:01:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702299823602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702299947531 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702299958745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702299958745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702299960265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X56_Y46 X66_Y57 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X56_Y46 to location X66_Y57" {  } { { "loc" "" { Generic "C:/Users/abdo_/Desktop/VLSI_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X56_Y46 to location X66_Y57"} { { 12 { 0 ""} 56 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702299968738 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702299968738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702299998689 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702299998689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702299998693 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.94 " "Total time spent on timing analysis during the Fitter is 12.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702300005660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702300005708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702300007213 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702300007216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702300009606 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702300019512 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abdo_/Desktop/VLSI_Project/output_files/Synth_Test.fit.smsg " "Generated suppressed messages file C:/Users/abdo_/Desktop/VLSI_Project/output_files/Synth_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702300020156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6850 " "Peak virtual memory: 6850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702300021649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 15:07:01 2023 " "Processing ended: Mon Dec 11 15:07:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702300021649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:38 " "Elapsed time: 00:04:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702300021649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:35 " "Total CPU time (on all processors): 00:04:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702300021649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702300021649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702300022978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702300022978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 15:07:02 2023 " "Processing started: Mon Dec 11 15:07:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702300022978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702300022978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Synth_Test -c Synth_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Synth_Test -c Synth_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702300022978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702300023974 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702300029953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702300030368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 15:07:10 2023 " "Processing ended: Mon Dec 11 15:07:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702300030368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702300030368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702300030368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702300030368 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702300031023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702300031765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702300031766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 15:07:11 2023 " "Processing started: Mon Dec 11 15:07:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702300031766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702300031766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Synth_Test -c Synth_Test " "Command: quartus_sta Synth_Test -c Synth_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702300031766 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702300031911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702300032711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702300032711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300032747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300032748 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702300033307 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Synth_Test.sdc " "Synopsys Design Constraints File file not found: 'Synth_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702300033457 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300033457 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702300033461 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702300033461 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702300033461 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702300033485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702300033486 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702300033487 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702300033500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702300033879 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702300033879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -113.801 " "Worst-case setup slack is -113.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -113.801           -5201.376 clk  " " -113.801           -5201.376 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300033886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clk  " "    0.376               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300033928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.213 " "Worst-case recovery slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 clk  " "    0.213               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300033938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.155 " "Worst-case removal slack is -0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155             -14.883 clk  " "   -0.155             -14.883 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300033948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -141.581 clk  " "   -0.724            -141.581 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 reset  " "    0.111               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300033967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300033967 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702300034016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702300034051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702300036846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702300037154 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702300037229 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702300037229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -111.831 " "Worst-case setup slack is -111.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -111.831           -5127.062 clk  " " -111.831           -5127.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300037237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300037277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.283 " "Worst-case recovery slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 clk  " "    0.283               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300037286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.016 " "Worst-case removal slack is -0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.047 clk  " "   -0.016              -0.047 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300037295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -143.640 clk  " "   -0.724            -143.640 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.041 reset  " "   -0.041              -0.041 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300037303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300037303 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702300037351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702300037605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702300039426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702300039678 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702300039711 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702300039711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -53.831 " "Worst-case setup slack is -53.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.831           -2352.529 clk  " "  -53.831           -2352.529 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300039720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 clk  " "    0.076               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300039760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.056 " "Worst-case recovery slack is 0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 clk  " "    0.056               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300039777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.099 " "Worst-case removal slack is -0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099             -11.214 clk  " "   -0.099             -11.214 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300039793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.257 " "Worst-case minimum pulse width slack is -0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257             -16.032 reset  " "   -0.257             -16.032 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -9.957 clk  " "   -0.083              -9.957 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300039800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300039800 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702300039842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702300040097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702300040130 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702300040130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.027 " "Worst-case setup slack is -48.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.027           -2102.948 clk  " "  -48.027           -2102.948 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300040140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.039 " "Worst-case hold slack is -0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.063 clk  " "   -0.039              -0.063 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300040184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.032 " "Worst-case recovery slack is 0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 clk  " "    0.032               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300040196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.072 " "Worst-case removal slack is -0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -7.682 clk  " "   -0.072              -7.682 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300040210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.242 " "Worst-case minimum pulse width slack is -0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242             -16.940 reset  " "   -0.242             -16.940 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084             -10.283 clk  " "   -0.084             -10.283 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702300040219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702300040219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702300041842 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702300041899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5297 " "Peak virtual memory: 5297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702300042042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 15:07:22 2023 " "Processing ended: Mon Dec 11 15:07:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702300042042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702300042042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702300042042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702300042042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702300043277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702300043278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 15:07:23 2023 " "Processing started: Mon Dec 11 15:07:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702300043278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702300043278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Synth_Test -c Synth_Test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Synth_Test -c Synth_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702300043278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702300044484 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Synth_Test.vo C:/Users/abdo_/Desktop/VLSI_Project/simulation/modelsim/ simulation " "Generated file Synth_Test.vo in folder \"C:/Users/abdo_/Desktop/VLSI_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702300045089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702300045166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 15:07:25 2023 " "Processing ended: Mon Dec 11 15:07:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702300045166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702300045166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702300045166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702300045166 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702300045870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702300048531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702300048532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 15:07:28 2023 " "Processing started: Mon Dec 11 15:07:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702300048532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702300048532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Synth_Test -c Synth_Test --netlist_type=sgate " "Command: quartus_npp Synth_Test -c Synth_Test --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702300048532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1702300048757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702300048837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 15:07:28 2023 " "Processing ended: Mon Dec 11 15:07:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702300048837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702300048837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702300048837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702300048837 ""}
