
module design(bcd, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5);
	input logic [3:0] bcd;
	output logic[6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
	
	assign HEX5 = 7'b1111111;
	assign HEX4 = 7'b1111111;
	assign HEX3 = 7'b1111111;
	assign HEX2 = 7'b1111111;
	assign HEX1 = 7'b1111111;	
endmodule;