

================================================================
== Vivado HLS Report for 'dct_Loop_Col_DCT_Loop_proc'
================================================================
* Date:           Wed Jul  6 11:01:51 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        dct_prj
* Solution:       solution7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   39|   39|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop  |   37|   37|        10|          4|          1|     8|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 4, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond2_i)
	3  / (!exitcond2_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: stg_13 [1/1] 1.08ns
newFuncRoot:0  br label %.preheader7.i


 <State 2>: 1.24ns
ST_2: i_2_i [1/1] 0.00ns
.preheader7.i:0  %i_2_i = phi i4 [ %i, %0 ], [ 0, %newFuncRoot ]

ST_2: exitcond2_i [1/1] 1.24ns
.preheader7.i:1  %exitcond2_i = icmp eq i4 %i_2_i, -8

ST_2: i [1/1] 0.48ns
.preheader7.i:2  %i = add i4 %i_2_i, 1

ST_2: stg_17 [1/1] 0.00ns
.preheader7.i:3  br i1 %exitcond2_i, label %.preheader6.i.exitStub, label %0


 <State 3>: 2.33ns
ST_3: stg_18 [9/9] 2.33ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 4>: 8.93ns
ST_4: stg_19 [8/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 5>: 8.93ns
ST_5: stg_20 [7/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 6>: 8.93ns
ST_6: stg_21 [6/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 7>: 8.93ns
ST_7: stg_22 [5/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 8>: 8.93ns
ST_8: stg_23 [4/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 9>: 8.93ns
ST_9: stg_24 [3/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 10>: 8.93ns
ST_10: stg_25 [2/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 11>: 0.00ns
ST_11: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_11: stg_27 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

ST_11: tmp_s [1/1] 0.00ns
:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6) nounwind

ST_11: stg_29 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: stg_30 [1/9] 0.00ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind

ST_11: empty_34 [1/1] 0.00ns
:5  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_s) nounwind

ST_11: stg_32 [1/1] 0.00ns
:6  br label %.preheader7.i


 <State 12>: 0.00ns
ST_12: stg_33 [1/1] 0.00ns
.preheader6.i.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
