// Seed: 2931001624
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input wire id_7,
    output wire id_8,
    input wire id_9,
    output tri0 id_10,
    output wor id_11
);
  wire id_13, id_14;
  tri0 id_15;
  id_16(
      .id_0(id_15), .id_1({1, id_15}), .id_2(id_10), .id_3(1 ? id_8 : 1)
  );
  assign id_8 = 1'd0;
  wire id_17;
  wire id_18, id_19, id_20, id_21;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input wor id_5,
    input tri id_6,
    input tri0 id_7,
    output wor id_8
);
  assign id_8 = 1'b0 - id_5;
  module_0(
      id_3, id_1, id_4, id_8, id_5, id_3, id_6, id_1, id_2, id_0, id_8, id_8
  );
endmodule
