vendor_name = ModelSim
source_file = 1, G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/NOT1/NOT1.vhd
source_file = 1, G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/AND2/AND2.vhd
source_file = 1, G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/OR2/OR_2.vhd
source_file = 1, G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/XOR2/XOR_2.vhd
source_file = 1, G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/XOR3/XOR_3.vhd
source_file = 1, G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/XOR3/Waveform.vwf
source_file = 1, G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/NOT1/Waveform2.vwf
source_file = 1, G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/XOR3/db/XOR_3.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = XOR_3
instance = comp, \IN3~I , IN3, XOR_3, 1
instance = comp, \IN1~I , IN1, XOR_3, 1
instance = comp, \IN2~I , IN2, XOR_3, 1
instance = comp, \V1|V4|OUT1~0 , V1|V4|OUT1~0, XOR_3, 1
instance = comp, \OUT1~I , OUT1, XOR_3, 1
