|trx
ADC_nCS <= ad7760_interface:inst0.nCS
ADC_nDRDY => ad7760_interface:inst0.nDRDY
clk_tcxo => ad7760_interface:inst0.clk0
clk_tcxo => i2c_bridge:inst35.clk
clk_tcxo => down_dec:inst6.clk_in
clk_tcxo => fir_filt_channel:inst27.clk_in
clk_tcxo => post_agc_filt:inst21.clk20
clk_tcxo => TLV320AIC20K_intf_noI2C:inst26.clk0
clk_tcxo => clkdiv:inst1.clk_in
clk_tcxo => pll_dac:inst2.inclk0
clk_tcxo => tx_upsample2:inst.clk20
clk_tcxo => i2s_master:inst37.clk0
PTTn => inst14.IN0
SCL_RXD => i2c_bridge:inst35.SCL_mcu
SDA_TXD <> i2c_bridge:inst35.SDA_mcu
CODEC_SDA <> i2c_bridge:inst35.SDA_codec
CODEC_FS => tx_rx_clock_mux:inst8.tx_clk
CODEC_FS => TLV320AIC20K_intf_noI2C:inst26.FS
CODEC_FS => audiomux_sp:inst25.clk_codec
KEYn => inst13.IN0
CODEC_SCLK => TLV320AIC20K_intf_noI2C:inst26.SCLK
CODEC_DOUT => TLV320AIC20K_intf_noI2C:inst26.DOUT
ADC_DBus[0] <> ad7760_interface:inst0.DBus[0]
ADC_DBus[1] <> ad7760_interface:inst0.DBus[1]
ADC_DBus[2] <> ad7760_interface:inst0.DBus[2]
ADC_DBus[3] <> ad7760_interface:inst0.DBus[3]
ADC_DBus[4] <> ad7760_interface:inst0.DBus[4]
ADC_DBus[5] <> ad7760_interface:inst0.DBus[5]
ADC_DBus[6] <> ad7760_interface:inst0.DBus[6]
ADC_DBus[7] <> ad7760_interface:inst0.DBus[7]
ADC_DBus[8] <> ad7760_interface:inst0.DBus[8]
ADC_DBus[9] <> ad7760_interface:inst0.DBus[9]
ADC_DBus[10] <> ad7760_interface:inst0.DBus[10]
ADC_DBus[11] <> ad7760_interface:inst0.DBus[11]
ADC_DBus[12] <> ad7760_interface:inst0.DBus[12]
ADC_DBus[13] <> ad7760_interface:inst0.DBus[13]
ADC_DBus[14] <> ad7760_interface:inst0.DBus[14]
ADC_DBus[15] <> ad7760_interface:inst0.DBus[15]
ADC_nRDWR <= ad7760_interface:inst0.nRDWR
ADC_nRESET <= ad7760_interface:inst0.nRESET
ADC_nSYNC <= ad7760_interface:inst0.nSYNC
ADC_MCLK <= ad7760_interface:inst0.MCLK
CODEC_MS <= <VCC>
CODEC_RESET_N <= TLV320AIC20K_intf_noI2C:inst26.RESET_N
CODEC_PWRDWN_N <= TLV320AIC20K_intf_noI2C:inst26.PWRDWN_N
CODEC_MCLK <= TLV320AIC20K_intf_noI2C:inst26.MCLK
CODEC_DIN <= TLV320AIC20K_intf_noI2C:inst26.DIN
CODEC_SCL <= i2c_bridge:inst35.SCL_codec
DAC_CLKOUT <= pll_dac:inst2.c0
DAC_RESETIQ <= dac5672_interface:inst3.RESETIQ
DAC_SELECTIQ <= dac5672_interface:inst3.SELECTIQ
DAC_MODE <= <GND>
LED1 <= clkdiv:inst1.clk_slow
LED2 <= inst99.DB_MAX_OUTPUT_PORT_TYPE
JP3 => inst99.IN0
GPIO4 <= i2s_master:inst37.lrclk
GPIO3 => i2s_master:inst37.din
TCXO_nEN <= inst99.DB_MAX_OUTPUT_PORT_TYPE
GPIO6 <= i2c_bridge:inst35.SDA_int_out
GPIO5 <= i2c_bridge:inst35.SCL_int
DAC_DATABUS[0] <= dac5672_interface:inst3.DA[0]
DAC_DATABUS[1] <= dac5672_interface:inst3.DA[1]
DAC_DATABUS[2] <= dac5672_interface:inst3.DA[2]
DAC_DATABUS[3] <= dac5672_interface:inst3.DA[3]
DAC_DATABUS[4] <= dac5672_interface:inst3.DA[4]
DAC_DATABUS[5] <= dac5672_interface:inst3.DA[5]
DAC_DATABUS[6] <= dac5672_interface:inst3.DA[6]
DAC_DATABUS[7] <= dac5672_interface:inst3.DA[7]
DAC_DATABUS[8] <= dac5672_interface:inst3.DA[8]
DAC_DATABUS[9] <= dac5672_interface:inst3.DA[9]
DAC_DATABUS[10] <= dac5672_interface:inst3.DA[10]
DAC_DATABUS[11] <= dac5672_interface:inst3.DA[11]
DAC_DATABUS[12] <= dac5672_interface:inst3.DA[12]
DAC_DATABUS[13] <= dac5672_interface:inst3.DA[13]
JP1 => ~NO_FANOUT~
clk_ext => ~NO_FANOUT~


|trx|ad7760_interface:inst0
DBus[0] <> DBus[0]
DBus[1] <> DBus[1]
DBus[2] <> DBus[2]
DBus[3] <> DBus[3]
DBus[4] <> DBus[4]
DBus[5] <> DBus[5]
DBus[6] <> DBus[6]
DBus[7] <> DBus[7]
DBus[8] <> DBus[8]
DBus[9] <> DBus[9]
DBus[10] <> DBus[10]
DBus[11] <> DBus[11]
DBus[12] <> DBus[12]
DBus[13] <> DBus[13]
DBus[14] <> DBus[14]
DBus[15] <> DBus[15]
nDRDY => sample.CLK
nCS <= nCS~reg0.DB_MAX_OUTPUT_PORT_TYPE
nRDWR <= nRDWR~reg0.DB_MAX_OUTPUT_PORT_TYPE
nRESET <= POR[1].DB_MAX_OUTPUT_PORT_TYPE
nSYNC <= <VCC>
ADC_Data[0] <= ADC_Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[1] <= ADC_Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[2] <= ADC_Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[3] <= ADC_Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[4] <= ADC_Data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[5] <= ADC_Data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[6] <= ADC_Data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[7] <= ADC_Data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[8] <= ADC_Data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[9] <= ADC_Data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[10] <= ADC_Data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[11] <= ADC_Data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[12] <= ADC_Data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[13] <= ADC_Data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[14] <= ADC_Data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[15] <= ADC_Data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[16] <= ADC_Data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[17] <= ADC_Data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[18] <= ADC_Data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[19] <= ADC_Data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[20] <= ADC_Data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[21] <= ADC_Data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[22] <= ADC_Data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[23] <= ADC_Data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_Clk <= ADC_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
POR[0] => Equal0.IN3
POR[1] => Equal0.IN2
POR[1] => nRESET.DATAIN
clk0 => err_out~reg0.CLK
clk0 => ADC_Data[0]~reg0.CLK
clk0 => ADC_Data[1]~reg0.CLK
clk0 => ADC_Data[2]~reg0.CLK
clk0 => ADC_Data[3]~reg0.CLK
clk0 => ADC_Data[4]~reg0.CLK
clk0 => ADC_Data[5]~reg0.CLK
clk0 => ADC_Data[6]~reg0.CLK
clk0 => ADC_Data[7]~reg0.CLK
clk0 => ADC_Data[8]~reg0.CLK
clk0 => ADC_Data[9]~reg0.CLK
clk0 => ADC_Data[10]~reg0.CLK
clk0 => ADC_Data[11]~reg0.CLK
clk0 => ADC_Data[12]~reg0.CLK
clk0 => ADC_Data[13]~reg0.CLK
clk0 => ADC_Data[14]~reg0.CLK
clk0 => ADC_Data[15]~reg0.CLK
clk0 => ADC_Data[16]~reg0.CLK
clk0 => ADC_Data[17]~reg0.CLK
clk0 => ADC_Data[18]~reg0.CLK
clk0 => ADC_Data[19]~reg0.CLK
clk0 => ADC_Data[20]~reg0.CLK
clk0 => ADC_Data[21]~reg0.CLK
clk0 => ADC_Data[22]~reg0.CLK
clk0 => ADC_Data[23]~reg0.CLK
clk0 => ADC_Clk_en.CLK
clk0 => sample_ack.CLK
clk0 => read_state[0].CLK
clk0 => read_state[1].CLK
clk0 => read_state[2].CLK
clk0 => read_state[3].CLK
clk0 => nCS~reg0.CLK
clk0 => DBus[0]~reg0.CLK
clk0 => DBus[0]~en.CLK
clk0 => DBus[1]~reg0.CLK
clk0 => DBus[1]~en.CLK
clk0 => DBus[2]~reg0.CLK
clk0 => DBus[2]~en.CLK
clk0 => DBus[3]~reg0.CLK
clk0 => DBus[3]~en.CLK
clk0 => DBus[4]~reg0.CLK
clk0 => DBus[4]~en.CLK
clk0 => DBus[5]~reg0.CLK
clk0 => DBus[5]~en.CLK
clk0 => DBus[6]~reg0.CLK
clk0 => DBus[6]~en.CLK
clk0 => DBus[7]~reg0.CLK
clk0 => DBus[7]~en.CLK
clk0 => DBus[8]~reg0.CLK
clk0 => DBus[8]~en.CLK
clk0 => DBus[9]~reg0.CLK
clk0 => DBus[9]~en.CLK
clk0 => DBus[10]~reg0.CLK
clk0 => DBus[10]~en.CLK
clk0 => DBus[11]~reg0.CLK
clk0 => DBus[11]~en.CLK
clk0 => DBus[12]~reg0.CLK
clk0 => DBus[12]~en.CLK
clk0 => DBus[13]~reg0.CLK
clk0 => DBus[13]~en.CLK
clk0 => DBus[14]~reg0.CLK
clk0 => DBus[14]~en.CLK
clk0 => DBus[15]~reg0.CLK
clk0 => DBus[15]~en.CLK
clk0 => nRDWR~reg0.CLK
clk0 => write_state[0].CLK
clk0 => write_state[1].CLK
clk0 => write_state[2].CLK
clk0 => write_state[3].CLK
clk0 => write_state[4].CLK
clk0 => clk_counter[0].CLK
clk0 => clk_counter[1].CLK
clk0 => clk_counter[2].CLK
clk0 => clk_counter[3].CLK
clk0 => clk_counter[4].CLK
clk0 => clk_counter[5].CLK
clk0 => clk_counter[6].CLK
clk0 => clk_counter[7].CLK
clk0 => clk_counter[8].CLK
clk0 => clk_counter[9].CLK
clk0 => clk_counter[10].CLK
clk0 => MCLK.DATAIN
clk0 => ADC_Clk~reg0.CLK
tx => ADC_Clk_en.OUTPUTSELECT
tx => nRDWR.OUTPUTSELECT
tx => read_state.OUTPUTSELECT
tx => read_state.OUTPUTSELECT
tx => read_state.OUTPUTSELECT
tx => read_state.OUTPUTSELECT
MCLK <= clk0.DB_MAX_OUTPUT_PORT_TYPE
err_out <= err_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|setup_interface:inst12
addr[0] => fm.DATAB
addr[1] => key.DATAB
addr[2] => tx.DATAB
addr[3] => usb_lsb.DATAB
addr[4] => wide_narrow.DATAB
addr[5] => ssb_am.DATAB
addr[6] => Equal0.IN3
addr[6] => Equal2.IN3
addr[6] => Equal3.IN3
addr[7] => Equal0.IN2
addr[7] => Equal2.IN2
addr[7] => Equal3.IN2
data[0] => freq.DATAB
data[1] => freq.DATAB
data[2] => freq.DATAB
data[3] => freq.DATAB
data[4] => freq.DATAB
data[5] => freq.DATAB
data[6] => freq.DATAB
data[7] => freq.DATAB
data[8] => freq.DATAB
data[8] => squelch.DATAB
data[9] => freq.DATAB
data[9] => squelch.DATAB
data[10] => freq.DATAB
data[10] => squelch.DATAB
data[11] => freq.DATAB
data[11] => squelch.DATAB
data[12] => freq.DATAB
data[12] => squelch.DATAB
data[13] => freq.DATAB
data[13] => squelch.DATAB
data[14] => freq.DATAB
data[15] => i2s_iq_audio.DATAB
data[15] => freq.DATAB
data[16] => i2s_enable.DATAB
data[16] => freq.DATAB
data[17] => twotone.DATAB
data[17] => freq.DATAB
data[18] => freq.DATAB
data[19] => fconf.DATAB
data[19] => freq.DATAB
data[20] => freq.DATAB
data[21] => cw_tx_nomod.DATAB
data[21] => freq.DATAB
data[22] => freq.DATAB
data[23] => if_freq.DATAB
data[23] => freq.DATAB
data[24] => if_freq.DATAB
data[24] => freq.DATAB
data[25] => if_freq.DATAB
data[25] => clar.DATAB
data[26] => clar.DATAB
data[27] => rx_att.DATAB
data[27] => clar.DATAB
data[28] => rx_att.DATAB
data[28] => clar.DATAB
data[29] => clar.DATAB
data[30] => tx_att.DATAB
data[30] => clar.DATAB
data[31] => tx_att.DATAB
data[31] => clar.DATAB
strobe => audio_conf_strobe.IN1
strobe => squelch[0]~reg0.CLK
strobe => squelch[1]~reg0.CLK
strobe => squelch[2]~reg0.CLK
strobe => squelch[3]~reg0.CLK
strobe => squelch[4]~reg0.CLK
strobe => squelch[5]~reg0.CLK
strobe => clar[0]~reg0.CLK
strobe => clar[1]~reg0.CLK
strobe => clar[2]~reg0.CLK
strobe => clar[3]~reg0.CLK
strobe => clar[4]~reg0.CLK
strobe => clar[5]~reg0.CLK
strobe => clar[6]~reg0.CLK
strobe => freq[0]~reg0.CLK
strobe => freq[1]~reg0.CLK
strobe => freq[2]~reg0.CLK
strobe => freq[3]~reg0.CLK
strobe => freq[4]~reg0.CLK
strobe => freq[5]~reg0.CLK
strobe => freq[6]~reg0.CLK
strobe => freq[7]~reg0.CLK
strobe => freq[8]~reg0.CLK
strobe => freq[9]~reg0.CLK
strobe => freq[10]~reg0.CLK
strobe => freq[11]~reg0.CLK
strobe => freq[12]~reg0.CLK
strobe => freq[13]~reg0.CLK
strobe => freq[14]~reg0.CLK
strobe => freq[15]~reg0.CLK
strobe => freq[16]~reg0.CLK
strobe => freq[17]~reg0.CLK
strobe => freq[18]~reg0.CLK
strobe => freq[19]~reg0.CLK
strobe => freq[20]~reg0.CLK
strobe => freq[21]~reg0.CLK
strobe => freq[22]~reg0.CLK
strobe => freq[23]~reg0.CLK
strobe => freq[24]~reg0.CLK
strobe => if_freq[0]~reg0.CLK
strobe => if_freq[1]~reg0.CLK
strobe => if_freq[2]~reg0.CLK
strobe => rx_att[0]~reg0.CLK
strobe => rx_att[1]~reg0.CLK
strobe => tx_att[0]~reg0.CLK
strobe => tx_att[1]~reg0.CLK
strobe => i2s_iq_audio~reg0.CLK
strobe => i2s_enable~reg0.CLK
strobe => twotone~reg0.CLK
strobe => fconf~reg0.CLK
strobe => cw_tx_nomod~reg0.CLK
strobe => key~reg0.CLK
strobe => tx~reg0.CLK
strobe => fm~reg0.CLK
strobe => usb_lsb~reg0.CLK
strobe => wide_narrow~reg0.CLK
strobe => ssb_am~reg0.CLK
POR[0] => Equal1.IN3
POR[1] => Equal1.IN2
rssi_in[0] => status_out[0].DATAIN
rssi_in[1] => status_out[1].DATAIN
rssi_in[2] => status_out[2].DATAIN
rssi_in[3] => status_out[3].DATAIN
rssi_in[4] => status_out[4].DATAIN
rssi_in[5] => status_out[5].DATAIN
tx_in => status_out[7].DATAIN
mute_in => status_out[6].DATAIN
freq[0] <= freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[1] <= freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[2] <= freq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[3] <= freq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[4] <= freq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[5] <= freq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[6] <= freq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[7] <= freq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[8] <= freq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[9] <= freq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[10] <= freq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[11] <= freq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[12] <= freq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[13] <= freq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[14] <= freq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[15] <= freq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[16] <= freq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[17] <= freq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[18] <= freq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[19] <= freq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[20] <= freq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[21] <= freq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[22] <= freq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[23] <= freq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[24] <= freq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clar[0] <= clar[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clar[1] <= clar[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clar[2] <= clar[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clar[3] <= clar[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clar[4] <= clar[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clar[5] <= clar[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clar[6] <= clar[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssb_am <= ssb_am~reg0.DB_MAX_OUTPUT_PORT_TYPE
wide_narrow <= wide_narrow~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
key <= key~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_lsb <= usb_lsb~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_conf_strobe <= audio_conf_strobe.DB_MAX_OUTPUT_PORT_TYPE
status_out[0] <= rssi_in[0].DB_MAX_OUTPUT_PORT_TYPE
status_out[1] <= rssi_in[1].DB_MAX_OUTPUT_PORT_TYPE
status_out[2] <= rssi_in[2].DB_MAX_OUTPUT_PORT_TYPE
status_out[3] <= rssi_in[3].DB_MAX_OUTPUT_PORT_TYPE
status_out[4] <= rssi_in[4].DB_MAX_OUTPUT_PORT_TYPE
status_out[5] <= rssi_in[5].DB_MAX_OUTPUT_PORT_TYPE
status_out[6] <= mute_in.DB_MAX_OUTPUT_PORT_TYPE
status_out[7] <= tx_in.DB_MAX_OUTPUT_PORT_TYPE
cw_tx_nomod <= cw_tx_nomod~reg0.DB_MAX_OUTPUT_PORT_TYPE
fconf <= fconf~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_freq[0] <= if_freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_freq[1] <= if_freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_freq[2] <= if_freq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_att[0] <= rx_att[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_att[1] <= rx_att[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_att[0] <= tx_att[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_att[1] <= tx_att[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fm <= fm~reg0.DB_MAX_OUTPUT_PORT_TYPE
squelch[0] <= squelch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squelch[1] <= squelch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squelch[2] <= squelch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squelch[3] <= squelch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squelch[4] <= squelch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squelch[5] <= squelch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
twotone <= twotone~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2s_enable <= i2s_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2s_iq_audio <= i2s_iq_audio~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|i2c_slave:inst41
SDA_in => indata.DATAB
SDA_in => start.CLK
SDA_out <= SDA_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCL => start_detect.IN0
SCL => indata[0].CLK
SCL => indata[1].CLK
SCL => indata[2].CLK
SCL => indata[3].CLK
SCL => indata[4].CLK
SCL => indata[5].CLK
SCL => indata[6].CLK
SCL => indata[7].CLK
SCL => indata[8].CLK
SCL => indata[9].CLK
SCL => indata[10].CLK
SCL => indata[11].CLK
SCL => indata[12].CLK
SCL => indata[13].CLK
SCL => indata[14].CLK
SCL => indata[15].CLK
SCL => indata[16].CLK
SCL => indata[17].CLK
SCL => indata[18].CLK
SCL => indata[19].CLK
SCL => indata[20].CLK
SCL => indata[21].CLK
SCL => indata[22].CLK
SCL => indata[23].CLK
SCL => indata[24].CLK
SCL => indata[25].CLK
SCL => indata[26].CLK
SCL => indata[27].CLK
SCL => indata[28].CLK
SCL => indata[29].CLK
SCL => indata[30].CLK
SCL => indata[31].CLK
SCL => indata[32].CLK
SCL => indata[33].CLK
SCL => indata[34].CLK
SCL => indata[35].CLK
SCL => indata[36].CLK
SCL => indata[37].CLK
SCL => indata[38].CLK
SCL => indata[39].CLK
SCL => indata[40].CLK
SCL => indata[41].CLK
SCL => indata[42].CLK
SCL => indata[43].CLK
SCL => indata[44].CLK
SCL => bitcount[0].CLK
SCL => bitcount[1].CLK
SCL => bitcount[2].CLK
SCL => bitcount[3].CLK
SCL => bitcount[4].CLK
SCL => bitcount[5].CLK
SCL => status_data_buffer[0].CLK
SCL => status_data_buffer[1].CLK
SCL => status_data_buffer[2].CLK
SCL => status_data_buffer[3].CLK
SCL => status_data_buffer[4].CLK
SCL => status_data_buffer[5].CLK
SCL => status_data_buffer[6].CLK
SCL => status_data_buffer[7].CLK
SCL => SDA_out~reg0.CLK
SCL => read_write.CLK
SCL => Strobe~reg0.CLK
SCL => addressed.CLK
SCL => start.ACLR
Data_addr[0] <= indata[37].DB_MAX_OUTPUT_PORT_TYPE
Data_addr[1] <= indata[38].DB_MAX_OUTPUT_PORT_TYPE
Data_addr[2] <= indata[39].DB_MAX_OUTPUT_PORT_TYPE
Data_addr[3] <= indata[40].DB_MAX_OUTPUT_PORT_TYPE
Data_addr[4] <= indata[41].DB_MAX_OUTPUT_PORT_TYPE
Data_addr[5] <= indata[42].DB_MAX_OUTPUT_PORT_TYPE
Data_addr[6] <= indata[43].DB_MAX_OUTPUT_PORT_TYPE
Data_addr[7] <= indata[44].DB_MAX_OUTPUT_PORT_TYPE
Data_word[0] <= indata[1].DB_MAX_OUTPUT_PORT_TYPE
Data_word[1] <= indata[2].DB_MAX_OUTPUT_PORT_TYPE
Data_word[2] <= indata[3].DB_MAX_OUTPUT_PORT_TYPE
Data_word[3] <= indata[4].DB_MAX_OUTPUT_PORT_TYPE
Data_word[4] <= indata[5].DB_MAX_OUTPUT_PORT_TYPE
Data_word[5] <= indata[6].DB_MAX_OUTPUT_PORT_TYPE
Data_word[6] <= indata[7].DB_MAX_OUTPUT_PORT_TYPE
Data_word[7] <= indata[8].DB_MAX_OUTPUT_PORT_TYPE
Data_word[8] <= indata[10].DB_MAX_OUTPUT_PORT_TYPE
Data_word[9] <= indata[11].DB_MAX_OUTPUT_PORT_TYPE
Data_word[10] <= indata[12].DB_MAX_OUTPUT_PORT_TYPE
Data_word[11] <= indata[13].DB_MAX_OUTPUT_PORT_TYPE
Data_word[12] <= indata[14].DB_MAX_OUTPUT_PORT_TYPE
Data_word[13] <= indata[15].DB_MAX_OUTPUT_PORT_TYPE
Data_word[14] <= indata[16].DB_MAX_OUTPUT_PORT_TYPE
Data_word[15] <= indata[17].DB_MAX_OUTPUT_PORT_TYPE
Data_word[16] <= indata[19].DB_MAX_OUTPUT_PORT_TYPE
Data_word[17] <= indata[20].DB_MAX_OUTPUT_PORT_TYPE
Data_word[18] <= indata[21].DB_MAX_OUTPUT_PORT_TYPE
Data_word[19] <= indata[22].DB_MAX_OUTPUT_PORT_TYPE
Data_word[20] <= indata[23].DB_MAX_OUTPUT_PORT_TYPE
Data_word[21] <= indata[24].DB_MAX_OUTPUT_PORT_TYPE
Data_word[22] <= indata[25].DB_MAX_OUTPUT_PORT_TYPE
Data_word[23] <= indata[26].DB_MAX_OUTPUT_PORT_TYPE
Data_word[24] <= indata[28].DB_MAX_OUTPUT_PORT_TYPE
Data_word[25] <= indata[29].DB_MAX_OUTPUT_PORT_TYPE
Data_word[26] <= indata[30].DB_MAX_OUTPUT_PORT_TYPE
Data_word[27] <= indata[31].DB_MAX_OUTPUT_PORT_TYPE
Data_word[28] <= indata[32].DB_MAX_OUTPUT_PORT_TYPE
Data_word[29] <= indata[33].DB_MAX_OUTPUT_PORT_TYPE
Data_word[30] <= indata[34].DB_MAX_OUTPUT_PORT_TYPE
Data_word[31] <= indata[35].DB_MAX_OUTPUT_PORT_TYPE
Strobe <= Strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_data[0] => status_data_buffer.DATAB
Status_data[1] => status_data_buffer.DATAB
Status_data[2] => status_data_buffer.DATAB
Status_data[3] => status_data_buffer.DATAB
Status_data[4] => status_data_buffer.DATAB
Status_data[5] => status_data_buffer.DATAB
Status_data[6] => status_data_buffer.DATAB
Status_data[7] => status_data_buffer.DATAB
enable => start_detect.IN1


|trx|i2c_bridge:inst35
clk => SDA_codec_reg[0].CLK
clk => SDA_codec_reg[1].CLK
clk => SDA_codec_reg[2].CLK
clk => SDA_codec_reg[3].CLK
clk => SDA_codec_reg[4].CLK
clk => SDA_codec_reg[5].CLK
clk => SDA_codec_reg[6].CLK
clk => SDA_codec_reg[7].CLK
clk => SDA_int_reg[0].CLK
clk => SDA_int_reg[1].CLK
clk => SDA_int_reg[2].CLK
clk => SDA_int_reg[3].CLK
clk => SDA_int_reg[4].CLK
clk => SDA_int_reg[5].CLK
clk => SDA_int_reg[6].CLK
clk => SDA_int_reg[7].CLK
clk => SDA_mcu_reg[0].CLK
clk => SDA_mcu_reg[1].CLK
clk => SDA_mcu_reg[2].CLK
clk => SDA_mcu_reg[3].CLK
clk => SDA_mcu_reg[4].CLK
clk => SDA_mcu_reg[5].CLK
clk => SDA_mcu_reg[6].CLK
clk => SDA_mcu_reg[7].CLK
clk => SDA_mcu_reg[8].CLK
clk => SDA_mcu_reg[9].CLK
clk => SDA_mcu_reg[10].CLK
clk => SDA_mcu_reg[11].CLK
clk => SDA_mcu_reg[12].CLK
clk => SDA_mcu_reg[13].CLK
clk => SDA_mcu_reg[14].CLK
clk => SDA_mcu_reg[15].CLK
clk => SDA_mcu_reg[16].CLK
clk => SDA_mcu_reg[17].CLK
clk => SDA_mcu_reg[18].CLK
clk => SDA_mcu_reg[19].CLK
clk => SDA_mcu_reg[20].CLK
clk => SDA_mcu_reg[21].CLK
clk => SDA_mcu_reg[22].CLK
clk => SDA_mcu_reg[23].CLK
clk => SCL_mcu_reg[0].CLK
clk => SCL_mcu_reg[1].CLK
clk => SCL_mcu_reg[2].CLK
clk => SCL_mcu_reg[3].CLK
clk => SCL_mcu_reg[4].CLK
clk => SCL_mcu_reg[5].CLK
clk => SCL_mcu_reg[6].CLK
clk => SCL_mcu_reg[7].CLK
clk => SDA_codec~reg0.CLK
clk => SDA_codec~en.CLK
clk => SDA_int_out~reg0.CLK
clk => SDA_mcu~reg0.CLK
clk => SDA_mcu~en.CLK
clk => SCL_codec~reg0.CLK
clk => SCL_int~reg0.CLK
clk => \sample:SINK.CLK
SDA_mcu <> SDA_mcu
SCL_mcu => SCL_mcu_reg[0].DATAIN
SDA_int_in => SDA_int_reg[0].DATAIN
SDA_int_out <= SDA_int_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCL_int <= SCL_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDA_codec <> SDA_codec
SCL_codec <= SCL_codec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|squelch:inst34
squelch_level[0] => LessThan0.IN6
squelch_level[1] => LessThan0.IN5
squelch_level[2] => LessThan0.IN4
squelch_level[3] => LessThan0.IN3
squelch_level[4] => LessThan0.IN2
squelch_level[5] => LessThan0.IN1
rssi[0] => LessThan0.IN12
rssi[1] => LessThan0.IN11
rssi[2] => LessThan0.IN10
rssi[3] => LessThan0.IN9
rssi[4] => LessThan0.IN8
rssi[5] => LessThan0.IN7
mute <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|trx|tx_rx_agc:inst7
rx_data_in_I[0] => Data_in_I_reg.DATAB
rx_data_in_I[1] => Data_in_I_reg.DATAB
rx_data_in_I[2] => Data_in_I_reg.DATAB
rx_data_in_I[3] => Data_in_I_reg.DATAB
rx_data_in_I[4] => Data_in_I_reg.DATAB
rx_data_in_I[5] => Data_in_I_reg.DATAB
rx_data_in_I[6] => Data_in_I_reg.DATAB
rx_data_in_I[7] => Data_in_I_reg.DATAB
rx_data_in_I[8] => Data_in_I_reg.DATAB
rx_data_in_I[9] => Data_in_I_reg.DATAB
rx_data_in_I[10] => Data_in_I_reg.DATAB
rx_data_in_I[11] => Data_in_I_reg.DATAB
rx_data_in_I[12] => Data_in_I_reg.DATAB
rx_data_in_I[13] => Data_in_I_reg.DATAB
rx_data_in_I[14] => Data_in_I_reg.DATAB
rx_data_in_I[15] => Data_in_I_reg.DATAB
rx_data_in_I[16] => Data_in_I_reg.DATAB
rx_data_in_I[17] => Data_in_I_reg.DATAB
rx_data_in_I[18] => Data_in_I_reg.DATAB
rx_data_in_I[19] => Data_in_I_reg.DATAB
rx_data_in_I[20] => Data_in_I_reg.DATAB
rx_data_in_I[21] => Data_in_I_reg.DATAB
rx_data_in_I[22] => Data_in_I_reg.DATAB
rx_data_in_I[23] => Data_in_I_reg.DATAB
rx_data_in_Q[0] => Data_in_Q_reg.DATAB
rx_data_in_Q[1] => Data_in_Q_reg.DATAB
rx_data_in_Q[2] => Data_in_Q_reg.DATAB
rx_data_in_Q[3] => Data_in_Q_reg.DATAB
rx_data_in_Q[4] => Data_in_Q_reg.DATAB
rx_data_in_Q[5] => Data_in_Q_reg.DATAB
rx_data_in_Q[6] => Data_in_Q_reg.DATAB
rx_data_in_Q[7] => Data_in_Q_reg.DATAB
rx_data_in_Q[8] => Data_in_Q_reg.DATAB
rx_data_in_Q[9] => Data_in_Q_reg.DATAB
rx_data_in_Q[10] => Data_in_Q_reg.DATAB
rx_data_in_Q[11] => Data_in_Q_reg.DATAB
rx_data_in_Q[12] => Data_in_Q_reg.DATAB
rx_data_in_Q[13] => Data_in_Q_reg.DATAB
rx_data_in_Q[14] => Data_in_Q_reg.DATAB
rx_data_in_Q[15] => Data_in_Q_reg.DATAB
rx_data_in_Q[16] => Data_in_Q_reg.DATAB
rx_data_in_Q[17] => Data_in_Q_reg.DATAB
rx_data_in_Q[18] => Data_in_Q_reg.DATAB
rx_data_in_Q[19] => Data_in_Q_reg.DATAB
rx_data_in_Q[20] => Data_in_Q_reg.DATAB
rx_data_in_Q[21] => Data_in_Q_reg.DATAB
rx_data_in_Q[22] => Data_in_Q_reg.DATAB
rx_data_in_Q[23] => Data_in_Q_reg.DATAB
clk_in => Data_out_Q_reg[0].CLK
clk_in => Data_out_Q_reg[1].CLK
clk_in => Data_out_Q_reg[2].CLK
clk_in => Data_out_Q_reg[3].CLK
clk_in => Data_out_Q_reg[4].CLK
clk_in => Data_out_Q_reg[5].CLK
clk_in => Data_out_Q_reg[6].CLK
clk_in => Data_out_Q_reg[7].CLK
clk_in => Data_out_Q_reg[8].CLK
clk_in => Data_out_Q_reg[9].CLK
clk_in => Data_out_I_reg[0].CLK
clk_in => Data_out_I_reg[1].CLK
clk_in => Data_out_I_reg[2].CLK
clk_in => Data_out_I_reg[3].CLK
clk_in => Data_out_I_reg[4].CLK
clk_in => Data_out_I_reg[5].CLK
clk_in => Data_out_I_reg[6].CLK
clk_in => Data_out_I_reg[7].CLK
clk_in => Data_out_I_reg[8].CLK
clk_in => Data_out_I_reg[9].CLK
clk_in => rssi[0]~reg0.CLK
clk_in => rssi[1]~reg0.CLK
clk_in => rssi[2]~reg0.CLK
clk_in => rssi[3]~reg0.CLK
clk_in => rssi[4]~reg0.CLK
clk_in => rssi[5]~reg0.CLK
clk_in => \p0:peak_aa[0].CLK
clk_in => \p0:peak_aa[1].CLK
clk_in => \p0:peak_aa[2].CLK
clk_in => \p0:peak_aa[3].CLK
clk_in => \p0:peak_aa[4].CLK
clk_in => \p0:peak_b_old[0].CLK
clk_in => \p0:peak_b_old[1].CLK
clk_in => \p0:peak_b_old[2].CLK
clk_in => \p0:peak_b_old[3].CLK
clk_in => \p0:peak_b_old[4].CLK
clk_in => \p0:peak_b_old[5].CLK
clk_in => \p0:peak_b_old[6].CLK
clk_in => \p0:peak_b_old[7].CLK
clk_in => \p0:peak_b_old[8].CLK
clk_in => \p0:peak_b_old[9].CLK
clk_in => \p0:peak_b_old[10].CLK
clk_in => \p0:agc_b[0].CLK
clk_in => \p0:agc_b[1].CLK
clk_in => \p0:agc_b[2].CLK
clk_in => \p0:agc_b[3].CLK
clk_in => \p0:agc_b[4].CLK
clk_in => \p0:ticks[0].CLK
clk_in => \p0:ticks[1].CLK
clk_in => \p0:ticks[2].CLK
clk_in => \p0:ticks[3].CLK
clk_in => \p0:ticks[4].CLK
clk_in => \p0:ticks[5].CLK
clk_in => \p0:ticks[6].CLK
clk_in => \p0:ticks[7].CLK
clk_in => \p0:ticks[8].CLK
clk_in => \p0:ticks[9].CLK
clk_in => \p0:ticks[10].CLK
clk_in => \p0:ticks[11].CLK
clk_in => \p0:ticks[12].CLK
clk_in => \p0:ticks[13].CLK
clk_in => \p0:ticks[14].CLK
clk_in => \p0:ticks[15].CLK
clk_in => \p0:ticks[16].CLK
clk_in => \p0:peak_b[0].CLK
clk_in => \p0:peak_b[1].CLK
clk_in => \p0:peak_b[2].CLK
clk_in => \p0:peak_b[3].CLK
clk_in => \p0:peak_b[4].CLK
clk_in => \p0:peak_b[5].CLK
clk_in => \p0:peak_b[6].CLK
clk_in => \p0:peak_b[7].CLK
clk_in => \p0:peak_b[8].CLK
clk_in => \p0:peak_b[9].CLK
clk_in => \p0:peak_b[10].CLK
clk_in => \p0:peak_a[0].CLK
clk_in => \p0:peak_a[1].CLK
clk_in => \p0:peak_a[2].CLK
clk_in => \p0:peak_a[3].CLK
clk_in => \p0:peak_a[4].CLK
clk_in => \p0:agc_a[0].CLK
clk_in => \p0:agc_a[1].CLK
clk_in => \p0:agc_a[2].CLK
clk_in => \p0:agc_a[3].CLK
clk_in => \p0:agc_a[4].CLK
clk_in => tx_audio_out[0]~reg0.CLK
clk_in => tx_audio_out[1]~reg0.CLK
clk_in => tx_audio_out[2]~reg0.CLK
clk_in => tx_audio_out[3]~reg0.CLK
clk_in => tx_audio_out[4]~reg0.CLK
clk_in => tx_audio_out[5]~reg0.CLK
clk_in => tx_audio_out[6]~reg0.CLK
clk_in => tx_audio_out[7]~reg0.CLK
clk_in => tx_audio_out[8]~reg0.CLK
clk_in => tx_audio_out[9]~reg0.CLK
clk_in => rx_data_out_Q[0]~reg0.CLK
clk_in => rx_data_out_Q[1]~reg0.CLK
clk_in => rx_data_out_Q[2]~reg0.CLK
clk_in => rx_data_out_Q[3]~reg0.CLK
clk_in => rx_data_out_Q[4]~reg0.CLK
clk_in => rx_data_out_Q[5]~reg0.CLK
clk_in => rx_data_out_Q[6]~reg0.CLK
clk_in => rx_data_out_Q[7]~reg0.CLK
clk_in => rx_data_out_Q[8]~reg0.CLK
clk_in => rx_data_out_Q[9]~reg0.CLK
clk_in => rx_data_out_I[0]~reg0.CLK
clk_in => rx_data_out_I[1]~reg0.CLK
clk_in => rx_data_out_I[2]~reg0.CLK
clk_in => rx_data_out_I[3]~reg0.CLK
clk_in => rx_data_out_I[4]~reg0.CLK
clk_in => rx_data_out_I[5]~reg0.CLK
clk_in => rx_data_out_I[6]~reg0.CLK
clk_in => rx_data_out_I[7]~reg0.CLK
clk_in => rx_data_out_I[8]~reg0.CLK
clk_in => rx_data_out_I[9]~reg0.CLK
clk_in => Data_in_Q_reg[0].CLK
clk_in => Data_in_Q_reg[1].CLK
clk_in => Data_in_Q_reg[2].CLK
clk_in => Data_in_Q_reg[3].CLK
clk_in => Data_in_Q_reg[4].CLK
clk_in => Data_in_Q_reg[5].CLK
clk_in => Data_in_Q_reg[6].CLK
clk_in => Data_in_Q_reg[7].CLK
clk_in => Data_in_Q_reg[8].CLK
clk_in => Data_in_Q_reg[9].CLK
clk_in => Data_in_Q_reg[10].CLK
clk_in => Data_in_Q_reg[11].CLK
clk_in => Data_in_Q_reg[12].CLK
clk_in => Data_in_Q_reg[13].CLK
clk_in => Data_in_Q_reg[14].CLK
clk_in => Data_in_Q_reg[15].CLK
clk_in => Data_in_Q_reg[16].CLK
clk_in => Data_in_Q_reg[17].CLK
clk_in => Data_in_Q_reg[18].CLK
clk_in => Data_in_Q_reg[19].CLK
clk_in => Data_in_Q_reg[20].CLK
clk_in => Data_in_Q_reg[21].CLK
clk_in => Data_in_Q_reg[22].CLK
clk_in => Data_in_Q_reg[23].CLK
clk_in => Data_in_I_reg[0].CLK
clk_in => Data_in_I_reg[1].CLK
clk_in => Data_in_I_reg[2].CLK
clk_in => Data_in_I_reg[3].CLK
clk_in => Data_in_I_reg[4].CLK
clk_in => Data_in_I_reg[5].CLK
clk_in => Data_in_I_reg[6].CLK
clk_in => Data_in_I_reg[7].CLK
clk_in => Data_in_I_reg[8].CLK
clk_in => Data_in_I_reg[9].CLK
clk_in => Data_in_I_reg[10].CLK
clk_in => Data_in_I_reg[11].CLK
clk_in => Data_in_I_reg[12].CLK
clk_in => Data_in_I_reg[13].CLK
clk_in => Data_in_I_reg[14].CLK
clk_in => Data_in_I_reg[15].CLK
clk_in => Data_in_I_reg[16].CLK
clk_in => Data_in_I_reg[17].CLK
clk_in => Data_in_I_reg[18].CLK
clk_in => Data_in_I_reg[19].CLK
clk_in => Data_in_I_reg[20].CLK
clk_in => Data_in_I_reg[21].CLK
clk_in => Data_in_I_reg[22].CLK
clk_in => Data_in_I_reg[23].CLK
tx_audio_in[0] => Data_in_I_reg.DATAA
tx_audio_in[1] => Data_in_I_reg.DATAA
tx_audio_in[2] => Data_in_I_reg.DATAA
tx_audio_in[3] => Data_in_I_reg.DATAA
tx_audio_in[4] => Data_in_I_reg.DATAA
tx_audio_in[5] => Data_in_I_reg.DATAA
tx_audio_in[6] => Data_in_I_reg.DATAA
tx_audio_in[7] => Data_in_I_reg.DATAA
tx_audio_in[8] => Data_in_I_reg.DATAA
tx_audio_in[9] => Data_in_I_reg.DATAA
tx_audio_in[10] => Data_in_I_reg.DATAA
tx_audio_in[11] => Data_in_I_reg.DATAA
tx_audio_in[12] => Data_in_I_reg.DATAA
tx_audio_in[13] => Data_in_I_reg.DATAA
tx_audio_in[14] => Data_in_I_reg.DATAA
tx_audio_in[15] => Data_in_I_reg.DATAA
tx_audio_in[15] => Data_in_I_reg.DATAA
tx_audio_in[15] => Data_in_I_reg.DATAA
tx_audio_in[15] => Data_in_I_reg.DATAA
tx_audio_in[15] => Data_in_I_reg.DATAA
tx_audio_in[15] => Data_in_I_reg.DATAA
tx_audio_in[15] => Data_in_I_reg.DATAA
tx_audio_in[15] => Data_in_I_reg.DATAA
tx_audio_in[15] => Data_in_I_reg.DATAA
tx => p0.IN1
tx => LessThan33.IN32
tx => LessThan33.IN33
tx => LessThan33.IN34
tx => p0.IN1
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_I_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => Data_in_Q_reg.OUTPUTSELECT
tx => LessThan33.IN12
tx => LessThan33.IN13
tx => LessThan33.IN14
tx => p0.IN1
tx => tx_audio_out[0]~reg0.ENA
tx => tx_audio_out[1]~reg0.ENA
tx => tx_audio_out[2]~reg0.ENA
tx => tx_audio_out[3]~reg0.ENA
tx => tx_audio_out[4]~reg0.ENA
tx => tx_audio_out[5]~reg0.ENA
tx => tx_audio_out[6]~reg0.ENA
tx => tx_audio_out[7]~reg0.ENA
tx => tx_audio_out[8]~reg0.ENA
tx => tx_audio_out[9]~reg0.ENA
tx => rx_data_out_Q[0]~reg0.ENA
tx => rx_data_out_Q[1]~reg0.ENA
tx => rx_data_out_Q[2]~reg0.ENA
tx => rx_data_out_Q[3]~reg0.ENA
tx => rx_data_out_Q[4]~reg0.ENA
tx => rx_data_out_Q[5]~reg0.ENA
tx => rx_data_out_Q[6]~reg0.ENA
tx => rx_data_out_Q[7]~reg0.ENA
tx => rx_data_out_Q[8]~reg0.ENA
tx => rx_data_out_Q[9]~reg0.ENA
tx => rx_data_out_I[0]~reg0.ENA
tx => rx_data_out_I[1]~reg0.ENA
tx => rx_data_out_I[2]~reg0.ENA
tx => rx_data_out_I[3]~reg0.ENA
tx => rx_data_out_I[4]~reg0.ENA
tx => rx_data_out_I[5]~reg0.ENA
tx => rx_data_out_I[6]~reg0.ENA
tx => rx_data_out_I[7]~reg0.ENA
tx => rx_data_out_I[8]~reg0.ENA
tx => rx_data_out_I[9]~reg0.ENA
rx_data_out_I[0] <= rx_data_out_I[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_I[1] <= rx_data_out_I[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_I[2] <= rx_data_out_I[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_I[3] <= rx_data_out_I[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_I[4] <= rx_data_out_I[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_I[5] <= rx_data_out_I[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_I[6] <= rx_data_out_I[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_I[7] <= rx_data_out_I[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_I[8] <= rx_data_out_I[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_I[9] <= rx_data_out_I[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_Q[0] <= rx_data_out_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_Q[1] <= rx_data_out_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_Q[2] <= rx_data_out_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_Q[3] <= rx_data_out_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_Q[4] <= rx_data_out_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_Q[5] <= rx_data_out_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_Q[6] <= rx_data_out_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_Q[7] <= rx_data_out_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_Q[8] <= rx_data_out_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out_Q[9] <= rx_data_out_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_audio_out[0] <= tx_audio_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_audio_out[1] <= tx_audio_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_audio_out[2] <= tx_audio_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_audio_out[3] <= tx_audio_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_audio_out[4] <= tx_audio_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_audio_out[5] <= tx_audio_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_audio_out[6] <= tx_audio_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_audio_out[7] <= tx_audio_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_audio_out[8] <= tx_audio_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_audio_out[9] <= tx_audio_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rssi[0] <= rssi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rssi[1] <= rssi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rssi[2] <= rssi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rssi[3] <= rssi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rssi[4] <= rssi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rssi[5] <= rssi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|tx_rx_clock_mux:inst8
rx_clk => clk_out.DATAB
tx_clk => clk_out.DATAA
tx => clk_out.OUTPUTSELECT
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|trx|down_dec:inst6
Data_in[0] => inbuffer[0].DATAIN
Data_in[1] => inbuffer[1].DATAIN
Data_in[2] => inbuffer[2].DATAIN
Data_in[3] => inbuffer[3].DATAIN
Data_in[4] => inbuffer[4].DATAIN
Data_in[5] => inbuffer[5].DATAIN
Data_in[6] => inbuffer[6].DATAIN
Data_in[7] => inbuffer[7].DATAIN
Data_in[8] => inbuffer[8].DATAIN
Data_in[9] => inbuffer[9].DATAIN
Data_in[10] => inbuffer[10].DATAIN
Data_in[11] => inbuffer[11].DATAIN
Data_in[12] => inbuffer[12].DATAIN
Data_in[13] => inbuffer[13].DATAIN
Data_in[14] => inbuffer[14].DATAIN
Data_in[15] => inbuffer[15].DATAIN
Data_in[16] => inbuffer[16].DATAIN
Data_in[17] => inbuffer[17].DATAIN
Data_in[18] => inbuffer[18].DATAIN
Data_in[19] => inbuffer[19].DATAIN
Data_in[20] => inbuffer[20].DATAIN
Data_in[21] => inbuffer[21].DATAIN
Data_in[22] => inbuffer[22].DATAIN
Data_in[23] => inbuffer[23].DATAIN
Data_out_I[0] <= Data_out_I[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[1] <= Data_out_I[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[2] <= Data_out_I[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[3] <= Data_out_I[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[4] <= Data_out_I[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[5] <= Data_out_I[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[6] <= Data_out_I[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[7] <= Data_out_I[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[8] <= Data_out_I[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[9] <= Data_out_I[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[10] <= Data_out_I[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[11] <= Data_out_I[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[12] <= Data_out_I[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[13] <= Data_out_I[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[14] <= Data_out_I[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[15] <= Data_out_I[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[16] <= Data_out_I[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[17] <= Data_out_I[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[18] <= Data_out_I[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[19] <= Data_out_I[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[20] <= Data_out_I[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[21] <= Data_out_I[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[22] <= Data_out_I[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[23] <= Data_out_I[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[0] <= Data_out_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[1] <= Data_out_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[2] <= Data_out_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[3] <= Data_out_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[4] <= Data_out_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[5] <= Data_out_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[6] <= Data_out_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[7] <= Data_out_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[8] <= Data_out_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[9] <= Data_out_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[10] <= Data_out_Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[11] <= Data_out_Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[12] <= Data_out_Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[13] <= Data_out_Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[14] <= Data_out_Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[15] <= Data_out_Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[16] <= Data_out_Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[17] <= Data_out_Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[18] <= Data_out_Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[19] <= Data_out_Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[20] <= Data_out_Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[21] <= Data_out_Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[22] <= Data_out_Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[23] <= Data_out_Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_in => Ia~33.CLK
clk_in => Ia~0.CLK
clk_in => Ia~1.CLK
clk_in => Ia~2.CLK
clk_in => Ia~3.CLK
clk_in => Ia~4.CLK
clk_in => Ia~5.CLK
clk_in => Ia~6.CLK
clk_in => Ia~7.CLK
clk_in => Ia~8.CLK
clk_in => Ia~9.CLK
clk_in => Ia~10.CLK
clk_in => Ia~11.CLK
clk_in => Ia~12.CLK
clk_in => Ia~13.CLK
clk_in => Ia~14.CLK
clk_in => Ia~15.CLK
clk_in => Ia~16.CLK
clk_in => Ia~17.CLK
clk_in => Ia~18.CLK
clk_in => Ia~19.CLK
clk_in => Ia~20.CLK
clk_in => Ia~21.CLK
clk_in => Ia~22.CLK
clk_in => Ia~23.CLK
clk_in => Ia~24.CLK
clk_in => Ia~25.CLK
clk_in => Ia~26.CLK
clk_in => Ia~27.CLK
clk_in => Ia~28.CLK
clk_in => Ia~29.CLK
clk_in => Ia~30.CLK
clk_in => Ia~31.CLK
clk_in => Ia~32.CLK
clk_in => Qa~0.CLK
clk_in => Qa~1.CLK
clk_in => Qa~2.CLK
clk_in => Qa~3.CLK
clk_in => Qa~4.CLK
clk_in => Qa~5.CLK
clk_in => Qa~6.CLK
clk_in => Qa~7.CLK
clk_in => Qa~8.CLK
clk_in => Qa~9.CLK
clk_in => Qa~10.CLK
clk_in => Qa~11.CLK
clk_in => Qa~12.CLK
clk_in => Qa~13.CLK
clk_in => Qa~14.CLK
clk_in => Qa~15.CLK
clk_in => Qa~16.CLK
clk_in => Qa~17.CLK
clk_in => Qa~18.CLK
clk_in => Qa~19.CLK
clk_in => Qa~20.CLK
clk_in => Qa~21.CLK
clk_in => Qa~22.CLK
clk_in => Qa~23.CLK
clk_in => Qa~24.CLK
clk_in => Qa~25.CLK
clk_in => Qa~26.CLK
clk_in => Qa~27.CLK
clk_in => Qa~28.CLK
clk_in => Qa~29.CLK
clk_in => Qa~30.CLK
clk_in => Qa~31.CLK
clk_in => Qa~32.CLK
clk_in => Qa~33.CLK
clk_in => Data_out_Q[0]~reg0.CLK
clk_in => Data_out_Q[1]~reg0.CLK
clk_in => Data_out_Q[2]~reg0.CLK
clk_in => Data_out_Q[3]~reg0.CLK
clk_in => Data_out_Q[4]~reg0.CLK
clk_in => Data_out_Q[5]~reg0.CLK
clk_in => Data_out_Q[6]~reg0.CLK
clk_in => Data_out_Q[7]~reg0.CLK
clk_in => Data_out_Q[8]~reg0.CLK
clk_in => Data_out_Q[9]~reg0.CLK
clk_in => Data_out_Q[10]~reg0.CLK
clk_in => Data_out_Q[11]~reg0.CLK
clk_in => Data_out_Q[12]~reg0.CLK
clk_in => Data_out_Q[13]~reg0.CLK
clk_in => Data_out_Q[14]~reg0.CLK
clk_in => Data_out_Q[15]~reg0.CLK
clk_in => Data_out_Q[16]~reg0.CLK
clk_in => Data_out_Q[17]~reg0.CLK
clk_in => Data_out_Q[18]~reg0.CLK
clk_in => Data_out_Q[19]~reg0.CLK
clk_in => Data_out_Q[20]~reg0.CLK
clk_in => Data_out_Q[21]~reg0.CLK
clk_in => Data_out_Q[22]~reg0.CLK
clk_in => Data_out_Q[23]~reg0.CLK
clk_in => Data_out_I[0]~reg0.CLK
clk_in => Data_out_I[1]~reg0.CLK
clk_in => Data_out_I[2]~reg0.CLK
clk_in => Data_out_I[3]~reg0.CLK
clk_in => Data_out_I[4]~reg0.CLK
clk_in => Data_out_I[5]~reg0.CLK
clk_in => Data_out_I[6]~reg0.CLK
clk_in => Data_out_I[7]~reg0.CLK
clk_in => Data_out_I[8]~reg0.CLK
clk_in => Data_out_I[9]~reg0.CLK
clk_in => Data_out_I[10]~reg0.CLK
clk_in => Data_out_I[11]~reg0.CLK
clk_in => Data_out_I[12]~reg0.CLK
clk_in => Data_out_I[13]~reg0.CLK
clk_in => Data_out_I[14]~reg0.CLK
clk_in => Data_out_I[15]~reg0.CLK
clk_in => Data_out_I[16]~reg0.CLK
clk_in => Data_out_I[17]~reg0.CLK
clk_in => Data_out_I[18]~reg0.CLK
clk_in => Data_out_I[19]~reg0.CLK
clk_in => Data_out_I[20]~reg0.CLK
clk_in => Data_out_I[21]~reg0.CLK
clk_in => Data_out_I[22]~reg0.CLK
clk_in => Data_out_I[23]~reg0.CLK
clk_in => filtk[0].CLK
clk_in => filtk[1].CLK
clk_in => filtk[2].CLK
clk_in => filtk[3].CLK
clk_in => filtk[4].CLK
clk_in => filtk[5].CLK
clk_in => filtk[6].CLK
clk_in => filtk[7].CLK
clk_in => filtk[8].CLK
clk_in => filtk[9].CLK
clk_in => filtk[10].CLK
clk_in => filtk[11].CLK
clk_in => filtk[12].CLK
clk_in => filtk[13].CLK
clk_in => filtk[14].CLK
clk_in => filtk[15].CLK
clk_in => filtk[16].CLK
clk_in => filtk[17].CLK
clk_in => filtk[18].CLK
clk_in => filtk[19].CLK
clk_in => filtk[20].CLK
clk_in => filtk[21].CLK
clk_in => filtk[22].CLK
clk_in => filtk[23].CLK
clk_in => sample_data[0].CLK
clk_in => sample_data[1].CLK
clk_in => sample_data[2].CLK
clk_in => sample_data[3].CLK
clk_in => sample_data[4].CLK
clk_in => sample_data[5].CLK
clk_in => sample_data[6].CLK
clk_in => sample_data[7].CLK
clk_in => sample_data[8].CLK
clk_in => sample_data[9].CLK
clk_in => sample_data[10].CLK
clk_in => sample_data[11].CLK
clk_in => sample_data[12].CLK
clk_in => sample_data[13].CLK
clk_in => sample_data[14].CLK
clk_in => sample_data[15].CLK
clk_in => sample_data[16].CLK
clk_in => sample_data[17].CLK
clk_in => sample_data[18].CLK
clk_in => sample_data[19].CLK
clk_in => sample_data[20].CLK
clk_in => sample_data[21].CLK
clk_in => sample_data[22].CLK
clk_in => sample_data[23].CLK
clk_in => read_pointer_Q[0].CLK
clk_in => read_pointer_Q[1].CLK
clk_in => read_pointer_Q[2].CLK
clk_in => read_pointer_Q[3].CLK
clk_in => read_pointer_Q[4].CLK
clk_in => read_pointer_Q[5].CLK
clk_in => read_pointer_Q[6].CLK
clk_in => read_pointer_Q[7].CLK
clk_in => read_pointer_Q[8].CLK
clk_in => read_pointer_I[0].CLK
clk_in => read_pointer_I[1].CLK
clk_in => read_pointer_I[2].CLK
clk_in => read_pointer_I[3].CLK
clk_in => read_pointer_I[4].CLK
clk_in => read_pointer_I[5].CLK
clk_in => read_pointer_I[6].CLK
clk_in => read_pointer_I[7].CLK
clk_in => read_pointer_I[8].CLK
clk_in => mac_Q[0].CLK
clk_in => mac_Q[1].CLK
clk_in => mac_Q[2].CLK
clk_in => mac_Q[3].CLK
clk_in => mac_Q[4].CLK
clk_in => mac_Q[5].CLK
clk_in => mac_Q[6].CLK
clk_in => mac_Q[7].CLK
clk_in => mac_Q[8].CLK
clk_in => mac_Q[9].CLK
clk_in => mac_Q[10].CLK
clk_in => mac_Q[11].CLK
clk_in => mac_Q[12].CLK
clk_in => mac_Q[13].CLK
clk_in => mac_Q[14].CLK
clk_in => mac_Q[15].CLK
clk_in => mac_Q[16].CLK
clk_in => mac_Q[17].CLK
clk_in => mac_Q[18].CLK
clk_in => mac_Q[19].CLK
clk_in => mac_Q[20].CLK
clk_in => mac_Q[21].CLK
clk_in => mac_Q[22].CLK
clk_in => mac_Q[23].CLK
clk_in => mac_Q[24].CLK
clk_in => mac_Q[25].CLK
clk_in => mac_Q[26].CLK
clk_in => mac_Q[27].CLK
clk_in => mac_Q[28].CLK
clk_in => mac_Q[29].CLK
clk_in => mac_Q[30].CLK
clk_in => mac_Q[31].CLK
clk_in => mac_Q[32].CLK
clk_in => mac_Q[33].CLK
clk_in => mac_Q[34].CLK
clk_in => mac_Q[35].CLK
clk_in => mac_Q[36].CLK
clk_in => mac_Q[37].CLK
clk_in => mac_Q[38].CLK
clk_in => mac_Q[39].CLK
clk_in => mac_Q[40].CLK
clk_in => mac_Q[41].CLK
clk_in => mac_Q[42].CLK
clk_in => mac_Q[43].CLK
clk_in => mac_Q[44].CLK
clk_in => mac_Q[45].CLK
clk_in => mac_Q[46].CLK
clk_in => mac_Q[47].CLK
clk_in => mac_Q[48].CLK
clk_in => mac_Q[49].CLK
clk_in => mac_Q[50].CLK
clk_in => mac_Q[51].CLK
clk_in => mac_Q[52].CLK
clk_in => mac_Q[53].CLK
clk_in => mac_Q[54].CLK
clk_in => mac_Q[55].CLK
clk_in => mac_Q[56].CLK
clk_in => mac_Q[57].CLK
clk_in => mac_Q[58].CLK
clk_in => mac_Q[59].CLK
clk_in => mac_Q[60].CLK
clk_in => mac_Q[61].CLK
clk_in => mac_Q[62].CLK
clk_in => mac_Q[63].CLK
clk_in => mac_Q[64].CLK
clk_in => mac_Q[65].CLK
clk_in => mac_I[0].CLK
clk_in => mac_I[1].CLK
clk_in => mac_I[2].CLK
clk_in => mac_I[3].CLK
clk_in => mac_I[4].CLK
clk_in => mac_I[5].CLK
clk_in => mac_I[6].CLK
clk_in => mac_I[7].CLK
clk_in => mac_I[8].CLK
clk_in => mac_I[9].CLK
clk_in => mac_I[10].CLK
clk_in => mac_I[11].CLK
clk_in => mac_I[12].CLK
clk_in => mac_I[13].CLK
clk_in => mac_I[14].CLK
clk_in => mac_I[15].CLK
clk_in => mac_I[16].CLK
clk_in => mac_I[17].CLK
clk_in => mac_I[18].CLK
clk_in => mac_I[19].CLK
clk_in => mac_I[20].CLK
clk_in => mac_I[21].CLK
clk_in => mac_I[22].CLK
clk_in => mac_I[23].CLK
clk_in => mac_I[24].CLK
clk_in => mac_I[25].CLK
clk_in => mac_I[26].CLK
clk_in => mac_I[27].CLK
clk_in => mac_I[28].CLK
clk_in => mac_I[29].CLK
clk_in => mac_I[30].CLK
clk_in => mac_I[31].CLK
clk_in => mac_I[32].CLK
clk_in => mac_I[33].CLK
clk_in => mac_I[34].CLK
clk_in => mac_I[35].CLK
clk_in => mac_I[36].CLK
clk_in => mac_I[37].CLK
clk_in => mac_I[38].CLK
clk_in => mac_I[39].CLK
clk_in => mac_I[40].CLK
clk_in => mac_I[41].CLK
clk_in => mac_I[42].CLK
clk_in => mac_I[43].CLK
clk_in => mac_I[44].CLK
clk_in => mac_I[45].CLK
clk_in => mac_I[46].CLK
clk_in => mac_I[47].CLK
clk_in => mac_I[48].CLK
clk_in => mac_I[49].CLK
clk_in => mac_I[50].CLK
clk_in => mac_I[51].CLK
clk_in => mac_I[52].CLK
clk_in => mac_I[53].CLK
clk_in => mac_I[54].CLK
clk_in => mac_I[55].CLK
clk_in => mac_I[56].CLK
clk_in => mac_I[57].CLK
clk_in => mac_I[58].CLK
clk_in => mac_I[59].CLK
clk_in => mac_I[60].CLK
clk_in => mac_I[61].CLK
clk_in => mac_I[62].CLK
clk_in => mac_I[63].CLK
clk_in => mac_I[64].CLK
clk_in => mac_I[65].CLK
clk_in => prod[0].CLK
clk_in => prod[1].CLK
clk_in => prod[2].CLK
clk_in => prod[3].CLK
clk_in => prod[4].CLK
clk_in => prod[5].CLK
clk_in => prod[6].CLK
clk_in => prod[7].CLK
clk_in => prod[8].CLK
clk_in => prod[9].CLK
clk_in => prod[10].CLK
clk_in => prod[11].CLK
clk_in => prod[12].CLK
clk_in => prod[13].CLK
clk_in => prod[14].CLK
clk_in => prod[15].CLK
clk_in => prod[16].CLK
clk_in => prod[17].CLK
clk_in => prod[18].CLK
clk_in => prod[19].CLK
clk_in => prod[20].CLK
clk_in => prod[21].CLK
clk_in => prod[22].CLK
clk_in => prod[23].CLK
clk_in => prod[24].CLK
clk_in => prod[25].CLK
clk_in => prod[26].CLK
clk_in => prod[27].CLK
clk_in => prod[28].CLK
clk_in => prod[29].CLK
clk_in => prod[30].CLK
clk_in => prod[31].CLK
clk_in => prod[32].CLK
clk_in => prod[33].CLK
clk_in => prod[34].CLK
clk_in => prod[35].CLK
clk_in => prod[36].CLK
clk_in => prod[37].CLK
clk_in => prod[38].CLK
clk_in => prod[39].CLK
clk_in => prod[40].CLK
clk_in => prod[41].CLK
clk_in => prod[42].CLK
clk_in => prod[43].CLK
clk_in => prod[44].CLK
clk_in => prod[45].CLK
clk_in => prod[46].CLK
clk_in => prod[47].CLK
clk_in => clk_out_next.CLK
clk_in => sampled.CLK
clk_in => clk_out~reg0.CLK
clk_in => \downconversion:write_pointer[0].CLK
clk_in => \downconversion:write_pointer[1].CLK
clk_in => \downconversion:write_pointer[2].CLK
clk_in => \downconversion:write_pointer[3].CLK
clk_in => \downconversion:write_pointer[4].CLK
clk_in => \downconversion:write_pointer[5].CLK
clk_in => \downconversion:write_pointer[6].CLK
clk_in => \downconversion:write_pointer[7].CLK
clk_in => \downconversion:write_pointer[8].CLK
clk_in => \downconversion:write_pointer_last[0].CLK
clk_in => \downconversion:write_pointer_last[1].CLK
clk_in => \downconversion:write_pointer_last[2].CLK
clk_in => \downconversion:write_pointer_last[3].CLK
clk_in => \downconversion:write_pointer_last[4].CLK
clk_in => \downconversion:write_pointer_last[5].CLK
clk_in => \downconversion:write_pointer_last[6].CLK
clk_in => \downconversion:write_pointer_last[7].CLK
clk_in => \downconversion:write_pointer_last[8].CLK
clk_in => \downconversion:ns[0].CLK
clk_in => \downconversion:ns[1].CLK
clk_in => \downconversion:n[0].CLK
clk_in => \downconversion:n[1].CLK
clk_in => \downconversion:n[2].CLK
clk_in => \downconversion:n[3].CLK
clk_in => \downconversion:n[4].CLK
clk_in => \downconversion:n[5].CLK
clk_in => \downconversion:n[6].CLK
clk_in => \downconversion:n[7].CLK
clk_in => \downconversion:n[8].CLK
clk_in => \downconversion:n[9].CLK
clk_in => \downconversion:m[0].CLK
clk_in => \downconversion:m[1].CLK
clk_in => \downconversion:m[2].CLK
clk_in => \downconversion:m[3].CLK
clk_in => \downconversion:m[4].CLK
clk_in => Ia.CLK0
clk_in => Qa.CLK0
clk_sample => inbuffer[0].CLK
clk_sample => inbuffer[1].CLK
clk_sample => inbuffer[2].CLK
clk_sample => inbuffer[3].CLK
clk_sample => inbuffer[4].CLK
clk_sample => inbuffer[5].CLK
clk_sample => inbuffer[6].CLK
clk_sample => inbuffer[7].CLK
clk_sample => inbuffer[8].CLK
clk_sample => inbuffer[9].CLK
clk_sample => inbuffer[10].CLK
clk_sample => inbuffer[11].CLK
clk_sample => inbuffer[12].CLK
clk_sample => inbuffer[13].CLK
clk_sample => inbuffer[14].CLK
clk_sample => inbuffer[15].CLK
clk_sample => inbuffer[16].CLK
clk_sample => inbuffer[17].CLK
clk_sample => inbuffer[18].CLK
clk_sample => inbuffer[19].CLK
clk_sample => inbuffer[20].CLK
clk_sample => inbuffer[21].CLK
clk_sample => inbuffer[22].CLK
clk_sample => inbuffer[23].CLK
clk_sample => sample.CLK
rx_att[0] => Equal57.IN3
rx_att[0] => Equal58.IN3
rx_att[0] => Equal59.IN3
rx_att[1] => Equal57.IN2
rx_att[1] => Equal58.IN2
rx_att[1] => Equal59.IN2
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|fir_filt_channel:inst27
RX_Data_in_I[0] => indata_I.DATAB
RX_Data_in_I[1] => indata_I.DATAB
RX_Data_in_I[2] => indata_I.DATAB
RX_Data_in_I[3] => indata_I.DATAB
RX_Data_in_I[4] => indata_I.DATAB
RX_Data_in_I[5] => indata_I.DATAB
RX_Data_in_I[6] => indata_I.DATAB
RX_Data_in_I[7] => indata_I.DATAB
RX_Data_in_I[8] => indata_I.DATAB
RX_Data_in_I[9] => indata_I.DATAB
RX_Data_in_I[10] => indata_I.DATAB
RX_Data_in_I[11] => indata_I.DATAB
RX_Data_in_I[12] => indata_I.DATAB
RX_Data_in_I[13] => indata_I.DATAB
RX_Data_in_I[14] => indata_I.DATAB
RX_Data_in_I[15] => indata_I.DATAB
RX_Data_in_I[16] => indata_I.DATAB
RX_Data_in_I[17] => indata_I.DATAB
RX_Data_in_I[18] => indata_I.DATAB
RX_Data_in_I[19] => indata_I.DATAB
RX_Data_in_I[20] => indata_I.DATAB
RX_Data_in_I[21] => indata_I.DATAB
RX_Data_in_I[22] => indata_I.DATAB
RX_Data_in_I[23] => indata_I.DATAB
RX_Data_in_Q[0] => indata_Q.DATAB
RX_Data_in_Q[1] => indata_Q.DATAB
RX_Data_in_Q[2] => indata_Q.DATAB
RX_Data_in_Q[3] => indata_Q.DATAB
RX_Data_in_Q[4] => indata_Q.DATAB
RX_Data_in_Q[5] => indata_Q.DATAB
RX_Data_in_Q[6] => indata_Q.DATAB
RX_Data_in_Q[7] => indata_Q.DATAB
RX_Data_in_Q[8] => indata_Q.DATAB
RX_Data_in_Q[9] => indata_Q.DATAB
RX_Data_in_Q[10] => indata_Q.DATAB
RX_Data_in_Q[11] => indata_Q.DATAB
RX_Data_in_Q[12] => indata_Q.DATAB
RX_Data_in_Q[13] => indata_Q.DATAB
RX_Data_in_Q[14] => indata_Q.DATAB
RX_Data_in_Q[15] => indata_Q.DATAB
RX_Data_in_Q[16] => indata_Q.DATAB
RX_Data_in_Q[17] => indata_Q.DATAB
RX_Data_in_Q[18] => indata_Q.DATAB
RX_Data_in_Q[19] => indata_Q.DATAB
RX_Data_in_Q[20] => indata_Q.DATAB
RX_Data_in_Q[21] => indata_Q.DATAB
RX_Data_in_Q[22] => indata_Q.DATAB
RX_Data_in_Q[23] => indata_Q.DATAB
TX_Data_in_I[0] => indata_I.DATAA
TX_Data_in_I[1] => indata_I.DATAA
TX_Data_in_I[2] => indata_I.DATAA
TX_Data_in_I[3] => indata_I.DATAA
TX_Data_in_I[4] => indata_I.DATAA
TX_Data_in_I[5] => indata_I.DATAA
TX_Data_in_I[6] => indata_I.DATAA
TX_Data_in_I[7] => indata_I.DATAA
TX_Data_in_I[8] => indata_I.DATAA
TX_Data_in_I[9] => indata_I.DATAA
TX_Data_in_I[10] => indata_I.DATAA
TX_Data_in_I[11] => indata_I.DATAA
TX_Data_in_I[12] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_I[13] => indata_I.DATAA
TX_Data_in_Q[0] => indata_Q.DATAA
TX_Data_in_Q[1] => indata_Q.DATAA
TX_Data_in_Q[2] => indata_Q.DATAA
TX_Data_in_Q[3] => indata_Q.DATAA
TX_Data_in_Q[4] => indata_Q.DATAA
TX_Data_in_Q[5] => indata_Q.DATAA
TX_Data_in_Q[6] => indata_Q.DATAA
TX_Data_in_Q[7] => indata_Q.DATAA
TX_Data_in_Q[8] => indata_Q.DATAA
TX_Data_in_Q[9] => indata_Q.DATAA
TX_Data_in_Q[10] => indata_Q.DATAA
TX_Data_in_Q[11] => indata_Q.DATAA
TX_Data_in_Q[12] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
TX_Data_in_Q[13] => indata_Q.DATAA
Data_out_I[0] <= Data_out_I[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[1] <= Data_out_I[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[2] <= Data_out_I[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[3] <= Data_out_I[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[4] <= Data_out_I[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[5] <= Data_out_I[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[6] <= Data_out_I[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[7] <= Data_out_I[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[8] <= Data_out_I[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[9] <= Data_out_I[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[10] <= Data_out_I[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[11] <= Data_out_I[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[12] <= Data_out_I[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[13] <= Data_out_I[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[14] <= Data_out_I[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[15] <= Data_out_I[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[16] <= Data_out_I[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[17] <= Data_out_I[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[18] <= Data_out_I[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[19] <= Data_out_I[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[20] <= Data_out_I[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[21] <= Data_out_I[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[22] <= Data_out_I[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[23] <= Data_out_I[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[0] <= Data_out_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[1] <= Data_out_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[2] <= Data_out_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[3] <= Data_out_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[4] <= Data_out_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[5] <= Data_out_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[6] <= Data_out_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[7] <= Data_out_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[8] <= Data_out_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[9] <= Data_out_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[10] <= Data_out_Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[11] <= Data_out_Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[12] <= Data_out_Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[13] <= Data_out_Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[14] <= Data_out_Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[15] <= Data_out_Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[16] <= Data_out_Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[17] <= Data_out_Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[18] <= Data_out_Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[19] <= Data_out_Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[20] <= Data_out_Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[21] <= Data_out_Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[22] <= Data_out_Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[23] <= Data_out_Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_in => data_in_buffer_I~33.CLK
clk_in => data_in_buffer_I~0.CLK
clk_in => data_in_buffer_I~1.CLK
clk_in => data_in_buffer_I~2.CLK
clk_in => data_in_buffer_I~3.CLK
clk_in => data_in_buffer_I~4.CLK
clk_in => data_in_buffer_I~5.CLK
clk_in => data_in_buffer_I~6.CLK
clk_in => data_in_buffer_I~7.CLK
clk_in => data_in_buffer_I~8.CLK
clk_in => data_in_buffer_I~9.CLK
clk_in => data_in_buffer_I~10.CLK
clk_in => data_in_buffer_I~11.CLK
clk_in => data_in_buffer_I~12.CLK
clk_in => data_in_buffer_I~13.CLK
clk_in => data_in_buffer_I~14.CLK
clk_in => data_in_buffer_I~15.CLK
clk_in => data_in_buffer_I~16.CLK
clk_in => data_in_buffer_I~17.CLK
clk_in => data_in_buffer_I~18.CLK
clk_in => data_in_buffer_I~19.CLK
clk_in => data_in_buffer_I~20.CLK
clk_in => data_in_buffer_I~21.CLK
clk_in => data_in_buffer_I~22.CLK
clk_in => data_in_buffer_I~23.CLK
clk_in => data_in_buffer_I~24.CLK
clk_in => data_in_buffer_I~25.CLK
clk_in => data_in_buffer_I~26.CLK
clk_in => data_in_buffer_I~27.CLK
clk_in => data_in_buffer_I~28.CLK
clk_in => data_in_buffer_I~29.CLK
clk_in => data_in_buffer_I~30.CLK
clk_in => data_in_buffer_I~31.CLK
clk_in => data_in_buffer_I~32.CLK
clk_in => data_in_buffer_Q~0.CLK
clk_in => data_in_buffer_Q~1.CLK
clk_in => data_in_buffer_Q~2.CLK
clk_in => data_in_buffer_Q~3.CLK
clk_in => data_in_buffer_Q~4.CLK
clk_in => data_in_buffer_Q~5.CLK
clk_in => data_in_buffer_Q~6.CLK
clk_in => data_in_buffer_Q~7.CLK
clk_in => data_in_buffer_Q~8.CLK
clk_in => data_in_buffer_Q~9.CLK
clk_in => data_in_buffer_Q~10.CLK
clk_in => data_in_buffer_Q~11.CLK
clk_in => data_in_buffer_Q~12.CLK
clk_in => data_in_buffer_Q~13.CLK
clk_in => data_in_buffer_Q~14.CLK
clk_in => data_in_buffer_Q~15.CLK
clk_in => data_in_buffer_Q~16.CLK
clk_in => data_in_buffer_Q~17.CLK
clk_in => data_in_buffer_Q~18.CLK
clk_in => data_in_buffer_Q~19.CLK
clk_in => data_in_buffer_Q~20.CLK
clk_in => data_in_buffer_Q~21.CLK
clk_in => data_in_buffer_Q~22.CLK
clk_in => data_in_buffer_Q~23.CLK
clk_in => data_in_buffer_Q~24.CLK
clk_in => data_in_buffer_Q~25.CLK
clk_in => data_in_buffer_Q~26.CLK
clk_in => data_in_buffer_Q~27.CLK
clk_in => data_in_buffer_Q~28.CLK
clk_in => data_in_buffer_Q~29.CLK
clk_in => data_in_buffer_Q~30.CLK
clk_in => data_in_buffer_Q~31.CLK
clk_in => data_in_buffer_Q~32.CLK
clk_in => data_in_buffer_Q~33.CLK
clk_in => synch_data_read_Q[0].CLK
clk_in => synch_data_read_Q[1].CLK
clk_in => synch_data_read_Q[2].CLK
clk_in => synch_data_read_Q[3].CLK
clk_in => synch_data_read_Q[4].CLK
clk_in => synch_data_read_Q[5].CLK
clk_in => synch_data_read_Q[6].CLK
clk_in => synch_data_read_Q[7].CLK
clk_in => synch_data_read_Q[8].CLK
clk_in => synch_data_read_Q[9].CLK
clk_in => synch_data_read_Q[10].CLK
clk_in => synch_data_read_Q[11].CLK
clk_in => synch_data_read_Q[12].CLK
clk_in => synch_data_read_Q[13].CLK
clk_in => synch_data_read_Q[14].CLK
clk_in => synch_data_read_Q[15].CLK
clk_in => synch_data_read_Q[16].CLK
clk_in => synch_data_read_Q[17].CLK
clk_in => synch_data_read_Q[18].CLK
clk_in => synch_data_read_Q[19].CLK
clk_in => synch_data_read_Q[20].CLK
clk_in => synch_data_read_Q[21].CLK
clk_in => synch_data_read_Q[22].CLK
clk_in => synch_data_read_Q[23].CLK
clk_in => synch_data_read_I[0].CLK
clk_in => synch_data_read_I[1].CLK
clk_in => synch_data_read_I[2].CLK
clk_in => synch_data_read_I[3].CLK
clk_in => synch_data_read_I[4].CLK
clk_in => synch_data_read_I[5].CLK
clk_in => synch_data_read_I[6].CLK
clk_in => synch_data_read_I[7].CLK
clk_in => synch_data_read_I[8].CLK
clk_in => synch_data_read_I[9].CLK
clk_in => synch_data_read_I[10].CLK
clk_in => synch_data_read_I[11].CLK
clk_in => synch_data_read_I[12].CLK
clk_in => synch_data_read_I[13].CLK
clk_in => synch_data_read_I[14].CLK
clk_in => synch_data_read_I[15].CLK
clk_in => synch_data_read_I[16].CLK
clk_in => synch_data_read_I[17].CLK
clk_in => synch_data_read_I[18].CLK
clk_in => synch_data_read_I[19].CLK
clk_in => synch_data_read_I[20].CLK
clk_in => synch_data_read_I[21].CLK
clk_in => synch_data_read_I[22].CLK
clk_in => synch_data_read_I[23].CLK
clk_in => asynch_data_read_Q[0].CLK
clk_in => asynch_data_read_Q[1].CLK
clk_in => asynch_data_read_Q[2].CLK
clk_in => asynch_data_read_Q[3].CLK
clk_in => asynch_data_read_Q[4].CLK
clk_in => asynch_data_read_Q[5].CLK
clk_in => asynch_data_read_Q[6].CLK
clk_in => asynch_data_read_Q[7].CLK
clk_in => asynch_data_read_Q[8].CLK
clk_in => asynch_data_read_Q[9].CLK
clk_in => asynch_data_read_Q[10].CLK
clk_in => asynch_data_read_Q[11].CLK
clk_in => asynch_data_read_Q[12].CLK
clk_in => asynch_data_read_Q[13].CLK
clk_in => asynch_data_read_Q[14].CLK
clk_in => asynch_data_read_Q[15].CLK
clk_in => asynch_data_read_Q[16].CLK
clk_in => asynch_data_read_Q[17].CLK
clk_in => asynch_data_read_Q[18].CLK
clk_in => asynch_data_read_Q[19].CLK
clk_in => asynch_data_read_Q[20].CLK
clk_in => asynch_data_read_Q[21].CLK
clk_in => asynch_data_read_Q[22].CLK
clk_in => asynch_data_read_Q[23].CLK
clk_in => asynch_data_read_I[0].CLK
clk_in => asynch_data_read_I[1].CLK
clk_in => asynch_data_read_I[2].CLK
clk_in => asynch_data_read_I[3].CLK
clk_in => asynch_data_read_I[4].CLK
clk_in => asynch_data_read_I[5].CLK
clk_in => asynch_data_read_I[6].CLK
clk_in => asynch_data_read_I[7].CLK
clk_in => asynch_data_read_I[8].CLK
clk_in => asynch_data_read_I[9].CLK
clk_in => asynch_data_read_I[10].CLK
clk_in => asynch_data_read_I[11].CLK
clk_in => asynch_data_read_I[12].CLK
clk_in => asynch_data_read_I[13].CLK
clk_in => asynch_data_read_I[14].CLK
clk_in => asynch_data_read_I[15].CLK
clk_in => asynch_data_read_I[16].CLK
clk_in => asynch_data_read_I[17].CLK
clk_in => asynch_data_read_I[18].CLK
clk_in => asynch_data_read_I[19].CLK
clk_in => asynch_data_read_I[20].CLK
clk_in => asynch_data_read_I[21].CLK
clk_in => asynch_data_read_I[22].CLK
clk_in => asynch_data_read_I[23].CLK
clk_in => sampled.CLK
clk_in => to_sample.CLK
clk_in => Data_out_Q[0]~reg0.CLK
clk_in => Data_out_Q[1]~reg0.CLK
clk_in => Data_out_Q[2]~reg0.CLK
clk_in => Data_out_Q[3]~reg0.CLK
clk_in => Data_out_Q[4]~reg0.CLK
clk_in => Data_out_Q[5]~reg0.CLK
clk_in => Data_out_Q[6]~reg0.CLK
clk_in => Data_out_Q[7]~reg0.CLK
clk_in => Data_out_Q[8]~reg0.CLK
clk_in => Data_out_Q[9]~reg0.CLK
clk_in => Data_out_Q[10]~reg0.CLK
clk_in => Data_out_Q[11]~reg0.CLK
clk_in => Data_out_Q[12]~reg0.CLK
clk_in => Data_out_Q[13]~reg0.CLK
clk_in => Data_out_Q[14]~reg0.CLK
clk_in => Data_out_Q[15]~reg0.CLK
clk_in => Data_out_Q[16]~reg0.CLK
clk_in => Data_out_Q[17]~reg0.CLK
clk_in => Data_out_Q[18]~reg0.CLK
clk_in => Data_out_Q[19]~reg0.CLK
clk_in => Data_out_Q[20]~reg0.CLK
clk_in => Data_out_Q[21]~reg0.CLK
clk_in => Data_out_Q[22]~reg0.CLK
clk_in => Data_out_Q[23]~reg0.CLK
clk_in => Data_out_I[0]~reg0.CLK
clk_in => Data_out_I[1]~reg0.CLK
clk_in => Data_out_I[2]~reg0.CLK
clk_in => Data_out_I[3]~reg0.CLK
clk_in => Data_out_I[4]~reg0.CLK
clk_in => Data_out_I[5]~reg0.CLK
clk_in => Data_out_I[6]~reg0.CLK
clk_in => Data_out_I[7]~reg0.CLK
clk_in => Data_out_I[8]~reg0.CLK
clk_in => Data_out_I[9]~reg0.CLK
clk_in => Data_out_I[10]~reg0.CLK
clk_in => Data_out_I[11]~reg0.CLK
clk_in => Data_out_I[12]~reg0.CLK
clk_in => Data_out_I[13]~reg0.CLK
clk_in => Data_out_I[14]~reg0.CLK
clk_in => Data_out_I[15]~reg0.CLK
clk_in => Data_out_I[16]~reg0.CLK
clk_in => Data_out_I[17]~reg0.CLK
clk_in => Data_out_I[18]~reg0.CLK
clk_in => Data_out_I[19]~reg0.CLK
clk_in => Data_out_I[20]~reg0.CLK
clk_in => Data_out_I[21]~reg0.CLK
clk_in => Data_out_I[22]~reg0.CLK
clk_in => Data_out_I[23]~reg0.CLK
clk_in => prod_Q[0].CLK
clk_in => prod_Q[1].CLK
clk_in => prod_Q[2].CLK
clk_in => prod_Q[3].CLK
clk_in => prod_Q[4].CLK
clk_in => prod_Q[5].CLK
clk_in => prod_Q[6].CLK
clk_in => prod_Q[7].CLK
clk_in => prod_Q[8].CLK
clk_in => prod_Q[9].CLK
clk_in => prod_Q[10].CLK
clk_in => prod_Q[11].CLK
clk_in => prod_Q[12].CLK
clk_in => prod_Q[13].CLK
clk_in => prod_Q[14].CLK
clk_in => prod_Q[15].CLK
clk_in => prod_Q[16].CLK
clk_in => prod_Q[17].CLK
clk_in => prod_Q[18].CLK
clk_in => prod_Q[19].CLK
clk_in => prod_Q[20].CLK
clk_in => prod_Q[21].CLK
clk_in => prod_Q[22].CLK
clk_in => prod_Q[23].CLK
clk_in => prod_Q[24].CLK
clk_in => prod_Q[25].CLK
clk_in => prod_Q[26].CLK
clk_in => prod_Q[27].CLK
clk_in => prod_Q[28].CLK
clk_in => prod_Q[29].CLK
clk_in => prod_Q[30].CLK
clk_in => prod_Q[31].CLK
clk_in => prod_Q[32].CLK
clk_in => prod_Q[33].CLK
clk_in => prod_Q[34].CLK
clk_in => prod_Q[35].CLK
clk_in => prod_Q[36].CLK
clk_in => prod_Q[37].CLK
clk_in => prod_Q[38].CLK
clk_in => prod_Q[39].CLK
clk_in => prod_Q[40].CLK
clk_in => prod_Q[41].CLK
clk_in => prod_Q[42].CLK
clk_in => prod_Q[43].CLK
clk_in => prod_Q[44].CLK
clk_in => prod_Q[45].CLK
clk_in => prod_Q[46].CLK
clk_in => prod_Q[47].CLK
clk_in => prod_I[0].CLK
clk_in => prod_I[1].CLK
clk_in => prod_I[2].CLK
clk_in => prod_I[3].CLK
clk_in => prod_I[4].CLK
clk_in => prod_I[5].CLK
clk_in => prod_I[6].CLK
clk_in => prod_I[7].CLK
clk_in => prod_I[8].CLK
clk_in => prod_I[9].CLK
clk_in => prod_I[10].CLK
clk_in => prod_I[11].CLK
clk_in => prod_I[12].CLK
clk_in => prod_I[13].CLK
clk_in => prod_I[14].CLK
clk_in => prod_I[15].CLK
clk_in => prod_I[16].CLK
clk_in => prod_I[17].CLK
clk_in => prod_I[18].CLK
clk_in => prod_I[19].CLK
clk_in => prod_I[20].CLK
clk_in => prod_I[21].CLK
clk_in => prod_I[22].CLK
clk_in => prod_I[23].CLK
clk_in => prod_I[24].CLK
clk_in => prod_I[25].CLK
clk_in => prod_I[26].CLK
clk_in => prod_I[27].CLK
clk_in => prod_I[28].CLK
clk_in => prod_I[29].CLK
clk_in => prod_I[30].CLK
clk_in => prod_I[31].CLK
clk_in => prod_I[32].CLK
clk_in => prod_I[33].CLK
clk_in => prod_I[34].CLK
clk_in => prod_I[35].CLK
clk_in => prod_I[36].CLK
clk_in => prod_I[37].CLK
clk_in => prod_I[38].CLK
clk_in => prod_I[39].CLK
clk_in => prod_I[40].CLK
clk_in => prod_I[41].CLK
clk_in => prod_I[42].CLK
clk_in => prod_I[43].CLK
clk_in => prod_I[44].CLK
clk_in => prod_I[45].CLK
clk_in => prod_I[46].CLK
clk_in => prod_I[47].CLK
clk_in => mac_Q[0].CLK
clk_in => mac_Q[1].CLK
clk_in => mac_Q[2].CLK
clk_in => mac_Q[3].CLK
clk_in => mac_Q[4].CLK
clk_in => mac_Q[5].CLK
clk_in => mac_Q[6].CLK
clk_in => mac_Q[7].CLK
clk_in => mac_Q[8].CLK
clk_in => mac_Q[9].CLK
clk_in => mac_Q[10].CLK
clk_in => mac_Q[11].CLK
clk_in => mac_Q[12].CLK
clk_in => mac_Q[13].CLK
clk_in => mac_Q[14].CLK
clk_in => mac_Q[15].CLK
clk_in => mac_Q[16].CLK
clk_in => mac_Q[17].CLK
clk_in => mac_Q[18].CLK
clk_in => mac_Q[19].CLK
clk_in => mac_Q[20].CLK
clk_in => mac_Q[21].CLK
clk_in => mac_Q[22].CLK
clk_in => mac_Q[23].CLK
clk_in => mac_Q[24].CLK
clk_in => mac_Q[25].CLK
clk_in => mac_Q[26].CLK
clk_in => mac_Q[27].CLK
clk_in => mac_Q[28].CLK
clk_in => mac_Q[29].CLK
clk_in => mac_Q[30].CLK
clk_in => mac_Q[31].CLK
clk_in => mac_Q[32].CLK
clk_in => mac_Q[33].CLK
clk_in => mac_Q[34].CLK
clk_in => mac_Q[35].CLK
clk_in => mac_Q[36].CLK
clk_in => mac_Q[37].CLK
clk_in => mac_Q[38].CLK
clk_in => mac_Q[39].CLK
clk_in => mac_Q[40].CLK
clk_in => mac_Q[41].CLK
clk_in => mac_Q[42].CLK
clk_in => mac_Q[43].CLK
clk_in => mac_Q[44].CLK
clk_in => mac_Q[45].CLK
clk_in => mac_Q[46].CLK
clk_in => mac_Q[47].CLK
clk_in => mac_Q[48].CLK
clk_in => mac_Q[49].CLK
clk_in => mac_Q[50].CLK
clk_in => mac_Q[51].CLK
clk_in => mac_Q[52].CLK
clk_in => mac_Q[53].CLK
clk_in => mac_Q[54].CLK
clk_in => mac_Q[55].CLK
clk_in => mac_Q[56].CLK
clk_in => mac_Q[57].CLK
clk_in => mac_Q[58].CLK
clk_in => mac_I[0].CLK
clk_in => mac_I[1].CLK
clk_in => mac_I[2].CLK
clk_in => mac_I[3].CLK
clk_in => mac_I[4].CLK
clk_in => mac_I[5].CLK
clk_in => mac_I[6].CLK
clk_in => mac_I[7].CLK
clk_in => mac_I[8].CLK
clk_in => mac_I[9].CLK
clk_in => mac_I[10].CLK
clk_in => mac_I[11].CLK
clk_in => mac_I[12].CLK
clk_in => mac_I[13].CLK
clk_in => mac_I[14].CLK
clk_in => mac_I[15].CLK
clk_in => mac_I[16].CLK
clk_in => mac_I[17].CLK
clk_in => mac_I[18].CLK
clk_in => mac_I[19].CLK
clk_in => mac_I[20].CLK
clk_in => mac_I[21].CLK
clk_in => mac_I[22].CLK
clk_in => mac_I[23].CLK
clk_in => mac_I[24].CLK
clk_in => mac_I[25].CLK
clk_in => mac_I[26].CLK
clk_in => mac_I[27].CLK
clk_in => mac_I[28].CLK
clk_in => mac_I[29].CLK
clk_in => mac_I[30].CLK
clk_in => mac_I[31].CLK
clk_in => mac_I[32].CLK
clk_in => mac_I[33].CLK
clk_in => mac_I[34].CLK
clk_in => mac_I[35].CLK
clk_in => mac_I[36].CLK
clk_in => mac_I[37].CLK
clk_in => mac_I[38].CLK
clk_in => mac_I[39].CLK
clk_in => mac_I[40].CLK
clk_in => mac_I[41].CLK
clk_in => mac_I[42].CLK
clk_in => mac_I[43].CLK
clk_in => mac_I[44].CLK
clk_in => mac_I[45].CLK
clk_in => mac_I[46].CLK
clk_in => mac_I[47].CLK
clk_in => mac_I[48].CLK
clk_in => mac_I[49].CLK
clk_in => mac_I[50].CLK
clk_in => mac_I[51].CLK
clk_in => mac_I[52].CLK
clk_in => mac_I[53].CLK
clk_in => mac_I[54].CLK
clk_in => mac_I[55].CLK
clk_in => mac_I[56].CLK
clk_in => mac_I[57].CLK
clk_in => mac_I[58].CLK
clk_in => read_pointer[0].CLK
clk_in => read_pointer[1].CLK
clk_in => read_pointer[2].CLK
clk_in => read_pointer[3].CLK
clk_in => read_pointer[4].CLK
clk_in => read_pointer[5].CLK
clk_in => read_pointer[6].CLK
clk_in => read_pointer[7].CLK
clk_in => read_pointer[8].CLK
clk_in => write_pointer[0].CLK
clk_in => write_pointer[1].CLK
clk_in => write_pointer[2].CLK
clk_in => write_pointer[3].CLK
clk_in => write_pointer[4].CLK
clk_in => write_pointer[5].CLK
clk_in => write_pointer[6].CLK
clk_in => write_pointer[7].CLK
clk_in => write_pointer[8].CLK
clk_in => deb~reg0.CLK
clk_in => state[0].CLK
clk_in => state[1].CLK
clk_in => state[2].CLK
clk_in => \p1:n[0].CLK
clk_in => \p1:n[1].CLK
clk_in => \p1:n[2].CLK
clk_in => \p1:n[3].CLK
clk_in => \p1:n[4].CLK
clk_in => \p1:n[5].CLK
clk_in => \p1:n[6].CLK
clk_in => \p1:n[7].CLK
clk_in => \p1:n[8].CLK
clk_in => data_in_buffer_I.CLK0
clk_in => data_in_buffer_Q.CLK0
clk_sample => sample.CLK
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_I.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => Data_out_Q.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_I.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => Data_out_Q.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_I.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => indata_Q.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
filt_bypass => filtkoeff.OUTPUTSELECT
deb <= deb~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10
audio_out[0] <= rx_audio_mix:inst2.audio_data_out[0]
audio_out[1] <= rx_audio_mix:inst2.audio_data_out[1]
audio_out[2] <= rx_audio_mix:inst2.audio_data_out[2]
audio_out[3] <= rx_audio_mix:inst2.audio_data_out[3]
audio_out[4] <= rx_audio_mix:inst2.audio_data_out[4]
audio_out[5] <= rx_audio_mix:inst2.audio_data_out[5]
audio_out[6] <= rx_audio_mix:inst2.audio_data_out[6]
audio_out[7] <= rx_audio_mix:inst2.audio_data_out[7]
audio_out[8] <= rx_audio_mix:inst2.audio_data_out[8]
audio_out[9] <= rx_audio_mix:inst2.audio_data_out[9]
ssb_am => rx_audio_mix:inst2.ssb_am
ssb_am => weaver_mixsum:inst1.ssb_am
fm => rx_audio_mix:inst2.fm
clk_in => amsqrt:inst3.clk
clk_in => weaver_mixsum:inst1.clk_in
clk_in => weaver_nco:inst.clk_in
clk_in => weaver_cos:inst5.clock
clk_in => weaver_sin:inst6.clock
usb_lsb => weaver_mixsum:inst1.usb_lsb
tx => weaver_mixsum:inst1.tx
tx => weaver_nco:inst.tx
I_RX[0] => weaver_mixsum:inst1.I_data_RX_in[0]
I_RX[0] => atan_addr_trunk:inst7.I_in[0]
I_RX[1] => weaver_mixsum:inst1.I_data_RX_in[1]
I_RX[1] => atan_addr_trunk:inst7.I_in[1]
I_RX[2] => weaver_mixsum:inst1.I_data_RX_in[2]
I_RX[2] => atan_addr_trunk:inst7.I_in[2]
I_RX[3] => weaver_mixsum:inst1.I_data_RX_in[3]
I_RX[3] => atan_addr_trunk:inst7.I_in[3]
I_RX[4] => weaver_mixsum:inst1.I_data_RX_in[4]
I_RX[4] => atan_addr_trunk:inst7.I_in[4]
I_RX[5] => weaver_mixsum:inst1.I_data_RX_in[5]
I_RX[5] => atan_addr_trunk:inst7.I_in[5]
I_RX[6] => weaver_mixsum:inst1.I_data_RX_in[6]
I_RX[6] => atan_addr_trunk:inst7.I_in[6]
I_RX[7] => weaver_mixsum:inst1.I_data_RX_in[7]
I_RX[7] => atan_addr_trunk:inst7.I_in[7]
I_RX[8] => weaver_mixsum:inst1.I_data_RX_in[8]
I_RX[8] => atan_addr_trunk:inst7.I_in[8]
I_RX[9] => weaver_mixsum:inst1.I_data_RX_in[9]
I_RX[9] => atan_addr_trunk:inst7.I_in[9]
wide_narrow => weaver_nco:inst.wide_narrow
audio_in[0] => weaver_mixsum:inst1.mod_data_in[0]
audio_in[1] => weaver_mixsum:inst1.mod_data_in[1]
audio_in[2] => weaver_mixsum:inst1.mod_data_in[2]
audio_in[3] => weaver_mixsum:inst1.mod_data_in[3]
audio_in[4] => weaver_mixsum:inst1.mod_data_in[4]
audio_in[5] => weaver_mixsum:inst1.mod_data_in[5]
audio_in[6] => weaver_mixsum:inst1.mod_data_in[6]
audio_in[7] => weaver_mixsum:inst1.mod_data_in[7]
audio_in[8] => weaver_mixsum:inst1.mod_data_in[8]
audio_in[9] => weaver_mixsum:inst1.mod_data_in[9]
Q_RX[0] => weaver_mixsum:inst1.Q_data_RX_in[0]
Q_RX[0] => atan_addr_trunk:inst7.Q_in[0]
Q_RX[1] => weaver_mixsum:inst1.Q_data_RX_in[1]
Q_RX[1] => atan_addr_trunk:inst7.Q_in[1]
Q_RX[2] => weaver_mixsum:inst1.Q_data_RX_in[2]
Q_RX[2] => atan_addr_trunk:inst7.Q_in[2]
Q_RX[3] => weaver_mixsum:inst1.Q_data_RX_in[3]
Q_RX[3] => atan_addr_trunk:inst7.Q_in[3]
Q_RX[4] => weaver_mixsum:inst1.Q_data_RX_in[4]
Q_RX[4] => atan_addr_trunk:inst7.Q_in[4]
Q_RX[5] => weaver_mixsum:inst1.Q_data_RX_in[5]
Q_RX[5] => atan_addr_trunk:inst7.Q_in[5]
Q_RX[6] => weaver_mixsum:inst1.Q_data_RX_in[6]
Q_RX[6] => atan_addr_trunk:inst7.Q_in[6]
Q_RX[7] => weaver_mixsum:inst1.Q_data_RX_in[7]
Q_RX[7] => atan_addr_trunk:inst7.Q_in[7]
Q_RX[8] => weaver_mixsum:inst1.Q_data_RX_in[8]
Q_RX[8] => atan_addr_trunk:inst7.Q_in[8]
Q_RX[9] => weaver_mixsum:inst1.Q_data_RX_in[9]
Q_RX[9] => atan_addr_trunk:inst7.Q_in[9]
I_TX[0] <= weaver_mixsum:inst1.I_data_TX_out[0]
I_TX[1] <= weaver_mixsum:inst1.I_data_TX_out[1]
I_TX[2] <= weaver_mixsum:inst1.I_data_TX_out[2]
I_TX[3] <= weaver_mixsum:inst1.I_data_TX_out[3]
I_TX[4] <= weaver_mixsum:inst1.I_data_TX_out[4]
I_TX[5] <= weaver_mixsum:inst1.I_data_TX_out[5]
I_TX[6] <= weaver_mixsum:inst1.I_data_TX_out[6]
I_TX[7] <= weaver_mixsum:inst1.I_data_TX_out[7]
I_TX[8] <= weaver_mixsum:inst1.I_data_TX_out[8]
I_TX[9] <= weaver_mixsum:inst1.I_data_TX_out[9]
I_TX[10] <= weaver_mixsum:inst1.I_data_TX_out[10]
I_TX[11] <= weaver_mixsum:inst1.I_data_TX_out[11]
I_TX[12] <= weaver_mixsum:inst1.I_data_TX_out[12]
I_TX[13] <= weaver_mixsum:inst1.I_data_TX_out[13]
Q_TX[0] <= weaver_mixsum:inst1.Q_data_TX_out[0]
Q_TX[1] <= weaver_mixsum:inst1.Q_data_TX_out[1]
Q_TX[2] <= weaver_mixsum:inst1.Q_data_TX_out[2]
Q_TX[3] <= weaver_mixsum:inst1.Q_data_TX_out[3]
Q_TX[4] <= weaver_mixsum:inst1.Q_data_TX_out[4]
Q_TX[5] <= weaver_mixsum:inst1.Q_data_TX_out[5]
Q_TX[6] <= weaver_mixsum:inst1.Q_data_TX_out[6]
Q_TX[7] <= weaver_mixsum:inst1.Q_data_TX_out[7]
Q_TX[8] <= weaver_mixsum:inst1.Q_data_TX_out[8]
Q_TX[9] <= weaver_mixsum:inst1.Q_data_TX_out[9]
Q_TX[10] <= weaver_mixsum:inst1.Q_data_TX_out[10]
Q_TX[11] <= weaver_mixsum:inst1.Q_data_TX_out[11]
Q_TX[12] <= weaver_mixsum:inst1.Q_data_TX_out[12]
Q_TX[13] <= weaver_mixsum:inst1.Q_data_TX_out[13]


|trx|moddemod:inst10|rx_audio_mix:inst2
ssb_audio_data_in[0] => audio_data_out.DATAB
ssb_audio_data_in[1] => audio_data_out.DATAB
ssb_audio_data_in[2] => audio_data_out.DATAB
ssb_audio_data_in[3] => audio_data_out.DATAB
ssb_audio_data_in[4] => audio_data_out.DATAB
ssb_audio_data_in[5] => audio_data_out.DATAB
ssb_audio_data_in[6] => audio_data_out.DATAB
ssb_audio_data_in[7] => audio_data_out.DATAB
ssb_audio_data_in[8] => audio_data_out.DATAB
ssb_audio_data_in[9] => audio_data_out.DATAB
am_audio_data_in[0] => audio_data_out.DATAA
am_audio_data_in[1] => audio_data_out.DATAA
am_audio_data_in[2] => audio_data_out.DATAA
am_audio_data_in[3] => audio_data_out.DATAA
am_audio_data_in[4] => audio_data_out.DATAA
am_audio_data_in[5] => audio_data_out.DATAA
am_audio_data_in[6] => audio_data_out.DATAA
am_audio_data_in[7] => audio_data_out.DATAA
am_audio_data_in[8] => audio_data_out.DATAA
am_audio_data_in[9] => audio_data_out.DATAA
fm_audio_data_in[0] => audio_data_out.DATAB
fm_audio_data_in[1] => audio_data_out.DATAB
fm_audio_data_in[2] => audio_data_out.DATAB
fm_audio_data_in[3] => audio_data_out.DATAB
fm_audio_data_in[4] => audio_data_out.DATAB
fm_audio_data_in[5] => audio_data_out.DATAB
fm_audio_data_in[6] => audio_data_out.DATAB
fm_audio_data_in[7] => audio_data_out.DATAB
fm_audio_data_in[8] => audio_data_out.DATAB
fm_audio_data_in[9] => audio_data_out.DATAB
ssb_am => audio_data_out.OUTPUTSELECT
ssb_am => audio_data_out.OUTPUTSELECT
ssb_am => audio_data_out.OUTPUTSELECT
ssb_am => audio_data_out.OUTPUTSELECT
ssb_am => audio_data_out.OUTPUTSELECT
ssb_am => audio_data_out.OUTPUTSELECT
ssb_am => audio_data_out.OUTPUTSELECT
ssb_am => audio_data_out.OUTPUTSELECT
ssb_am => audio_data_out.OUTPUTSELECT
ssb_am => audio_data_out.OUTPUTSELECT
fm => audio_data_out.OUTPUTSELECT
fm => audio_data_out.OUTPUTSELECT
fm => audio_data_out.OUTPUTSELECT
fm => audio_data_out.OUTPUTSELECT
fm => audio_data_out.OUTPUTSELECT
fm => audio_data_out.OUTPUTSELECT
fm => audio_data_out.OUTPUTSELECT
fm => audio_data_out.OUTPUTSELECT
fm => audio_data_out.OUTPUTSELECT
fm => audio_data_out.OUTPUTSELECT
audio_data_out[0] <= audio_data_out.DB_MAX_OUTPUT_PORT_TYPE
audio_data_out[1] <= audio_data_out.DB_MAX_OUTPUT_PORT_TYPE
audio_data_out[2] <= audio_data_out.DB_MAX_OUTPUT_PORT_TYPE
audio_data_out[3] <= audio_data_out.DB_MAX_OUTPUT_PORT_TYPE
audio_data_out[4] <= audio_data_out.DB_MAX_OUTPUT_PORT_TYPE
audio_data_out[5] <= audio_data_out.DB_MAX_OUTPUT_PORT_TYPE
audio_data_out[6] <= audio_data_out.DB_MAX_OUTPUT_PORT_TYPE
audio_data_out[7] <= audio_data_out.DB_MAX_OUTPUT_PORT_TYPE
audio_data_out[8] <= audio_data_out.DB_MAX_OUTPUT_PORT_TYPE
audio_data_out[9] <= audio_data_out.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3
clk => altsqrt:ALTSQRT_component.clk
radical[0] => altsqrt:ALTSQRT_component.radical[0]
radical[1] => altsqrt:ALTSQRT_component.radical[1]
radical[2] => altsqrt:ALTSQRT_component.radical[2]
radical[3] => altsqrt:ALTSQRT_component.radical[3]
radical[4] => altsqrt:ALTSQRT_component.radical[4]
radical[5] => altsqrt:ALTSQRT_component.radical[5]
radical[6] => altsqrt:ALTSQRT_component.radical[6]
radical[7] => altsqrt:ALTSQRT_component.radical[7]
radical[8] => altsqrt:ALTSQRT_component.radical[8]
radical[9] => altsqrt:ALTSQRT_component.radical[9]
radical[10] => altsqrt:ALTSQRT_component.radical[10]
radical[11] => altsqrt:ALTSQRT_component.radical[11]
radical[12] => altsqrt:ALTSQRT_component.radical[12]
radical[13] => altsqrt:ALTSQRT_component.radical[13]
radical[14] => altsqrt:ALTSQRT_component.radical[14]
radical[15] => altsqrt:ALTSQRT_component.radical[15]
radical[16] => altsqrt:ALTSQRT_component.radical[16]
radical[17] => altsqrt:ALTSQRT_component.radical[17]
radical[18] => altsqrt:ALTSQRT_component.radical[18]
radical[19] => altsqrt:ALTSQRT_component.radical[19]
q[0] <= altsqrt:ALTSQRT_component.q[0]
q[1] <= altsqrt:ALTSQRT_component.q[1]
q[2] <= altsqrt:ALTSQRT_component.q[2]
q[3] <= altsqrt:ALTSQRT_component.q[3]
q[4] <= altsqrt:ALTSQRT_component.q[4]
q[5] <= altsqrt:ALTSQRT_component.q[5]
q[6] <= altsqrt:ALTSQRT_component.q[6]
q[7] <= altsqrt:ALTSQRT_component.q[7]
q[8] <= altsqrt:ALTSQRT_component.q[8]
q[9] <= altsqrt:ALTSQRT_component.q[9]
remainder[0] <= altsqrt:ALTSQRT_component.remainder[0]
remainder[1] <= altsqrt:ALTSQRT_component.remainder[1]
remainder[2] <= altsqrt:ALTSQRT_component.remainder[2]
remainder[3] <= altsqrt:ALTSQRT_component.remainder[3]
remainder[4] <= altsqrt:ALTSQRT_component.remainder[4]
remainder[5] <= altsqrt:ALTSQRT_component.remainder[5]
remainder[6] <= altsqrt:ALTSQRT_component.remainder[6]
remainder[7] <= altsqrt:ALTSQRT_component.remainder[7]
remainder[8] <= altsqrt:ALTSQRT_component.remainder[8]
remainder[9] <= altsqrt:ALTSQRT_component.remainder[9]
remainder[10] <= altsqrt:ALTSQRT_component.remainder[10]


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component
radical[0] => dffpipe:a_delay.d[0]
radical[1] => dffpipe:a_delay.d[1]
radical[2] => dffpipe:a_delay.d[2]
radical[3] => dffpipe:a_delay.d[3]
radical[4] => dffpipe:a_delay.d[4]
radical[5] => dffpipe:a_delay.d[5]
radical[6] => dffpipe:a_delay.d[6]
radical[7] => dffpipe:a_delay.d[7]
radical[8] => dffpipe:a_delay.d[8]
radical[9] => dffpipe:a_delay.d[9]
radical[10] => dffpipe:a_delay.d[10]
radical[11] => dffpipe:a_delay.d[11]
radical[12] => dffpipe:a_delay.d[12]
radical[13] => dffpipe:a_delay.d[13]
radical[14] => dffpipe:a_delay.d[14]
radical[15] => dffpipe:a_delay.d[15]
radical[16] => dffpipe:a_delay.d[16]
radical[17] => dffpipe:a_delay.d[17]
radical[18] => dffpipe:a_delay.d[18]
radical[19] => dffpipe:a_delay.d[19]
clk => dffpipe:b_dffe[9].clock
clk => dffpipe:b_dffe[8].clock
clk => dffpipe:b_dffe[7].clock
clk => dffpipe:b_dffe[6].clock
clk => dffpipe:b_dffe[5].clock
clk => dffpipe:b_dffe[4].clock
clk => dffpipe:b_dffe[3].clock
clk => dffpipe:b_dffe[2].clock
clk => dffpipe:b_dffe[1].clock
clk => dffpipe:b_dffe[0].clock
clk => dffpipe:r_dffe[9].clock
clk => dffpipe:r_dffe[8].clock
clk => dffpipe:r_dffe[7].clock
clk => dffpipe:r_dffe[6].clock
clk => dffpipe:r_dffe[5].clock
clk => dffpipe:r_dffe[4].clock
clk => dffpipe:r_dffe[3].clock
clk => dffpipe:r_dffe[2].clock
clk => dffpipe:r_dffe[1].clock
clk => dffpipe:r_dffe[0].clock
clk => dffpipe:a_delay.clock
clk => dffpipe:q_final_dff.clock
clk => dffpipe:r_final_dff.clock
ena => dffpipe:b_dffe[9].ena
ena => dffpipe:b_dffe[8].ena
ena => dffpipe:b_dffe[7].ena
ena => dffpipe:b_dffe[6].ena
ena => dffpipe:b_dffe[5].ena
ena => dffpipe:b_dffe[4].ena
ena => dffpipe:b_dffe[3].ena
ena => dffpipe:b_dffe[2].ena
ena => dffpipe:b_dffe[1].ena
ena => dffpipe:b_dffe[0].ena
ena => dffpipe:r_dffe[9].ena
ena => dffpipe:r_dffe[8].ena
ena => dffpipe:r_dffe[7].ena
ena => dffpipe:r_dffe[6].ena
ena => dffpipe:r_dffe[5].ena
ena => dffpipe:r_dffe[4].ena
ena => dffpipe:r_dffe[3].ena
ena => dffpipe:r_dffe[2].ena
ena => dffpipe:r_dffe[1].ena
ena => dffpipe:r_dffe[0].ena
ena => dffpipe:a_delay.ena
ena => dffpipe:q_final_dff.ena
ena => dffpipe:r_final_dff.ena
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
q[0] <= dffpipe:q_final_dff.q[0]
q[1] <= dffpipe:q_final_dff.q[1]
q[2] <= dffpipe:q_final_dff.q[2]
q[3] <= dffpipe:q_final_dff.q[3]
q[4] <= dffpipe:q_final_dff.q[4]
q[5] <= dffpipe:q_final_dff.q[5]
q[6] <= dffpipe:q_final_dff.q[6]
q[7] <= dffpipe:q_final_dff.q[7]
q[8] <= dffpipe:q_final_dff.q[8]
q[9] <= dffpipe:q_final_dff.q[9]
remainder[0] <= dffpipe:r_final_dff.q[0]
remainder[1] <= dffpipe:r_final_dff.q[1]
remainder[2] <= dffpipe:r_final_dff.q[2]
remainder[3] <= dffpipe:r_final_dff.q[3]
remainder[4] <= dffpipe:r_final_dff.q[4]
remainder[5] <= dffpipe:r_final_dff.q[5]
remainder[6] <= dffpipe:r_final_dff.q[6]
remainder[7] <= dffpipe:r_final_dff.q[7]
remainder[8] <= dffpipe:r_final_dff.q[8]
remainder[9] <= dffpipe:r_final_dff.q[9]
remainder[10] <= dffpipe:r_final_dff.q[10]


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]
dataa[0] => add_sub_pqc:auto_generated.dataa[0]
dataa[1] => add_sub_pqc:auto_generated.dataa[1]
dataa[2] => add_sub_pqc:auto_generated.dataa[2]
dataa[3] => add_sub_pqc:auto_generated.dataa[3]
dataa[4] => add_sub_pqc:auto_generated.dataa[4]
dataa[5] => add_sub_pqc:auto_generated.dataa[5]
dataa[6] => add_sub_pqc:auto_generated.dataa[6]
dataa[7] => add_sub_pqc:auto_generated.dataa[7]
dataa[8] => add_sub_pqc:auto_generated.dataa[8]
dataa[9] => add_sub_pqc:auto_generated.dataa[9]
dataa[10] => add_sub_pqc:auto_generated.dataa[10]
dataa[11] => add_sub_pqc:auto_generated.dataa[11]
datab[0] => add_sub_pqc:auto_generated.datab[0]
datab[1] => add_sub_pqc:auto_generated.datab[1]
datab[2] => add_sub_pqc:auto_generated.datab[2]
datab[3] => add_sub_pqc:auto_generated.datab[3]
datab[4] => add_sub_pqc:auto_generated.datab[4]
datab[5] => add_sub_pqc:auto_generated.datab[5]
datab[6] => add_sub_pqc:auto_generated.datab[6]
datab[7] => add_sub_pqc:auto_generated.datab[7]
datab[8] => add_sub_pqc:auto_generated.datab[8]
datab[9] => add_sub_pqc:auto_generated.datab[9]
datab[10] => add_sub_pqc:auto_generated.datab[10]
datab[11] => add_sub_pqc:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pqc:auto_generated.result[0]
result[1] <= add_sub_pqc:auto_generated.result[1]
result[2] <= add_sub_pqc:auto_generated.result[2]
result[3] <= add_sub_pqc:auto_generated.result[3]
result[4] <= add_sub_pqc:auto_generated.result[4]
result[5] <= add_sub_pqc:auto_generated.result[5]
result[6] <= add_sub_pqc:auto_generated.result[6]
result[7] <= add_sub_pqc:auto_generated.result[7]
result[8] <= add_sub_pqc:auto_generated.result[8]
result[9] <= add_sub_pqc:auto_generated.result[9]
result[10] <= add_sub_pqc:auto_generated.result[10]
result[11] <= add_sub_pqc:auto_generated.result[11]
cout <= add_sub_pqc:auto_generated.cout
overflow <= <GND>


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]
dataa[0] => add_sub_oqc:auto_generated.dataa[0]
dataa[1] => add_sub_oqc:auto_generated.dataa[1]
dataa[2] => add_sub_oqc:auto_generated.dataa[2]
dataa[3] => add_sub_oqc:auto_generated.dataa[3]
dataa[4] => add_sub_oqc:auto_generated.dataa[4]
dataa[5] => add_sub_oqc:auto_generated.dataa[5]
dataa[6] => add_sub_oqc:auto_generated.dataa[6]
dataa[7] => add_sub_oqc:auto_generated.dataa[7]
dataa[8] => add_sub_oqc:auto_generated.dataa[8]
dataa[9] => add_sub_oqc:auto_generated.dataa[9]
dataa[10] => add_sub_oqc:auto_generated.dataa[10]
datab[0] => add_sub_oqc:auto_generated.datab[0]
datab[1] => add_sub_oqc:auto_generated.datab[1]
datab[2] => add_sub_oqc:auto_generated.datab[2]
datab[3] => add_sub_oqc:auto_generated.datab[3]
datab[4] => add_sub_oqc:auto_generated.datab[4]
datab[5] => add_sub_oqc:auto_generated.datab[5]
datab[6] => add_sub_oqc:auto_generated.datab[6]
datab[7] => add_sub_oqc:auto_generated.datab[7]
datab[8] => add_sub_oqc:auto_generated.datab[8]
datab[9] => add_sub_oqc:auto_generated.datab[9]
datab[10] => add_sub_oqc:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oqc:auto_generated.result[0]
result[1] <= add_sub_oqc:auto_generated.result[1]
result[2] <= add_sub_oqc:auto_generated.result[2]
result[3] <= add_sub_oqc:auto_generated.result[3]
result[4] <= add_sub_oqc:auto_generated.result[4]
result[5] <= add_sub_oqc:auto_generated.result[5]
result[6] <= add_sub_oqc:auto_generated.result[6]
result[7] <= add_sub_oqc:auto_generated.result[7]
result[8] <= add_sub_oqc:auto_generated.result[8]
result[9] <= add_sub_oqc:auto_generated.result[9]
result[10] <= add_sub_oqc:auto_generated.result[10]
cout <= add_sub_oqc:auto_generated.cout
overflow <= <GND>


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]
dataa[0] => add_sub_nqc:auto_generated.dataa[0]
dataa[1] => add_sub_nqc:auto_generated.dataa[1]
dataa[2] => add_sub_nqc:auto_generated.dataa[2]
dataa[3] => add_sub_nqc:auto_generated.dataa[3]
dataa[4] => add_sub_nqc:auto_generated.dataa[4]
dataa[5] => add_sub_nqc:auto_generated.dataa[5]
dataa[6] => add_sub_nqc:auto_generated.dataa[6]
dataa[7] => add_sub_nqc:auto_generated.dataa[7]
dataa[8] => add_sub_nqc:auto_generated.dataa[8]
dataa[9] => add_sub_nqc:auto_generated.dataa[9]
datab[0] => add_sub_nqc:auto_generated.datab[0]
datab[1] => add_sub_nqc:auto_generated.datab[1]
datab[2] => add_sub_nqc:auto_generated.datab[2]
datab[3] => add_sub_nqc:auto_generated.datab[3]
datab[4] => add_sub_nqc:auto_generated.datab[4]
datab[5] => add_sub_nqc:auto_generated.datab[5]
datab[6] => add_sub_nqc:auto_generated.datab[6]
datab[7] => add_sub_nqc:auto_generated.datab[7]
datab[8] => add_sub_nqc:auto_generated.datab[8]
datab[9] => add_sub_nqc:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqc:auto_generated.result[0]
result[1] <= add_sub_nqc:auto_generated.result[1]
result[2] <= add_sub_nqc:auto_generated.result[2]
result[3] <= add_sub_nqc:auto_generated.result[3]
result[4] <= add_sub_nqc:auto_generated.result[4]
result[5] <= add_sub_nqc:auto_generated.result[5]
result[6] <= add_sub_nqc:auto_generated.result[6]
result[7] <= add_sub_nqc:auto_generated.result[7]
result[8] <= add_sub_nqc:auto_generated.result[8]
result[9] <= add_sub_nqc:auto_generated.result[9]
cout <= add_sub_nqc:auto_generated.cout
overflow <= <GND>


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]
dataa[0] => add_sub_fpc:auto_generated.dataa[0]
dataa[1] => add_sub_fpc:auto_generated.dataa[1]
dataa[2] => add_sub_fpc:auto_generated.dataa[2]
dataa[3] => add_sub_fpc:auto_generated.dataa[3]
dataa[4] => add_sub_fpc:auto_generated.dataa[4]
dataa[5] => add_sub_fpc:auto_generated.dataa[5]
dataa[6] => add_sub_fpc:auto_generated.dataa[6]
dataa[7] => add_sub_fpc:auto_generated.dataa[7]
dataa[8] => add_sub_fpc:auto_generated.dataa[8]
datab[0] => add_sub_fpc:auto_generated.datab[0]
datab[1] => add_sub_fpc:auto_generated.datab[1]
datab[2] => add_sub_fpc:auto_generated.datab[2]
datab[3] => add_sub_fpc:auto_generated.datab[3]
datab[4] => add_sub_fpc:auto_generated.datab[4]
datab[5] => add_sub_fpc:auto_generated.datab[5]
datab[6] => add_sub_fpc:auto_generated.datab[6]
datab[7] => add_sub_fpc:auto_generated.datab[7]
datab[8] => add_sub_fpc:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fpc:auto_generated.result[0]
result[1] <= add_sub_fpc:auto_generated.result[1]
result[2] <= add_sub_fpc:auto_generated.result[2]
result[3] <= add_sub_fpc:auto_generated.result[3]
result[4] <= add_sub_fpc:auto_generated.result[4]
result[5] <= add_sub_fpc:auto_generated.result[5]
result[6] <= add_sub_fpc:auto_generated.result[6]
result[7] <= add_sub_fpc:auto_generated.result[7]
result[8] <= add_sub_fpc:auto_generated.result[8]
cout <= add_sub_fpc:auto_generated.cout
overflow <= <GND>


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]
dataa[0] => add_sub_epc:auto_generated.dataa[0]
dataa[1] => add_sub_epc:auto_generated.dataa[1]
dataa[2] => add_sub_epc:auto_generated.dataa[2]
dataa[3] => add_sub_epc:auto_generated.dataa[3]
dataa[4] => add_sub_epc:auto_generated.dataa[4]
dataa[5] => add_sub_epc:auto_generated.dataa[5]
dataa[6] => add_sub_epc:auto_generated.dataa[6]
dataa[7] => add_sub_epc:auto_generated.dataa[7]
datab[0] => add_sub_epc:auto_generated.datab[0]
datab[1] => add_sub_epc:auto_generated.datab[1]
datab[2] => add_sub_epc:auto_generated.datab[2]
datab[3] => add_sub_epc:auto_generated.datab[3]
datab[4] => add_sub_epc:auto_generated.datab[4]
datab[5] => add_sub_epc:auto_generated.datab[5]
datab[6] => add_sub_epc:auto_generated.datab[6]
datab[7] => add_sub_epc:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_epc:auto_generated.result[0]
result[1] <= add_sub_epc:auto_generated.result[1]
result[2] <= add_sub_epc:auto_generated.result[2]
result[3] <= add_sub_epc:auto_generated.result[3]
result[4] <= add_sub_epc:auto_generated.result[4]
result[5] <= add_sub_epc:auto_generated.result[5]
result[6] <= add_sub_epc:auto_generated.result[6]
result[7] <= add_sub_epc:auto_generated.result[7]
cout <= add_sub_epc:auto_generated.cout
overflow <= <GND>


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]
dataa[0] => add_sub_dpc:auto_generated.dataa[0]
dataa[1] => add_sub_dpc:auto_generated.dataa[1]
dataa[2] => add_sub_dpc:auto_generated.dataa[2]
dataa[3] => add_sub_dpc:auto_generated.dataa[3]
dataa[4] => add_sub_dpc:auto_generated.dataa[4]
dataa[5] => add_sub_dpc:auto_generated.dataa[5]
dataa[6] => add_sub_dpc:auto_generated.dataa[6]
datab[0] => add_sub_dpc:auto_generated.datab[0]
datab[1] => add_sub_dpc:auto_generated.datab[1]
datab[2] => add_sub_dpc:auto_generated.datab[2]
datab[3] => add_sub_dpc:auto_generated.datab[3]
datab[4] => add_sub_dpc:auto_generated.datab[4]
datab[5] => add_sub_dpc:auto_generated.datab[5]
datab[6] => add_sub_dpc:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dpc:auto_generated.result[0]
result[1] <= add_sub_dpc:auto_generated.result[1]
result[2] <= add_sub_dpc:auto_generated.result[2]
result[3] <= add_sub_dpc:auto_generated.result[3]
result[4] <= add_sub_dpc:auto_generated.result[4]
result[5] <= add_sub_dpc:auto_generated.result[5]
result[6] <= add_sub_dpc:auto_generated.result[6]
cout <= add_sub_dpc:auto_generated.cout
overflow <= <GND>


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]
dataa[0] => add_sub_cpc:auto_generated.dataa[0]
dataa[1] => add_sub_cpc:auto_generated.dataa[1]
dataa[2] => add_sub_cpc:auto_generated.dataa[2]
dataa[3] => add_sub_cpc:auto_generated.dataa[3]
dataa[4] => add_sub_cpc:auto_generated.dataa[4]
dataa[5] => add_sub_cpc:auto_generated.dataa[5]
datab[0] => add_sub_cpc:auto_generated.datab[0]
datab[1] => add_sub_cpc:auto_generated.datab[1]
datab[2] => add_sub_cpc:auto_generated.datab[2]
datab[3] => add_sub_cpc:auto_generated.datab[3]
datab[4] => add_sub_cpc:auto_generated.datab[4]
datab[5] => add_sub_cpc:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cpc:auto_generated.result[0]
result[1] <= add_sub_cpc:auto_generated.result[1]
result[2] <= add_sub_cpc:auto_generated.result[2]
result[3] <= add_sub_cpc:auto_generated.result[3]
result[4] <= add_sub_cpc:auto_generated.result[4]
result[5] <= add_sub_cpc:auto_generated.result[5]
cout <= add_sub_cpc:auto_generated.cout
overflow <= <GND>


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN13
dataa[1] => op_1.IN11
dataa[2] => op_1.IN9
dataa[3] => op_1.IN7
dataa[4] => op_1.IN5
dataa[5] => op_1.IN3
datab[0] => op_1.IN14
datab[1] => op_1.IN12
datab[2] => op_1.IN10
datab[3] => op_1.IN8
datab[4] => op_1.IN6
datab[5] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]
dataa[0] => add_sub_bpc:auto_generated.dataa[0]
dataa[1] => add_sub_bpc:auto_generated.dataa[1]
dataa[2] => add_sub_bpc:auto_generated.dataa[2]
dataa[3] => add_sub_bpc:auto_generated.dataa[3]
dataa[4] => add_sub_bpc:auto_generated.dataa[4]
datab[0] => add_sub_bpc:auto_generated.datab[0]
datab[1] => add_sub_bpc:auto_generated.datab[1]
datab[2] => add_sub_bpc:auto_generated.datab[2]
datab[3] => add_sub_bpc:auto_generated.datab[3]
datab[4] => add_sub_bpc:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bpc:auto_generated.result[0]
result[1] <= add_sub_bpc:auto_generated.result[1]
result[2] <= add_sub_bpc:auto_generated.result[2]
result[3] <= add_sub_bpc:auto_generated.result[3]
result[4] <= add_sub_bpc:auto_generated.result[4]
cout <= add_sub_bpc:auto_generated.cout
overflow <= <GND>


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]
dataa[0] => add_sub_apc:auto_generated.dataa[0]
dataa[1] => add_sub_apc:auto_generated.dataa[1]
dataa[2] => add_sub_apc:auto_generated.dataa[2]
dataa[3] => add_sub_apc:auto_generated.dataa[3]
datab[0] => add_sub_apc:auto_generated.datab[0]
datab[1] => add_sub_apc:auto_generated.datab[1]
datab[2] => add_sub_apc:auto_generated.datab[2]
datab[3] => add_sub_apc:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_apc:auto_generated.result[0]
result[1] <= add_sub_apc:auto_generated.result[1]
result[2] <= add_sub_apc:auto_generated.result[2]
result[3] <= add_sub_apc:auto_generated.result[3]
cout <= add_sub_apc:auto_generated.cout
overflow <= <GND>


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]
dataa[0] => add_sub_8pc:auto_generated.dataa[0]
dataa[1] => add_sub_8pc:auto_generated.dataa[1]
datab[0] => add_sub_8pc:auto_generated.datab[0]
datab[1] => add_sub_8pc:auto_generated.datab[1]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8pc:auto_generated.result[0]
result[1] <= add_sub_8pc:auto_generated.result[1]
cout <= add_sub_8pc:auto_generated.cout
overflow <= <GND>


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:a_delay
clock => sr[1][19].CLK
clock => sr[1][18].CLK
clock => sr[1][17].CLK
clock => sr[1][16].CLK
clock => sr[1][15].CLK
clock => sr[1][14].CLK
clock => sr[1][13].CLK
clock => sr[1][12].CLK
clock => sr[1][11].CLK
clock => sr[1][10].CLK
clock => sr[1][9].CLK
clock => sr[1][8].CLK
clock => sr[1][7].CLK
clock => sr[1][6].CLK
clock => sr[1][5].CLK
clock => sr[1][4].CLK
clock => sr[1][3].CLK
clock => sr[1][2].CLK
clock => sr[1][1].CLK
clock => sr[1][0].CLK
clock => sr[0][19].CLK
clock => sr[0][18].CLK
clock => sr[0][17].CLK
clock => sr[0][16].CLK
clock => sr[0][15].CLK
clock => sr[0][14].CLK
clock => sr[0][13].CLK
clock => sr[0][12].CLK
clock => sr[0][11].CLK
clock => sr[0][10].CLK
clock => sr[0][9].CLK
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
d[9] => pq[0][9].DATAIN
d[9] => sr[0][9].IN0
d[10] => pq[0][10].DATAIN
d[10] => sr[0][10].IN0
d[11] => pq[0][11].DATAIN
d[11] => sr[0][11].IN0
d[12] => pq[0][12].DATAIN
d[12] => sr[0][12].IN0
d[13] => pq[0][13].DATAIN
d[13] => sr[0][13].IN0
d[14] => pq[0][14].DATAIN
d[14] => sr[0][14].IN0
d[15] => pq[0][15].DATAIN
d[15] => sr[0][15].IN0
d[16] => pq[0][16].DATAIN
d[16] => sr[0][16].IN0
d[17] => pq[0][17].DATAIN
d[17] => sr[0][17].IN0
d[18] => pq[0][18].DATAIN
d[18] => sr[0][18].IN0
d[19] => pq[0][19].DATAIN
d[19] => sr[0][19].IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
pq[0][18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
pq[0][19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][9] <= sr[0][9].DB_MAX_OUTPUT_PORT_TYPE
pq[1][10] <= sr[0][10].DB_MAX_OUTPUT_PORT_TYPE
pq[1][11] <= sr[0][11].DB_MAX_OUTPUT_PORT_TYPE
pq[1][12] <= sr[0][12].DB_MAX_OUTPUT_PORT_TYPE
pq[1][13] <= sr[0][13].DB_MAX_OUTPUT_PORT_TYPE
pq[1][14] <= sr[0][14].DB_MAX_OUTPUT_PORT_TYPE
pq[1][15] <= sr[0][15].DB_MAX_OUTPUT_PORT_TYPE
pq[1][16] <= sr[0][16].DB_MAX_OUTPUT_PORT_TYPE
pq[1][17] <= sr[0][17].DB_MAX_OUTPUT_PORT_TYPE
pq[1][18] <= sr[0][18].DB_MAX_OUTPUT_PORT_TYPE
pq[1][19] <= sr[0][19].DB_MAX_OUTPUT_PORT_TYPE
pq[2][0] <= sr[1][0].DB_MAX_OUTPUT_PORT_TYPE
pq[2][1] <= sr[1][1].DB_MAX_OUTPUT_PORT_TYPE
pq[2][2] <= sr[1][2].DB_MAX_OUTPUT_PORT_TYPE
pq[2][3] <= sr[1][3].DB_MAX_OUTPUT_PORT_TYPE
pq[2][4] <= sr[1][4].DB_MAX_OUTPUT_PORT_TYPE
pq[2][5] <= sr[1][5].DB_MAX_OUTPUT_PORT_TYPE
pq[2][6] <= sr[1][6].DB_MAX_OUTPUT_PORT_TYPE
pq[2][7] <= sr[1][7].DB_MAX_OUTPUT_PORT_TYPE
pq[2][8] <= sr[1][8].DB_MAX_OUTPUT_PORT_TYPE
pq[2][9] <= sr[1][9].DB_MAX_OUTPUT_PORT_TYPE
pq[2][10] <= sr[1][10].DB_MAX_OUTPUT_PORT_TYPE
pq[2][11] <= sr[1][11].DB_MAX_OUTPUT_PORT_TYPE
pq[2][12] <= sr[1][12].DB_MAX_OUTPUT_PORT_TYPE
pq[2][13] <= sr[1][13].DB_MAX_OUTPUT_PORT_TYPE
pq[2][14] <= sr[1][14].DB_MAX_OUTPUT_PORT_TYPE
pq[2][15] <= sr[1][15].DB_MAX_OUTPUT_PORT_TYPE
pq[2][16] <= sr[1][16].DB_MAX_OUTPUT_PORT_TYPE
pq[2][17] <= sr[1][17].DB_MAX_OUTPUT_PORT_TYPE
pq[2][18] <= sr[1][18].DB_MAX_OUTPUT_PORT_TYPE
pq[2][19] <= sr[1][19].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[1][19].ENA
ena => sr[1][18].ENA
ena => sr[1][17].ENA
ena => sr[1][16].ENA
ena => sr[1][15].ENA
ena => sr[1][14].ENA
ena => sr[1][13].ENA
ena => sr[1][12].ENA
ena => sr[1][11].ENA
ena => sr[1][10].ENA
ena => sr[1][9].ENA
ena => sr[1][8].ENA
ena => sr[1][7].ENA
ena => sr[1][6].ENA
ena => sr[1][5].ENA
ena => sr[1][4].ENA
ena => sr[1][3].ENA
ena => sr[1][2].ENA
ena => sr[1][1].ENA
ena => sr[1][0].ENA
ena => sr[0][19].ENA
ena => sr[0][18].ENA
ena => sr[0][17].ENA
ena => sr[0][16].ENA
ena => sr[0][15].ENA
ena => sr[0][14].ENA
ena => sr[0][13].ENA
ena => sr[0][12].ENA
ena => sr[0][11].ENA
ena => sr[0][10].ENA
ena => sr[0][9].ENA
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
sclr => _.IN0
clrn => sr[1][19].ACLR
clrn => sr[1][18].ACLR
clrn => sr[1][17].ACLR
clrn => sr[1][16].ACLR
clrn => sr[1][15].ACLR
clrn => sr[1][14].ACLR
clrn => sr[1][13].ACLR
clrn => sr[1][12].ACLR
clrn => sr[1][11].ACLR
clrn => sr[1][10].ACLR
clrn => sr[1][9].ACLR
clrn => sr[1][8].ACLR
clrn => sr[1][7].ACLR
clrn => sr[1][6].ACLR
clrn => sr[1][5].ACLR
clrn => sr[1][4].ACLR
clrn => sr[1][3].ACLR
clrn => sr[1][2].ACLR
clrn => sr[1][1].ACLR
clrn => sr[1][0].ACLR
clrn => sr[0][19].ACLR
clrn => sr[0][18].ACLR
clrn => sr[0][17].ACLR
clrn => sr[0][16].ACLR
clrn => sr[0][15].ACLR
clrn => sr[0][14].ACLR
clrn => sr[0][13].ACLR
clrn => sr[0][12].ACLR
clrn => sr[0][11].ACLR
clrn => sr[0][10].ACLR
clrn => sr[0][9].ACLR
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[1][19].PRESET
prn => sr[1][18].PRESET
prn => sr[1][17].PRESET
prn => sr[1][16].PRESET
prn => sr[1][15].PRESET
prn => sr[1][14].PRESET
prn => sr[1][13].PRESET
prn => sr[1][12].PRESET
prn => sr[1][11].PRESET
prn => sr[1][10].PRESET
prn => sr[1][9].PRESET
prn => sr[1][8].PRESET
prn => sr[1][7].PRESET
prn => sr[1][6].PRESET
prn => sr[1][5].PRESET
prn => sr[1][4].PRESET
prn => sr[1][3].PRESET
prn => sr[1][2].PRESET
prn => sr[1][1].PRESET
prn => sr[1][0].PRESET
prn => sr[0][19].PRESET
prn => sr[0][18].PRESET
prn => sr[0][17].PRESET
prn => sr[0][16].PRESET
prn => sr[0][15].PRESET
prn => sr[0][14].PRESET
prn => sr[0][13].PRESET
prn => sr[0][12].PRESET
prn => sr[0][11].PRESET
prn => sr[0][10].PRESET
prn => sr[0][9].PRESET
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|amsqrt:inst3|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|trx|moddemod:inst10|weaver_mixsum:inst1
I_data_RX_in[0] => I_data.DATAB
I_data_RX_in[1] => I_data.DATAB
I_data_RX_in[2] => I_data.DATAB
I_data_RX_in[3] => I_data.DATAB
I_data_RX_in[4] => I_data.DATAB
I_data_RX_in[5] => I_data.DATAB
I_data_RX_in[6] => I_data.DATAB
I_data_RX_in[7] => I_data.DATAB
I_data_RX_in[8] => I_data.DATAB
I_data_RX_in[9] => I_data.DATAB
Q_data_RX_in[0] => Q_data.DATAB
Q_data_RX_in[1] => Q_data.DATAB
Q_data_RX_in[2] => Q_data.DATAB
Q_data_RX_in[3] => Q_data.DATAB
Q_data_RX_in[4] => Q_data.DATAB
Q_data_RX_in[5] => Q_data.DATAB
Q_data_RX_in[6] => Q_data.DATAB
Q_data_RX_in[7] => Q_data.DATAB
Q_data_RX_in[8] => Q_data.DATAB
Q_data_RX_in[9] => Q_data.DATAB
I_LO_in[0] => Mult0.IN9
I_LO_in[1] => Mult0.IN8
I_LO_in[2] => Mult0.IN7
I_LO_in[3] => Mult0.IN6
I_LO_in[4] => Mult0.IN5
I_LO_in[5] => Mult0.IN4
I_LO_in[6] => Mult0.IN3
I_LO_in[7] => Mult0.IN2
I_LO_in[8] => Mult0.IN1
I_LO_in[9] => Mult0.IN0
Q_LO_in[0] => Mult1.IN9
Q_LO_in[1] => Mult1.IN8
Q_LO_in[2] => Mult1.IN7
Q_LO_in[3] => Mult1.IN6
Q_LO_in[4] => Mult1.IN5
Q_LO_in[5] => Mult1.IN4
Q_LO_in[6] => Mult1.IN3
Q_LO_in[7] => Mult1.IN2
Q_LO_in[8] => Mult1.IN1
Q_LO_in[9] => Mult1.IN0
clk_in => Q_data_TX_out[0]~reg0.CLK
clk_in => Q_data_TX_out[1]~reg0.CLK
clk_in => Q_data_TX_out[2]~reg0.CLK
clk_in => Q_data_TX_out[3]~reg0.CLK
clk_in => Q_data_TX_out[4]~reg0.CLK
clk_in => Q_data_TX_out[5]~reg0.CLK
clk_in => Q_data_TX_out[6]~reg0.CLK
clk_in => Q_data_TX_out[7]~reg0.CLK
clk_in => Q_data_TX_out[8]~reg0.CLK
clk_in => Q_data_TX_out[9]~reg0.CLK
clk_in => Q_data_TX_out[10]~reg0.CLK
clk_in => Q_data_TX_out[11]~reg0.CLK
clk_in => Q_data_TX_out[12]~reg0.CLK
clk_in => Q_data_TX_out[13]~reg0.CLK
clk_in => I_data_TX_out[0]~reg0.CLK
clk_in => I_data_TX_out[1]~reg0.CLK
clk_in => I_data_TX_out[2]~reg0.CLK
clk_in => I_data_TX_out[3]~reg0.CLK
clk_in => I_data_TX_out[4]~reg0.CLK
clk_in => I_data_TX_out[5]~reg0.CLK
clk_in => I_data_TX_out[6]~reg0.CLK
clk_in => I_data_TX_out[7]~reg0.CLK
clk_in => I_data_TX_out[8]~reg0.CLK
clk_in => I_data_TX_out[9]~reg0.CLK
clk_in => I_data_TX_out[10]~reg0.CLK
clk_in => I_data_TX_out[11]~reg0.CLK
clk_in => I_data_TX_out[12]~reg0.CLK
clk_in => I_data_TX_out[13]~reg0.CLK
clk_in => am_squared_data_out[0]~reg0.CLK
clk_in => am_squared_data_out[1]~reg0.CLK
clk_in => am_squared_data_out[2]~reg0.CLK
clk_in => am_squared_data_out[3]~reg0.CLK
clk_in => am_squared_data_out[4]~reg0.CLK
clk_in => am_squared_data_out[5]~reg0.CLK
clk_in => am_squared_data_out[6]~reg0.CLK
clk_in => am_squared_data_out[7]~reg0.CLK
clk_in => am_squared_data_out[8]~reg0.CLK
clk_in => am_squared_data_out[9]~reg0.CLK
clk_in => am_squared_data_out[10]~reg0.CLK
clk_in => am_squared_data_out[11]~reg0.CLK
clk_in => am_squared_data_out[12]~reg0.CLK
clk_in => am_squared_data_out[13]~reg0.CLK
clk_in => am_squared_data_out[14]~reg0.CLK
clk_in => am_squared_data_out[15]~reg0.CLK
clk_in => am_squared_data_out[16]~reg0.CLK
clk_in => am_squared_data_out[17]~reg0.CLK
clk_in => am_squared_data_out[18]~reg0.CLK
clk_in => am_squared_data_out[19]~reg0.CLK
clk_in => ssb_demod_data_out[0]~reg0.CLK
clk_in => ssb_demod_data_out[1]~reg0.CLK
clk_in => ssb_demod_data_out[2]~reg0.CLK
clk_in => ssb_demod_data_out[3]~reg0.CLK
clk_in => ssb_demod_data_out[4]~reg0.CLK
clk_in => ssb_demod_data_out[5]~reg0.CLK
clk_in => ssb_demod_data_out[6]~reg0.CLK
clk_in => ssb_demod_data_out[7]~reg0.CLK
clk_in => ssb_demod_data_out[8]~reg0.CLK
clk_in => ssb_demod_data_out[9]~reg0.CLK
clk_in => mixsum_sig[0].CLK
clk_in => mixsum_sig[1].CLK
clk_in => mixsum_sig[2].CLK
clk_in => mixsum_sig[3].CLK
clk_in => mixsum_sig[4].CLK
clk_in => mixsum_sig[5].CLK
clk_in => mixsum_sig[6].CLK
clk_in => mixsum_sig[7].CLK
clk_in => mixsum_sig[8].CLK
clk_in => mixsum_sig[9].CLK
clk_in => mixsum_sig[10].CLK
clk_in => mixsum_sig[11].CLK
clk_in => mixsum_sig[12].CLK
clk_in => mixsum_sig[13].CLK
clk_in => mixsum_sig[14].CLK
clk_in => mixsum_sig[15].CLK
clk_in => mixsum_sig[16].CLK
clk_in => mixsum_sig[17].CLK
clk_in => mixsum_sig[18].CLK
clk_in => mixsum_sig[19].CLK
clk_in => mixsum_sig[20].CLK
clk_in => Q_prod[0].CLK
clk_in => Q_prod[1].CLK
clk_in => Q_prod[2].CLK
clk_in => Q_prod[3].CLK
clk_in => Q_prod[4].CLK
clk_in => Q_prod[5].CLK
clk_in => Q_prod[6].CLK
clk_in => Q_prod[7].CLK
clk_in => Q_prod[8].CLK
clk_in => Q_prod[9].CLK
clk_in => Q_prod[10].CLK
clk_in => Q_prod[11].CLK
clk_in => Q_prod[12].CLK
clk_in => Q_prod[13].CLK
clk_in => Q_prod[14].CLK
clk_in => Q_prod[15].CLK
clk_in => Q_prod[16].CLK
clk_in => Q_prod[17].CLK
clk_in => Q_prod[18].CLK
clk_in => Q_prod[19].CLK
clk_in => I_prod[0].CLK
clk_in => I_prod[1].CLK
clk_in => I_prod[2].CLK
clk_in => I_prod[3].CLK
clk_in => I_prod[4].CLK
clk_in => I_prod[5].CLK
clk_in => I_prod[6].CLK
clk_in => I_prod[7].CLK
clk_in => I_prod[8].CLK
clk_in => I_prod[9].CLK
clk_in => I_prod[10].CLK
clk_in => I_prod[11].CLK
clk_in => I_prod[12].CLK
clk_in => I_prod[13].CLK
clk_in => I_prod[14].CLK
clk_in => I_prod[15].CLK
clk_in => I_prod[16].CLK
clk_in => I_prod[17].CLK
clk_in => I_prod[18].CLK
clk_in => I_prod[19].CLK
clk_in => Q_data[0].CLK
clk_in => Q_data[1].CLK
clk_in => Q_data[2].CLK
clk_in => Q_data[3].CLK
clk_in => Q_data[4].CLK
clk_in => Q_data[5].CLK
clk_in => Q_data[6].CLK
clk_in => Q_data[7].CLK
clk_in => Q_data[8].CLK
clk_in => Q_data[9].CLK
clk_in => I_data[0].CLK
clk_in => I_data[1].CLK
clk_in => I_data[2].CLK
clk_in => I_data[3].CLK
clk_in => I_data[4].CLK
clk_in => I_data[5].CLK
clk_in => I_data[6].CLK
clk_in => I_data[7].CLK
clk_in => I_data[8].CLK
clk_in => I_data[9].CLK
usb_lsb => p0.IN0
usb_lsb => p0.IN0
tx => I_data.OUTPUTSELECT
tx => I_data.OUTPUTSELECT
tx => I_data.OUTPUTSELECT
tx => I_data.OUTPUTSELECT
tx => I_data.OUTPUTSELECT
tx => I_data.OUTPUTSELECT
tx => I_data.OUTPUTSELECT
tx => I_data.OUTPUTSELECT
tx => I_data.OUTPUTSELECT
tx => I_data.OUTPUTSELECT
tx => Q_data.OUTPUTSELECT
tx => Q_data.OUTPUTSELECT
tx => Q_data.OUTPUTSELECT
tx => Q_data.OUTPUTSELECT
tx => Q_data.OUTPUTSELECT
tx => Q_data.OUTPUTSELECT
tx => Q_data.OUTPUTSELECT
tx => Q_data.OUTPUTSELECT
tx => Q_data.OUTPUTSELECT
tx => Q_data.OUTPUTSELECT
tx => Q_data_TX_out[1]~reg0.ENA
tx => Q_data_TX_out[0]~reg0.ENA
tx => Q_data_TX_out[2]~reg0.ENA
tx => Q_data_TX_out[3]~reg0.ENA
tx => Q_data_TX_out[4]~reg0.ENA
tx => Q_data_TX_out[5]~reg0.ENA
tx => Q_data_TX_out[6]~reg0.ENA
tx => Q_data_TX_out[7]~reg0.ENA
tx => Q_data_TX_out[8]~reg0.ENA
tx => Q_data_TX_out[9]~reg0.ENA
tx => Q_data_TX_out[10]~reg0.ENA
tx => Q_data_TX_out[11]~reg0.ENA
tx => Q_data_TX_out[12]~reg0.ENA
tx => Q_data_TX_out[13]~reg0.ENA
tx => I_data_TX_out[0]~reg0.ENA
tx => I_data_TX_out[1]~reg0.ENA
tx => I_data_TX_out[2]~reg0.ENA
tx => I_data_TX_out[3]~reg0.ENA
tx => I_data_TX_out[4]~reg0.ENA
tx => I_data_TX_out[5]~reg0.ENA
tx => I_data_TX_out[6]~reg0.ENA
tx => I_data_TX_out[7]~reg0.ENA
tx => I_data_TX_out[8]~reg0.ENA
tx => I_data_TX_out[9]~reg0.ENA
tx => I_data_TX_out[10]~reg0.ENA
tx => I_data_TX_out[11]~reg0.ENA
tx => I_data_TX_out[12]~reg0.ENA
tx => I_data_TX_out[13]~reg0.ENA
tx => am_squared_data_out[0]~reg0.ENA
tx => am_squared_data_out[1]~reg0.ENA
tx => am_squared_data_out[2]~reg0.ENA
tx => am_squared_data_out[3]~reg0.ENA
tx => am_squared_data_out[4]~reg0.ENA
tx => am_squared_data_out[5]~reg0.ENA
tx => am_squared_data_out[6]~reg0.ENA
tx => am_squared_data_out[7]~reg0.ENA
tx => am_squared_data_out[8]~reg0.ENA
tx => am_squared_data_out[9]~reg0.ENA
tx => am_squared_data_out[10]~reg0.ENA
tx => am_squared_data_out[11]~reg0.ENA
tx => am_squared_data_out[12]~reg0.ENA
tx => am_squared_data_out[13]~reg0.ENA
tx => am_squared_data_out[14]~reg0.ENA
tx => am_squared_data_out[15]~reg0.ENA
tx => am_squared_data_out[16]~reg0.ENA
tx => am_squared_data_out[17]~reg0.ENA
tx => am_squared_data_out[18]~reg0.ENA
tx => am_squared_data_out[19]~reg0.ENA
tx => ssb_demod_data_out[0]~reg0.ENA
tx => ssb_demod_data_out[1]~reg0.ENA
tx => ssb_demod_data_out[2]~reg0.ENA
tx => ssb_demod_data_out[3]~reg0.ENA
tx => ssb_demod_data_out[4]~reg0.ENA
tx => ssb_demod_data_out[5]~reg0.ENA
tx => ssb_demod_data_out[6]~reg0.ENA
tx => ssb_demod_data_out[7]~reg0.ENA
tx => ssb_demod_data_out[8]~reg0.ENA
tx => ssb_demod_data_out[9]~reg0.ENA
tx => mixsum_sig[0].ENA
tx => mixsum_sig[1].ENA
tx => mixsum_sig[2].ENA
tx => mixsum_sig[3].ENA
tx => mixsum_sig[4].ENA
tx => mixsum_sig[5].ENA
tx => mixsum_sig[6].ENA
tx => mixsum_sig[7].ENA
tx => mixsum_sig[8].ENA
tx => mixsum_sig[9].ENA
tx => mixsum_sig[10].ENA
tx => mixsum_sig[11].ENA
tx => mixsum_sig[12].ENA
tx => mixsum_sig[13].ENA
tx => mixsum_sig[14].ENA
tx => mixsum_sig[15].ENA
tx => mixsum_sig[16].ENA
tx => mixsum_sig[17].ENA
tx => mixsum_sig[18].ENA
tx => mixsum_sig[19].ENA
tx => mixsum_sig[20].ENA
mod_data_in[0] => I_data.DATAA
mod_data_in[0] => Q_data.DATAA
mod_data_in[1] => I_data.DATAA
mod_data_in[1] => Q_data.DATAA
mod_data_in[2] => I_data.DATAA
mod_data_in[2] => Q_data.DATAA
mod_data_in[3] => I_data.DATAA
mod_data_in[3] => Q_data.DATAA
mod_data_in[4] => I_data.DATAA
mod_data_in[4] => Q_data.DATAA
mod_data_in[5] => I_data.DATAA
mod_data_in[5] => Q_data.DATAA
mod_data_in[6] => I_data.DATAA
mod_data_in[6] => Q_data.DATAA
mod_data_in[7] => I_data.DATAA
mod_data_in[7] => Q_data.DATAA
mod_data_in[8] => I_data.DATAA
mod_data_in[8] => Q_data.DATAA
mod_data_in[9] => I_data.DATAA
mod_data_in[9] => Q_data.DATAA
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => I_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => Q_prod.OUTPUTSELECT
ssb_am => p0.IN1
ssb_am => p0.IN1
ssb_am => p0.IN1
ssb_demod_data_out[0] <= ssb_demod_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssb_demod_data_out[1] <= ssb_demod_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssb_demod_data_out[2] <= ssb_demod_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssb_demod_data_out[3] <= ssb_demod_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssb_demod_data_out[4] <= ssb_demod_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssb_demod_data_out[5] <= ssb_demod_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssb_demod_data_out[6] <= ssb_demod_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssb_demod_data_out[7] <= ssb_demod_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssb_demod_data_out[8] <= ssb_demod_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ssb_demod_data_out[9] <= ssb_demod_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[0] <= am_squared_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[1] <= am_squared_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[2] <= am_squared_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[3] <= am_squared_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[4] <= am_squared_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[5] <= am_squared_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[6] <= am_squared_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[7] <= am_squared_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[8] <= am_squared_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[9] <= am_squared_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[10] <= am_squared_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[11] <= am_squared_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[12] <= am_squared_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[13] <= am_squared_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[14] <= am_squared_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[15] <= am_squared_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[16] <= am_squared_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[17] <= am_squared_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[18] <= am_squared_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am_squared_data_out[19] <= am_squared_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[0] <= I_data_TX_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[1] <= I_data_TX_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[2] <= I_data_TX_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[3] <= I_data_TX_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[4] <= I_data_TX_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[5] <= I_data_TX_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[6] <= I_data_TX_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[7] <= I_data_TX_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[8] <= I_data_TX_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[9] <= I_data_TX_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[10] <= I_data_TX_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[11] <= I_data_TX_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[12] <= I_data_TX_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_data_TX_out[13] <= I_data_TX_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[0] <= Q_data_TX_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[1] <= Q_data_TX_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[2] <= Q_data_TX_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[3] <= Q_data_TX_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[4] <= Q_data_TX_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[5] <= Q_data_TX_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[6] <= Q_data_TX_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[7] <= Q_data_TX_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[8] <= Q_data_TX_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[9] <= Q_data_TX_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[10] <= Q_data_TX_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[11] <= Q_data_TX_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[12] <= Q_data_TX_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_data_TX_out[13] <= Q_data_TX_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|weaver_nco:inst
ADDR[0] <= ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_raw[0] => cos_out.DATAB
cos_raw[0] => Add4.IN18
cos_raw[1] => cos_out.DATAB
cos_raw[1] => Add4.IN17
cos_raw[2] => cos_out.DATAB
cos_raw[2] => Add4.IN16
cos_raw[3] => cos_out.DATAB
cos_raw[3] => Add4.IN15
cos_raw[4] => cos_out.DATAB
cos_raw[4] => Add4.IN14
cos_raw[5] => cos_out.DATAB
cos_raw[5] => Add4.IN13
cos_raw[6] => cos_out.DATAB
cos_raw[6] => Add4.IN12
cos_raw[7] => cos_out.DATAB
cos_raw[7] => Add4.IN11
cos_raw[8] => cos_out.DATAB
cos_raw[8] => Add4.IN10
sin_raw[0] => sin_out.DATAB
sin_raw[0] => Add5.IN18
sin_raw[1] => sin_out.DATAB
sin_raw[1] => Add5.IN17
sin_raw[2] => sin_out.DATAB
sin_raw[2] => Add5.IN16
sin_raw[3] => sin_out.DATAB
sin_raw[3] => Add5.IN15
sin_raw[4] => sin_out.DATAB
sin_raw[4] => Add5.IN14
sin_raw[5] => sin_out.DATAB
sin_raw[5] => Add5.IN13
sin_raw[6] => sin_out.DATAB
sin_raw[6] => Add5.IN12
sin_raw[7] => sin_out.DATAB
sin_raw[7] => Add5.IN11
sin_raw[8] => sin_out.DATAB
sin_raw[8] => Add5.IN10
clk_in => sin_out[0]~reg0.CLK
clk_in => sin_out[1]~reg0.CLK
clk_in => sin_out[2]~reg0.CLK
clk_in => sin_out[3]~reg0.CLK
clk_in => sin_out[4]~reg0.CLK
clk_in => sin_out[5]~reg0.CLK
clk_in => sin_out[6]~reg0.CLK
clk_in => sin_out[7]~reg0.CLK
clk_in => sin_out[8]~reg0.CLK
clk_in => sin_out[9]~reg0.CLK
clk_in => cos_out[0]~reg0.CLK
clk_in => cos_out[1]~reg0.CLK
clk_in => cos_out[2]~reg0.CLK
clk_in => cos_out[3]~reg0.CLK
clk_in => cos_out[4]~reg0.CLK
clk_in => cos_out[5]~reg0.CLK
clk_in => cos_out[6]~reg0.CLK
clk_in => cos_out[7]~reg0.CLK
clk_in => cos_out[8]~reg0.CLK
clk_in => cos_out[9]~reg0.CLK
clk_in => sign_sin_reg.CLK
clk_in => sign_cos_reg.CLK
clk_in => reg1[0].CLK
clk_in => reg1[1].CLK
clk_in => reg1[2].CLK
clk_in => reg1[3].CLK
clk_in => reg1[4].CLK
clk_in => reg1[5].CLK
clk_in => reg1[6].CLK
clk_in => reg1[7].CLK
clk_in => reg1[8].CLK
clk_in => reg1[9].CLK
clk_in => reg1[10].CLK
clk_in => sign_sin.CLK
clk_in => sign_cos.CLK
clk_in => ADDR[0]~reg0.CLK
clk_in => ADDR[1]~reg0.CLK
clk_in => ADDR[2]~reg0.CLK
clk_in => ADDR[3]~reg0.CLK
clk_in => ADDR[4]~reg0.CLK
clk_in => ADDR[5]~reg0.CLK
clk_in => ADDR[6]~reg0.CLK
clk_in => ADDR[7]~reg0.CLK
wide_narrow => p0.IN0
wide_narrow => p0.IN0
wide_narrow => p0.IN0
wide_narrow => p0.IN0
tx => p0.IN1
tx => p0.IN1
tx => p0.IN1
tx => p0.IN1
cos_out[0] <= cos_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[1] <= cos_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[2] <= cos_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[3] <= cos_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[4] <= cos_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[5] <= cos_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[6] <= cos_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[7] <= cos_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[8] <= cos_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[9] <= cos_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_out[0] <= sin_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_out[1] <= sin_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_out[2] <= sin_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_out[3] <= sin_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_out[4] <= sin_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_out[5] <= sin_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_out[6] <= sin_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_out[7] <= sin_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_out[8] <= sin_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_out[9] <= sin_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|moddemod:inst10|weaver_cos:inst5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|trx|moddemod:inst10|weaver_cos:inst5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dgs3:auto_generated.address_a[0]
address_a[1] => altsyncram_dgs3:auto_generated.address_a[1]
address_a[2] => altsyncram_dgs3:auto_generated.address_a[2]
address_a[3] => altsyncram_dgs3:auto_generated.address_a[3]
address_a[4] => altsyncram_dgs3:auto_generated.address_a[4]
address_a[5] => altsyncram_dgs3:auto_generated.address_a[5]
address_a[6] => altsyncram_dgs3:auto_generated.address_a[6]
address_a[7] => altsyncram_dgs3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dgs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dgs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_dgs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_dgs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_dgs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_dgs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_dgs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_dgs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_dgs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_dgs3:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|moddemod:inst10|weaver_cos:inst5|altsyncram:altsyncram_component|altsyncram_dgs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|trx|moddemod:inst10|weaver_sin:inst6
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|trx|moddemod:inst10|weaver_sin:inst6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_igs3:auto_generated.address_a[0]
address_a[1] => altsyncram_igs3:auto_generated.address_a[1]
address_a[2] => altsyncram_igs3:auto_generated.address_a[2]
address_a[3] => altsyncram_igs3:auto_generated.address_a[3]
address_a[4] => altsyncram_igs3:auto_generated.address_a[4]
address_a[5] => altsyncram_igs3:auto_generated.address_a[5]
address_a[6] => altsyncram_igs3:auto_generated.address_a[6]
address_a[7] => altsyncram_igs3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_igs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_igs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_igs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_igs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_igs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_igs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_igs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_igs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_igs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_igs3:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|moddemod:inst10|weaver_sin:inst6|altsyncram:altsyncram_component|altsyncram_igs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|trx|moddemod:inst10|atan_addr_trunk:inst7
I_in[0] => ~NO_FANOUT~
I_in[1] => ~NO_FANOUT~
I_in[2] => ~NO_FANOUT~
I_in[3] => ADDR[0].DATAIN
I_in[4] => ADDR[1].DATAIN
I_in[5] => ADDR[2].DATAIN
I_in[6] => ADDR[3].DATAIN
I_in[7] => ADDR[4].DATAIN
I_in[8] => ADDR[5].DATAIN
I_in[9] => ADDR[6].DATAIN
Q_in[0] => ~NO_FANOUT~
Q_in[1] => ~NO_FANOUT~
Q_in[2] => ~NO_FANOUT~
Q_in[3] => ADDR[7].DATAIN
Q_in[4] => ADDR[8].DATAIN
Q_in[5] => ADDR[9].DATAIN
Q_in[6] => ADDR[10].DATAIN
Q_in[7] => ADDR[11].DATAIN
Q_in[8] => ADDR[12].DATAIN
Q_in[9] => ADDR[13].DATAIN
ADDR[0] <= I_in[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= I_in[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= I_in[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= I_in[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= I_in[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= I_in[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= I_in[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= Q_in[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= Q_in[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= Q_in[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= Q_in[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= Q_in[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= Q_in[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= Q_in[9].DB_MAX_OUTPUT_PORT_TYPE


|trx|post_agc_filt:inst21
data_in_I[0] => data_in_buffer_I.DATAB
data_in_I[0] => data_out_I.DATAB
data_in_I[1] => data_in_buffer_I.DATAB
data_in_I[1] => data_out_I.DATAB
data_in_I[2] => data_in_buffer_I.DATAB
data_in_I[2] => data_out_I.DATAB
data_in_I[3] => data_in_buffer_I.DATAB
data_in_I[3] => data_out_I.DATAB
data_in_I[4] => data_in_buffer_I.DATAB
data_in_I[4] => data_out_I.DATAB
data_in_I[5] => data_in_buffer_I.DATAB
data_in_I[5] => data_out_I.DATAB
data_in_I[6] => data_in_buffer_I.DATAB
data_in_I[6] => data_out_I.DATAB
data_in_I[7] => data_in_buffer_I.DATAB
data_in_I[7] => data_out_I.DATAB
data_in_I[8] => data_in_buffer_I.DATAB
data_in_I[8] => data_out_I.DATAB
data_in_I[9] => data_in_buffer_I.DATAB
data_in_I[9] => data_out_I.DATAB
data_in_Q[0] => data_out_Q.DATAB
data_in_Q[0] => data_in_buffer_Q~19.DATAIN
data_in_Q[0] => data_in_buffer_Q.DATAIN
data_in_Q[1] => data_out_Q.DATAB
data_in_Q[1] => data_in_buffer_Q~18.DATAIN
data_in_Q[1] => data_in_buffer_Q.DATAIN1
data_in_Q[2] => data_out_Q.DATAB
data_in_Q[2] => data_in_buffer_Q~17.DATAIN
data_in_Q[2] => data_in_buffer_Q.DATAIN2
data_in_Q[3] => data_out_Q.DATAB
data_in_Q[3] => data_in_buffer_Q~16.DATAIN
data_in_Q[3] => data_in_buffer_Q.DATAIN3
data_in_Q[4] => data_out_Q.DATAB
data_in_Q[4] => data_in_buffer_Q~15.DATAIN
data_in_Q[4] => data_in_buffer_Q.DATAIN4
data_in_Q[5] => data_out_Q.DATAB
data_in_Q[5] => data_in_buffer_Q~14.DATAIN
data_in_Q[5] => data_in_buffer_Q.DATAIN5
data_in_Q[6] => data_out_Q.DATAB
data_in_Q[6] => data_in_buffer_Q~13.DATAIN
data_in_Q[6] => data_in_buffer_Q.DATAIN6
data_in_Q[7] => data_out_Q.DATAB
data_in_Q[7] => data_in_buffer_Q~12.DATAIN
data_in_Q[7] => data_in_buffer_Q.DATAIN7
data_in_Q[8] => data_out_Q.DATAB
data_in_Q[8] => data_in_buffer_Q~11.DATAIN
data_in_Q[8] => data_in_buffer_Q.DATAIN8
data_in_Q[9] => data_out_Q.DATAB
data_in_Q[9] => data_in_buffer_Q~10.DATAIN
data_in_Q[9] => data_in_buffer_Q.DATAIN9
data_in_TX[0] => data_in_buffer_I.DATAA
data_in_TX[1] => data_in_buffer_I.DATAA
data_in_TX[2] => data_in_buffer_I.DATAA
data_in_TX[3] => data_in_buffer_I.DATAA
data_in_TX[4] => data_in_buffer_I.DATAA
data_in_TX[5] => data_in_buffer_I.DATAA
data_in_TX[6] => data_in_buffer_I.DATAA
data_in_TX[7] => data_in_buffer_I.DATAA
data_in_TX[8] => data_in_buffer_I.DATAA
data_in_TX[9] => data_in_buffer_I.DATAA
data_out_I[0] <= data_out_I[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_I[1] <= data_out_I[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_I[2] <= data_out_I[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_I[3] <= data_out_I[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_I[4] <= data_out_I[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_I[5] <= data_out_I[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_I[6] <= data_out_I[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_I[7] <= data_out_I[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_I[8] <= data_out_I[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_I[9] <= data_out_I[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_Q[0] <= data_out_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_Q[1] <= data_out_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_Q[2] <= data_out_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_Q[3] <= data_out_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_Q[4] <= data_out_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_Q[5] <= data_out_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_Q[6] <= data_out_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_Q[7] <= data_out_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_Q[8] <= data_out_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_Q[9] <= data_out_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_TX[0] <= data_out_TX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_TX[1] <= data_out_TX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_TX[2] <= data_out_TX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_TX[3] <= data_out_TX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_TX[4] <= data_out_TX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_TX[5] <= data_out_TX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_TX[6] <= data_out_TX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_TX[7] <= data_out_TX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_TX[8] <= data_out_TX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_TX[9] <= data_out_TX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk20 => data_in_buffer_I~19.CLK
clk20 => data_in_buffer_I~0.CLK
clk20 => data_in_buffer_I~1.CLK
clk20 => data_in_buffer_I~2.CLK
clk20 => data_in_buffer_I~3.CLK
clk20 => data_in_buffer_I~4.CLK
clk20 => data_in_buffer_I~5.CLK
clk20 => data_in_buffer_I~6.CLK
clk20 => data_in_buffer_I~7.CLK
clk20 => data_in_buffer_I~8.CLK
clk20 => data_in_buffer_I~9.CLK
clk20 => data_in_buffer_I~10.CLK
clk20 => data_in_buffer_I~11.CLK
clk20 => data_in_buffer_I~12.CLK
clk20 => data_in_buffer_I~13.CLK
clk20 => data_in_buffer_I~14.CLK
clk20 => data_in_buffer_I~15.CLK
clk20 => data_in_buffer_I~16.CLK
clk20 => data_in_buffer_I~17.CLK
clk20 => data_in_buffer_I~18.CLK
clk20 => data_in_buffer_Q~0.CLK
clk20 => data_in_buffer_Q~1.CLK
clk20 => data_in_buffer_Q~2.CLK
clk20 => data_in_buffer_Q~3.CLK
clk20 => data_in_buffer_Q~4.CLK
clk20 => data_in_buffer_Q~5.CLK
clk20 => data_in_buffer_Q~6.CLK
clk20 => data_in_buffer_Q~7.CLK
clk20 => data_in_buffer_Q~8.CLK
clk20 => data_in_buffer_Q~9.CLK
clk20 => data_in_buffer_Q~10.CLK
clk20 => data_in_buffer_Q~11.CLK
clk20 => data_in_buffer_Q~12.CLK
clk20 => data_in_buffer_Q~13.CLK
clk20 => data_in_buffer_Q~14.CLK
clk20 => data_in_buffer_Q~15.CLK
clk20 => data_in_buffer_Q~16.CLK
clk20 => data_in_buffer_Q~17.CLK
clk20 => data_in_buffer_Q~18.CLK
clk20 => data_in_buffer_Q~19.CLK
clk20 => synch_data_read_Q[0].CLK
clk20 => synch_data_read_Q[1].CLK
clk20 => synch_data_read_Q[2].CLK
clk20 => synch_data_read_Q[3].CLK
clk20 => synch_data_read_Q[4].CLK
clk20 => synch_data_read_Q[5].CLK
clk20 => synch_data_read_Q[6].CLK
clk20 => synch_data_read_Q[7].CLK
clk20 => synch_data_read_Q[8].CLK
clk20 => synch_data_read_Q[9].CLK
clk20 => synch_data_read_I[0].CLK
clk20 => synch_data_read_I[1].CLK
clk20 => synch_data_read_I[2].CLK
clk20 => synch_data_read_I[3].CLK
clk20 => synch_data_read_I[4].CLK
clk20 => synch_data_read_I[5].CLK
clk20 => synch_data_read_I[6].CLK
clk20 => synch_data_read_I[7].CLK
clk20 => synch_data_read_I[8].CLK
clk20 => synch_data_read_I[9].CLK
clk20 => asynch_data_read_Q[0].CLK
clk20 => asynch_data_read_Q[1].CLK
clk20 => asynch_data_read_Q[2].CLK
clk20 => asynch_data_read_Q[3].CLK
clk20 => asynch_data_read_Q[4].CLK
clk20 => asynch_data_read_Q[5].CLK
clk20 => asynch_data_read_Q[6].CLK
clk20 => asynch_data_read_Q[7].CLK
clk20 => asynch_data_read_Q[8].CLK
clk20 => asynch_data_read_Q[9].CLK
clk20 => asynch_data_read_I[0].CLK
clk20 => asynch_data_read_I[1].CLK
clk20 => asynch_data_read_I[2].CLK
clk20 => asynch_data_read_I[3].CLK
clk20 => asynch_data_read_I[4].CLK
clk20 => asynch_data_read_I[5].CLK
clk20 => asynch_data_read_I[6].CLK
clk20 => asynch_data_read_I[7].CLK
clk20 => asynch_data_read_I[8].CLK
clk20 => asynch_data_read_I[9].CLK
clk20 => sampled.CLK
clk20 => to_sample.CLK
clk20 => data_out_TX[0]~reg0.CLK
clk20 => data_out_TX[1]~reg0.CLK
clk20 => data_out_TX[2]~reg0.CLK
clk20 => data_out_TX[3]~reg0.CLK
clk20 => data_out_TX[4]~reg0.CLK
clk20 => data_out_TX[5]~reg0.CLK
clk20 => data_out_TX[6]~reg0.CLK
clk20 => data_out_TX[7]~reg0.CLK
clk20 => data_out_TX[8]~reg0.CLK
clk20 => data_out_TX[9]~reg0.CLK
clk20 => data_out_Q[0]~reg0.CLK
clk20 => data_out_Q[1]~reg0.CLK
clk20 => data_out_Q[2]~reg0.CLK
clk20 => data_out_Q[3]~reg0.CLK
clk20 => data_out_Q[4]~reg0.CLK
clk20 => data_out_Q[5]~reg0.CLK
clk20 => data_out_Q[6]~reg0.CLK
clk20 => data_out_Q[7]~reg0.CLK
clk20 => data_out_Q[8]~reg0.CLK
clk20 => data_out_Q[9]~reg0.CLK
clk20 => data_out_I[0]~reg0.CLK
clk20 => data_out_I[1]~reg0.CLK
clk20 => data_out_I[2]~reg0.CLK
clk20 => data_out_I[3]~reg0.CLK
clk20 => data_out_I[4]~reg0.CLK
clk20 => data_out_I[5]~reg0.CLK
clk20 => data_out_I[6]~reg0.CLK
clk20 => data_out_I[7]~reg0.CLK
clk20 => data_out_I[8]~reg0.CLK
clk20 => data_out_I[9]~reg0.CLK
clk20 => prod_Q[0].CLK
clk20 => prod_Q[1].CLK
clk20 => prod_Q[2].CLK
clk20 => prod_Q[3].CLK
clk20 => prod_Q[4].CLK
clk20 => prod_Q[5].CLK
clk20 => prod_Q[6].CLK
clk20 => prod_Q[7].CLK
clk20 => prod_Q[8].CLK
clk20 => prod_Q[9].CLK
clk20 => prod_Q[10].CLK
clk20 => prod_Q[11].CLK
clk20 => prod_Q[12].CLK
clk20 => prod_Q[13].CLK
clk20 => prod_Q[14].CLK
clk20 => prod_Q[15].CLK
clk20 => prod_Q[16].CLK
clk20 => prod_Q[17].CLK
clk20 => prod_Q[18].CLK
clk20 => prod_Q[19].CLK
clk20 => prod_I[0].CLK
clk20 => prod_I[1].CLK
clk20 => prod_I[2].CLK
clk20 => prod_I[3].CLK
clk20 => prod_I[4].CLK
clk20 => prod_I[5].CLK
clk20 => prod_I[6].CLK
clk20 => prod_I[7].CLK
clk20 => prod_I[8].CLK
clk20 => prod_I[9].CLK
clk20 => prod_I[10].CLK
clk20 => prod_I[11].CLK
clk20 => prod_I[12].CLK
clk20 => prod_I[13].CLK
clk20 => prod_I[14].CLK
clk20 => prod_I[15].CLK
clk20 => prod_I[16].CLK
clk20 => prod_I[17].CLK
clk20 => prod_I[18].CLK
clk20 => prod_I[19].CLK
clk20 => mac_Q[0].CLK
clk20 => mac_Q[1].CLK
clk20 => mac_Q[2].CLK
clk20 => mac_Q[3].CLK
clk20 => mac_Q[4].CLK
clk20 => mac_Q[5].CLK
clk20 => mac_Q[6].CLK
clk20 => mac_Q[7].CLK
clk20 => mac_Q[8].CLK
clk20 => mac_Q[9].CLK
clk20 => mac_Q[10].CLK
clk20 => mac_Q[11].CLK
clk20 => mac_Q[12].CLK
clk20 => mac_Q[13].CLK
clk20 => mac_Q[14].CLK
clk20 => mac_Q[15].CLK
clk20 => mac_Q[16].CLK
clk20 => mac_Q[17].CLK
clk20 => mac_Q[18].CLK
clk20 => mac_Q[19].CLK
clk20 => mac_Q[20].CLK
clk20 => mac_Q[21].CLK
clk20 => mac_Q[22].CLK
clk20 => mac_Q[23].CLK
clk20 => mac_Q[24].CLK
clk20 => mac_Q[25].CLK
clk20 => mac_I[0].CLK
clk20 => mac_I[1].CLK
clk20 => mac_I[2].CLK
clk20 => mac_I[3].CLK
clk20 => mac_I[4].CLK
clk20 => mac_I[5].CLK
clk20 => mac_I[6].CLK
clk20 => mac_I[7].CLK
clk20 => mac_I[8].CLK
clk20 => mac_I[9].CLK
clk20 => mac_I[10].CLK
clk20 => mac_I[11].CLK
clk20 => mac_I[12].CLK
clk20 => mac_I[13].CLK
clk20 => mac_I[14].CLK
clk20 => mac_I[15].CLK
clk20 => mac_I[16].CLK
clk20 => mac_I[17].CLK
clk20 => mac_I[18].CLK
clk20 => mac_I[19].CLK
clk20 => mac_I[20].CLK
clk20 => mac_I[21].CLK
clk20 => mac_I[22].CLK
clk20 => mac_I[23].CLK
clk20 => mac_I[24].CLK
clk20 => mac_I[25].CLK
clk20 => read_pointer[0].CLK
clk20 => read_pointer[1].CLK
clk20 => read_pointer[2].CLK
clk20 => read_pointer[3].CLK
clk20 => read_pointer[4].CLK
clk20 => read_pointer[5].CLK
clk20 => read_pointer[6].CLK
clk20 => read_pointer[7].CLK
clk20 => read_pointer[8].CLK
clk20 => write_pointer[0].CLK
clk20 => write_pointer[1].CLK
clk20 => write_pointer[2].CLK
clk20 => write_pointer[3].CLK
clk20 => write_pointer[4].CLK
clk20 => write_pointer[5].CLK
clk20 => write_pointer[6].CLK
clk20 => write_pointer[7].CLK
clk20 => write_pointer[8].CLK
clk20 => state[0].CLK
clk20 => state[1].CLK
clk20 => state[2].CLK
clk20 => \p1:n[0].CLK
clk20 => \p1:n[1].CLK
clk20 => \p1:n[2].CLK
clk20 => \p1:n[3].CLK
clk20 => \p1:n[4].CLK
clk20 => \p1:n[5].CLK
clk20 => \p1:n[6].CLK
clk20 => \p1:n[7].CLK
clk20 => \p1:n[8].CLK
clk20 => data_in_buffer_I.CLK0
clk20 => data_in_buffer_Q.CLK0
clk_sample => sample.CLK
ssb_am => data_out_I.OUTPUTSELECT
ssb_am => data_out_I.OUTPUTSELECT
ssb_am => data_out_I.OUTPUTSELECT
ssb_am => data_out_I.OUTPUTSELECT
ssb_am => data_out_I.OUTPUTSELECT
ssb_am => data_out_I.OUTPUTSELECT
ssb_am => data_out_I.OUTPUTSELECT
ssb_am => data_out_I.OUTPUTSELECT
ssb_am => data_out_I.OUTPUTSELECT
ssb_am => data_out_I.OUTPUTSELECT
ssb_am => data_out_Q.OUTPUTSELECT
ssb_am => data_out_Q.OUTPUTSELECT
ssb_am => data_out_Q.OUTPUTSELECT
ssb_am => data_out_Q.OUTPUTSELECT
ssb_am => data_out_Q.OUTPUTSELECT
ssb_am => data_out_Q.OUTPUTSELECT
ssb_am => data_out_Q.OUTPUTSELECT
ssb_am => data_out_Q.OUTPUTSELECT
ssb_am => data_out_Q.OUTPUTSELECT
ssb_am => data_out_Q.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
ssb_am => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => filtkoeff.OUTPUTSELECT
wide_narrow => data_out_I.OUTPUTSELECT
wide_narrow => data_out_I.OUTPUTSELECT
wide_narrow => data_out_I.OUTPUTSELECT
wide_narrow => data_out_I.OUTPUTSELECT
wide_narrow => data_out_I.OUTPUTSELECT
wide_narrow => data_out_I.OUTPUTSELECT
wide_narrow => data_out_I.OUTPUTSELECT
wide_narrow => data_out_I.OUTPUTSELECT
wide_narrow => data_out_I.OUTPUTSELECT
wide_narrow => data_out_I.OUTPUTSELECT
wide_narrow => data_out_Q.OUTPUTSELECT
wide_narrow => data_out_Q.OUTPUTSELECT
wide_narrow => data_out_Q.OUTPUTSELECT
wide_narrow => data_out_Q.OUTPUTSELECT
wide_narrow => data_out_Q.OUTPUTSELECT
wide_narrow => data_out_Q.OUTPUTSELECT
wide_narrow => data_out_Q.OUTPUTSELECT
wide_narrow => data_out_Q.OUTPUTSELECT
wide_narrow => data_out_Q.OUTPUTSELECT
wide_narrow => data_out_Q.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => filtkoeff.OUTPUTSELECT
tx => data_out_I.OUTPUTSELECT
tx => data_out_I.OUTPUTSELECT
tx => data_out_I.OUTPUTSELECT
tx => data_out_I.OUTPUTSELECT
tx => data_out_I.OUTPUTSELECT
tx => data_out_I.OUTPUTSELECT
tx => data_out_I.OUTPUTSELECT
tx => data_out_I.OUTPUTSELECT
tx => data_out_I.OUTPUTSELECT
tx => data_out_I.OUTPUTSELECT
tx => data_out_Q.OUTPUTSELECT
tx => data_out_Q.OUTPUTSELECT
tx => data_out_Q.OUTPUTSELECT
tx => data_out_Q.OUTPUTSELECT
tx => data_out_Q.OUTPUTSELECT
tx => data_out_Q.OUTPUTSELECT
tx => data_out_Q.OUTPUTSELECT
tx => data_out_Q.OUTPUTSELECT
tx => data_out_Q.OUTPUTSELECT
tx => data_out_Q.OUTPUTSELECT
tx => data_out_TX.OUTPUTSELECT
tx => data_out_TX.OUTPUTSELECT
tx => data_out_TX.OUTPUTSELECT
tx => data_out_TX.OUTPUTSELECT
tx => data_out_TX.OUTPUTSELECT
tx => data_out_TX.OUTPUTSELECT
tx => data_out_TX.OUTPUTSELECT
tx => data_out_TX.OUTPUTSELECT
tx => data_out_TX.OUTPUTSELECT
tx => data_out_TX.OUTPUTSELECT
tx => data_in_buffer_I.OUTPUTSELECT
tx => data_in_buffer_I.OUTPUTSELECT
tx => data_in_buffer_I.OUTPUTSELECT
tx => data_in_buffer_I.OUTPUTSELECT
tx => data_in_buffer_I.OUTPUTSELECT
tx => data_in_buffer_I.OUTPUTSELECT
tx => data_in_buffer_I.OUTPUTSELECT
tx => data_in_buffer_I.OUTPUTSELECT
tx => data_in_buffer_I.OUTPUTSELECT
tx => data_in_buffer_I.OUTPUTSELECT
tx => data_in_buffer_Q.DATAB
bypass => data_out_I.OUTPUTSELECT
bypass => data_out_I.OUTPUTSELECT
bypass => data_out_I.OUTPUTSELECT
bypass => data_out_I.OUTPUTSELECT
bypass => data_out_I.OUTPUTSELECT
bypass => data_out_I.OUTPUTSELECT
bypass => data_out_I.OUTPUTSELECT
bypass => data_out_I.OUTPUTSELECT
bypass => data_out_I.OUTPUTSELECT
bypass => data_out_I.OUTPUTSELECT
bypass => data_out_Q.OUTPUTSELECT
bypass => data_out_Q.OUTPUTSELECT
bypass => data_out_Q.OUTPUTSELECT
bypass => data_out_Q.OUTPUTSELECT
bypass => data_out_Q.OUTPUTSELECT
bypass => data_out_Q.OUTPUTSELECT
bypass => data_out_Q.OUTPUTSELECT
bypass => data_out_Q.OUTPUTSELECT
bypass => data_out_Q.OUTPUTSELECT
bypass => data_out_Q.OUTPUTSELECT
bypass => data_out_TX.OUTPUTSELECT
bypass => data_out_TX.OUTPUTSELECT
bypass => data_out_TX.OUTPUTSELECT
bypass => data_out_TX.OUTPUTSELECT
bypass => data_out_TX.OUTPUTSELECT
bypass => data_out_TX.OUTPUTSELECT
bypass => data_out_TX.OUTPUTSELECT
bypass => data_out_TX.OUTPUTSELECT
bypass => data_out_TX.OUTPUTSELECT
bypass => data_out_TX.OUTPUTSELECT


|trx|audiomux_tx:inst29
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
key => mod_data_out.OUTPUTSELECT
audio_data_in[0] => mod_data_out.DATAB
audio_data_in[1] => mod_data_out.DATAB
audio_data_in[2] => mod_data_out.DATAB
audio_data_in[3] => mod_data_out.DATAB
audio_data_in[4] => mod_data_out.DATAB
audio_data_in[5] => mod_data_out.DATAB
audio_data_in[6] => mod_data_out.DATAB
audio_data_in[7] => mod_data_out.DATAB
audio_data_in[8] => mod_data_out.DATAB
audio_data_in[9] => mod_data_out.DATAB
audio_data_in[10] => mod_data_out.DATAB
audio_data_in[11] => mod_data_out.DATAB
audio_data_in[12] => mod_data_out.DATAB
audio_data_in[13] => mod_data_out.DATAB
audio_data_in[14] => mod_data_out.DATAB
audio_data_in[15] => mod_data_out.DATAB
CW_audio_data_in[0] => mod_data_out.DATAA
CW_audio_data_in[1] => mod_data_out.DATAA
CW_audio_data_in[2] => mod_data_out.DATAA
CW_audio_data_in[3] => mod_data_out.DATAA
CW_audio_data_in[4] => mod_data_out.DATAA
CW_audio_data_in[5] => mod_data_out.DATAA
CW_audio_data_in[6] => mod_data_out.DATAA
CW_audio_data_in[7] => mod_data_out.DATAA
CW_audio_data_in[8] => mod_data_out.DATAA
CW_audio_data_in[9] => mod_data_out.DATAA
CW_audio_data_in[9] => mod_data_out.DATAA
mod_data_out[0] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[1] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[2] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[3] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[4] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[5] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[6] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[7] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[8] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[9] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[10] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[11] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[12] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[13] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[14] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE
mod_data_out[15] <= mod_data_out.DB_MAX_OUTPUT_PORT_TYPE


|trx|TLV320AIC20K_intf_noI2C:inst26
RESET_N <= POR[1].DB_MAX_OUTPUT_PORT_TYPE
PWRDWN_N <= <VCC>
MCLK <= clk0.DB_MAX_OUTPUT_PORT_TYPE
SCLK => data_to_codec[0].CLK
SCLK => data_to_codec[1].CLK
SCLK => data_to_codec[2].CLK
SCLK => data_to_codec[3].CLK
SCLK => data_to_codec[4].CLK
SCLK => data_to_codec[5].CLK
SCLK => data_to_codec[6].CLK
SCLK => data_to_codec[7].CLK
SCLK => data_to_codec[8].CLK
SCLK => data_to_codec[9].CLK
SCLK => data_to_codec[10].CLK
SCLK => data_to_codec[11].CLK
SCLK => data_to_codec[12].CLK
SCLK => data_to_codec[13].CLK
SCLK => data_to_codec[14].CLK
SCLK => data_to_codec[15].CLK
SCLK => data_to_codec[16].CLK
SCLK => data_to_codec[17].CLK
SCLK => data_to_codec[18].CLK
SCLK => data_to_codec[19].CLK
SCLK => data_to_codec[20].CLK
SCLK => data_to_codec[21].CLK
SCLK => data_to_codec[22].CLK
SCLK => data_to_codec[23].CLK
SCLK => data_to_codec[24].CLK
SCLK => data_to_codec[25].CLK
SCLK => data_to_codec[26].CLK
SCLK => data_to_codec[27].CLK
SCLK => data_to_codec[28].CLK
SCLK => data_to_codec[29].CLK
SCLK => data_to_codec[30].CLK
SCLK => DIN~reg0.CLK
SCLK => ch0_out[0]~reg0.CLK
SCLK => ch0_out[1]~reg0.CLK
SCLK => ch0_out[2]~reg0.CLK
SCLK => ch0_out[3]~reg0.CLK
SCLK => ch0_out[4]~reg0.CLK
SCLK => ch0_out[5]~reg0.CLK
SCLK => ch0_out[6]~reg0.CLK
SCLK => ch0_out[7]~reg0.CLK
SCLK => ch0_out[8]~reg0.CLK
SCLK => ch0_out[9]~reg0.CLK
SCLK => ch0_out[10]~reg0.CLK
SCLK => ch0_out[11]~reg0.CLK
SCLK => ch0_out[12]~reg0.CLK
SCLK => ch0_out[13]~reg0.CLK
SCLK => ch0_out[14]~reg0.CLK
SCLK => ch0_out[15]~reg0.CLK
SCLK => ch1_out[0]~reg0.CLK
SCLK => ch1_out[1]~reg0.CLK
SCLK => ch1_out[2]~reg0.CLK
SCLK => ch1_out[3]~reg0.CLK
SCLK => ch1_out[4]~reg0.CLK
SCLK => ch1_out[5]~reg0.CLK
SCLK => ch1_out[6]~reg0.CLK
SCLK => ch1_out[7]~reg0.CLK
SCLK => ch1_out[8]~reg0.CLK
SCLK => ch1_out[9]~reg0.CLK
SCLK => ch1_out[10]~reg0.CLK
SCLK => ch1_out[11]~reg0.CLK
SCLK => ch1_out[12]~reg0.CLK
SCLK => ch1_out[13]~reg0.CLK
SCLK => ch1_out[14]~reg0.CLK
SCLK => ch1_out[15]~reg0.CLK
SCLK => \data_transfer:FS_delay.CLK
SCLK => data_from_codec[0].CLK
SCLK => data_from_codec[1].CLK
SCLK => data_from_codec[2].CLK
SCLK => data_from_codec[3].CLK
SCLK => data_from_codec[4].CLK
SCLK => data_from_codec[5].CLK
SCLK => data_from_codec[6].CLK
SCLK => data_from_codec[7].CLK
SCLK => data_from_codec[8].CLK
SCLK => data_from_codec[9].CLK
SCLK => data_from_codec[10].CLK
SCLK => data_from_codec[11].CLK
SCLK => data_from_codec[12].CLK
SCLK => data_from_codec[13].CLK
SCLK => data_from_codec[14].CLK
SCLK => data_from_codec[15].CLK
SCLK => data_from_codec[16].CLK
SCLK => data_from_codec[17].CLK
SCLK => data_from_codec[18].CLK
SCLK => data_from_codec[19].CLK
SCLK => data_from_codec[20].CLK
SCLK => data_from_codec[21].CLK
SCLK => data_from_codec[22].CLK
SCLK => data_from_codec[23].CLK
SCLK => data_from_codec[24].CLK
SCLK => data_from_codec[25].CLK
SCLK => data_from_codec[26].CLK
SCLK => data_from_codec[27].CLK
SCLK => data_from_codec[28].CLK
SCLK => data_from_codec[29].CLK
SCLK => data_from_codec[30].CLK
FS => \data_transfer:FS_delay.OUTPUTSELECT
FS => \data_transfer:FS_delay.OUTPUTSELECT
FS => ch0_out[0]~reg0.ENA
FS => ch0_out[1]~reg0.ENA
FS => ch0_out[2]~reg0.ENA
FS => ch0_out[3]~reg0.ENA
FS => ch0_out[4]~reg0.ENA
FS => ch0_out[5]~reg0.ENA
FS => ch0_out[6]~reg0.ENA
FS => ch0_out[7]~reg0.ENA
FS => ch0_out[8]~reg0.ENA
FS => ch0_out[9]~reg0.ENA
FS => ch0_out[10]~reg0.ENA
FS => ch0_out[11]~reg0.ENA
FS => ch0_out[12]~reg0.ENA
FS => ch0_out[13]~reg0.ENA
FS => ch0_out[14]~reg0.ENA
FS => ch0_out[15]~reg0.ENA
FS => ch1_out[0]~reg0.ENA
FS => ch1_out[1]~reg0.ENA
FS => ch1_out[2]~reg0.ENA
FS => ch1_out[3]~reg0.ENA
FS => ch1_out[4]~reg0.ENA
FS => ch1_out[5]~reg0.ENA
FS => ch1_out[6]~reg0.ENA
FS => ch1_out[7]~reg0.ENA
FS => ch1_out[8]~reg0.ENA
FS => ch1_out[9]~reg0.ENA
FS => ch1_out[10]~reg0.ENA
FS => ch1_out[11]~reg0.ENA
FS => ch1_out[12]~reg0.ENA
FS => ch1_out[13]~reg0.ENA
FS => ch1_out[14]~reg0.ENA
FS => ch1_out[15]~reg0.ENA
FS => data_from_codec[0].ENA
FS => data_from_codec[1].ENA
FS => data_from_codec[2].ENA
FS => data_from_codec[3].ENA
FS => data_from_codec[4].ENA
FS => data_from_codec[5].ENA
FS => data_from_codec[6].ENA
FS => data_from_codec[7].ENA
FS => data_from_codec[8].ENA
FS => data_from_codec[9].ENA
FS => data_from_codec[10].ENA
FS => data_from_codec[11].ENA
FS => data_from_codec[12].ENA
FS => data_from_codec[13].ENA
FS => data_from_codec[14].ENA
FS => data_from_codec[15].ENA
FS => data_from_codec[16].ENA
FS => data_from_codec[17].ENA
FS => data_from_codec[18].ENA
FS => data_from_codec[19].ENA
FS => data_from_codec[20].ENA
FS => data_from_codec[21].ENA
FS => data_from_codec[22].ENA
FS => data_from_codec[23].ENA
FS => data_from_codec[24].ENA
FS => data_from_codec[25].ENA
FS => data_from_codec[26].ENA
FS => data_from_codec[27].ENA
FS => data_from_codec[28].ENA
FS => data_from_codec[29].ENA
FS => data_from_codec[30].ENA
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT => ch0_out[0]~reg0.DATAIN
DOUT => data_from_codec[0].DATAIN
clk0 => MCLK.DATAIN
ch0_in[0] => ~NO_FANOUT~
ch0_in[1] => ~NO_FANOUT~
ch0_in[2] => ~NO_FANOUT~
ch0_in[3] => ~NO_FANOUT~
ch0_in[4] => ~NO_FANOUT~
ch0_in[5] => ~NO_FANOUT~
ch0_in[6] => ~NO_FANOUT~
ch0_in[7] => ~NO_FANOUT~
ch0_in[8] => ~NO_FANOUT~
ch0_in[9] => ~NO_FANOUT~
ch0_in[10] => ~NO_FANOUT~
ch0_in[11] => ~NO_FANOUT~
ch0_in[12] => ~NO_FANOUT~
ch0_in[13] => ~NO_FANOUT~
ch0_in[14] => ~NO_FANOUT~
ch0_in[15] => DIN.DATAB
ch1_in[0] => data_to_codec[0].DATAB
ch1_in[0] => data_to_codec[16].DATAB
ch1_in[1] => data_to_codec[1].DATAB
ch1_in[1] => data_to_codec[17].DATAB
ch1_in[2] => data_to_codec[2].DATAB
ch1_in[2] => data_to_codec[18].DATAB
ch1_in[3] => data_to_codec[3].DATAB
ch1_in[3] => data_to_codec[19].DATAB
ch1_in[4] => data_to_codec[4].DATAB
ch1_in[4] => data_to_codec[20].DATAB
ch1_in[5] => data_to_codec[5].DATAB
ch1_in[5] => data_to_codec[21].DATAB
ch1_in[6] => data_to_codec[6].DATAB
ch1_in[6] => data_to_codec[22].DATAB
ch1_in[7] => data_to_codec[7].DATAB
ch1_in[7] => data_to_codec[23].DATAB
ch1_in[8] => data_to_codec[8].DATAB
ch1_in[8] => data_to_codec[24].DATAB
ch1_in[9] => data_to_codec[9].DATAB
ch1_in[9] => data_to_codec[25].DATAB
ch1_in[10] => data_to_codec[10].DATAB
ch1_in[10] => data_to_codec[26].DATAB
ch1_in[11] => data_to_codec[11].DATAB
ch1_in[11] => data_to_codec[27].DATAB
ch1_in[12] => data_to_codec[12].DATAB
ch1_in[12] => data_to_codec[28].DATAB
ch1_in[13] => data_to_codec[13].DATAB
ch1_in[13] => data_to_codec[29].DATAB
ch1_in[14] => data_to_codec[14].DATAB
ch1_in[14] => data_to_codec[30].DATAB
ch1_in[15] => data_to_codec[15].DATAB
ch0_out[0] <= ch0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[1] <= ch0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[2] <= ch0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[3] <= ch0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[4] <= ch0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[5] <= ch0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[6] <= ch0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[7] <= ch0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[8] <= ch0_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[9] <= ch0_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[10] <= ch0_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[11] <= ch0_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[12] <= ch0_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[13] <= ch0_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[14] <= ch0_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0_out[15] <= ch0_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[0] <= ch1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[1] <= ch1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[2] <= ch1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[3] <= ch1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[4] <= ch1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[5] <= ch1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[6] <= ch1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[7] <= ch1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[8] <= ch1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[9] <= ch1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[10] <= ch1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[11] <= ch1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[12] <= ch1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[13] <= ch1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[14] <= ch1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_out[15] <= ch1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POR[0] => ~NO_FANOUT~
POR[1] => RESET_N.DATAIN


|trx|audiomux_sp:inst25
RX_Audio[0] => data_temp.DATAB
RX_Audio[1] => data_temp.DATAB
RX_Audio[2] => data_temp.DATAB
RX_Audio[3] => data_temp.DATAB
RX_Audio[4] => data_temp.DATAB
RX_Audio[5] => data_temp.DATAB
RX_Audio[6] => data_temp.DATAB
RX_Audio[7] => data_temp.DATAB
RX_Audio[8] => data_temp.DATAB
RX_Audio[9] => data_temp.DATAB
TX_Audio[0] => ~NO_FANOUT~
TX_Audio[1] => ~NO_FANOUT~
TX_Audio[2] => ~NO_FANOUT~
TX_Audio[3] => ~NO_FANOUT~
TX_Audio[4] => ~NO_FANOUT~
TX_Audio[5] => ~NO_FANOUT~
TX_Audio[6] => ~NO_FANOUT~
TX_Audio[7] => ~NO_FANOUT~
TX_Audio[8] => ~NO_FANOUT~
TX_Audio[9] => ~NO_FANOUT~
CW_Audio[0] => Add0.IN22
CW_Audio[1] => Add0.IN21
CW_Audio[2] => Add0.IN20
CW_Audio[3] => Add0.IN19
CW_Audio[4] => Add0.IN18
CW_Audio[5] => Add0.IN17
CW_Audio[6] => Add0.IN16
CW_Audio[7] => Add0.IN15
CW_Audio[8] => Add0.IN14
CW_Audio[9] => Add0.IN12
CW_Audio[9] => Add0.IN13
clk_in => databuff2[0].CLK
clk_in => databuff2[1].CLK
clk_in => databuff2[2].CLK
clk_in => databuff2[3].CLK
clk_in => databuff2[4].CLK
clk_in => databuff2[5].CLK
clk_in => databuff2[6].CLK
clk_in => databuff2[7].CLK
clk_in => databuff2[8].CLK
clk_in => databuff2[9].CLK
clk_in => databuff1[0].CLK
clk_in => databuff1[1].CLK
clk_in => databuff1[2].CLK
clk_in => databuff1[3].CLK
clk_in => databuff1[4].CLK
clk_in => databuff1[5].CLK
clk_in => databuff1[6].CLK
clk_in => databuff1[7].CLK
clk_in => databuff1[8].CLK
clk_in => databuff1[9].CLK
Audio_out[0] <= Audio_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[1] <= Audio_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[2] <= Audio_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[3] <= Audio_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[4] <= Audio_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[5] <= Audio_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[6] <= Audio_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[7] <= Audio_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[8] <= Audio_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[9] <= Audio_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[10] <= Audio_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[11] <= Audio_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[12] <= Audio_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[13] <= Audio_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[14] <= Audio_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Audio_out[15] <= Audio_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_codec => Audio_out[0]~reg0.CLK
clk_codec => Audio_out[1]~reg0.CLK
clk_codec => Audio_out[2]~reg0.CLK
clk_codec => Audio_out[3]~reg0.CLK
clk_codec => Audio_out[4]~reg0.CLK
clk_codec => Audio_out[5]~reg0.CLK
clk_codec => Audio_out[6]~reg0.CLK
clk_codec => Audio_out[7]~reg0.CLK
clk_codec => Audio_out[8]~reg0.CLK
clk_codec => Audio_out[9]~reg0.CLK
clk_codec => Audio_out[10]~reg0.CLK
clk_codec => Audio_out[11]~reg0.CLK
clk_codec => Audio_out[12]~reg0.CLK
clk_codec => Audio_out[13]~reg0.CLK
clk_codec => Audio_out[14]~reg0.CLK
clk_codec => Audio_out[15]~reg0.CLK
clk_codec => databuff3[0].CLK
clk_codec => databuff3[1].CLK
clk_codec => databuff3[2].CLK
clk_codec => databuff3[3].CLK
clk_codec => databuff3[4].CLK
clk_codec => databuff3[5].CLK
clk_codec => databuff3[6].CLK
clk_codec => databuff3[7].CLK
clk_codec => databuff3[8].CLK
clk_codec => databuff3[9].CLK
tx => data_temp.OUTPUTSELECT
tx => data_temp.OUTPUTSELECT
tx => data_temp.OUTPUTSELECT
tx => data_temp.OUTPUTSELECT
tx => data_temp.OUTPUTSELECT
tx => data_temp.OUTPUTSELECT
tx => data_temp.OUTPUTSELECT
tx => data_temp.OUTPUTSELECT
tx => data_temp.OUTPUTSELECT
tx => data_temp.OUTPUTSELECT
key => databuff1.OUTPUTSELECT
key => databuff1.OUTPUTSELECT
key => databuff1.OUTPUTSELECT
key => databuff1.OUTPUTSELECT
key => databuff1.OUTPUTSELECT
key => databuff1.OUTPUTSELECT
key => databuff1.OUTPUTSELECT
key => databuff1.OUTPUTSELECT
key => databuff1.OUTPUTSELECT
key => databuff1.OUTPUTSELECT
mute => Audio_out.OUTPUTSELECT
mute => Audio_out.OUTPUTSELECT
mute => Audio_out.OUTPUTSELECT
mute => Audio_out.OUTPUTSELECT
mute => Audio_out.OUTPUTSELECT
mute => Audio_out.OUTPUTSELECT
mute => Audio_out.OUTPUTSELECT
mute => Audio_out.OUTPUTSELECT
mute => Audio_out.OUTPUTSELECT
mute => Audio_out.OUTPUTSELECT


|trx|tonegen:inst9
tone_out[0] <= tonesum:inst5.data_out[0]
tone_out[1] <= tonesum:inst5.data_out[1]
tone_out[2] <= tonesum:inst5.data_out[2]
tone_out[3] <= tonesum:inst5.data_out[3]
tone_out[4] <= tonesum:inst5.data_out[4]
tone_out[5] <= tonesum:inst5.data_out[5]
tone_out[6] <= tonesum:inst5.data_out[6]
tone_out[7] <= tonesum:inst5.data_out[7]
tone_out[8] <= tonesum:inst5.data_out[8]
tone_out[9] <= tonesum:inst5.data_out[9]
twotone => tonesum:inst5.twotone
twotone => inst4.IN1
clk_in => cw_nco:inst.clk_in
clk_in => cw_costable_raw:inst1.clock
clk_in => secondtone_nco:inst6.clk_in
clk_in => cw_costable_raw:inst3.clock
key => cw_nco:inst.key
key => inst4.IN0
tx => cw_nco:inst.tx
tx => secondtone_nco:inst6.tx


|trx|tonegen:inst9|tonesum:inst5
tone1_in[0] => Add0.IN11
tone1_in[0] => data_out.DATAA
tone1_in[1] => Add0.IN10
tone1_in[1] => data_out.DATAA
tone1_in[2] => Add0.IN9
tone1_in[2] => data_out.DATAA
tone1_in[3] => Add0.IN8
tone1_in[3] => data_out.DATAA
tone1_in[4] => Add0.IN7
tone1_in[4] => data_out.DATAA
tone1_in[5] => Add0.IN6
tone1_in[5] => data_out.DATAA
tone1_in[6] => Add0.IN5
tone1_in[6] => data_out.DATAA
tone1_in[7] => Add0.IN4
tone1_in[7] => data_out.DATAA
tone1_in[8] => Add0.IN3
tone1_in[8] => data_out.DATAA
tone1_in[9] => Add0.IN1
tone1_in[9] => Add0.IN2
tone1_in[9] => data_out.DATAA
tone2_in[0] => Add0.IN22
tone2_in[1] => Add0.IN21
tone2_in[2] => Add0.IN20
tone2_in[3] => Add0.IN19
tone2_in[4] => Add0.IN18
tone2_in[5] => Add0.IN17
tone2_in[6] => Add0.IN16
tone2_in[7] => Add0.IN15
tone2_in[8] => Add0.IN14
tone2_in[9] => Add0.IN12
tone2_in[9] => Add0.IN13
twotone => data_out.OUTPUTSELECT
twotone => data_out.OUTPUTSELECT
twotone => data_out.OUTPUTSELECT
twotone => data_out.OUTPUTSELECT
twotone => data_out.OUTPUTSELECT
twotone => data_out.OUTPUTSELECT
twotone => data_out.OUTPUTSELECT
twotone => data_out.OUTPUTSELECT
twotone => data_out.OUTPUTSELECT
twotone => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|trx|tonegen:inst9|cw_nco:inst
ADDR[0] <= ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_in => cos_out[0]~reg0.CLK
clk_in => cos_out[1]~reg0.CLK
clk_in => cos_out[2]~reg0.CLK
clk_in => cos_out[3]~reg0.CLK
clk_in => cos_out[4]~reg0.CLK
clk_in => cos_out[5]~reg0.CLK
clk_in => cos_out[6]~reg0.CLK
clk_in => cos_out[7]~reg0.CLK
clk_in => cos_out[8]~reg0.CLK
clk_in => cos_out[9]~reg0.CLK
clk_in => sign_cos_reg.CLK
clk_in => sign_cos.CLK
clk_in => ADDR[0]~reg0.CLK
clk_in => ADDR[1]~reg0.CLK
clk_in => ADDR[2]~reg0.CLK
clk_in => ADDR[3]~reg0.CLK
clk_in => ADDR[4]~reg0.CLK
clk_in => ADDR[5]~reg0.CLK
clk_in => ADDR[6]~reg0.CLK
clk_in => ADDR[7]~reg0.CLK
clk_in => reg1[1].CLK
clk_in => reg1[2].CLK
clk_in => reg1[3].CLK
clk_in => reg1[4].CLK
clk_in => reg1[5].CLK
clk_in => reg1[6].CLK
clk_in => reg1[7].CLK
clk_in => reg1[8].CLK
clk_in => reg1[9].CLK
clk_in => reg1[10].CLK
key => reg1[1].ENA
key => reg1[2].ENA
key => reg1[3].ENA
key => reg1[4].ENA
key => reg1[5].ENA
key => reg1[6].ENA
key => reg1[7].ENA
key => reg1[8].ENA
key => reg1[9].ENA
key => reg1[10].ENA
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
cos_raw[0] => cos_out.DATAB
cos_raw[0] => Add2.IN18
cos_raw[1] => cos_out.DATAB
cos_raw[1] => Add2.IN17
cos_raw[2] => cos_out.DATAB
cos_raw[2] => Add2.IN16
cos_raw[3] => cos_out.DATAB
cos_raw[3] => Add2.IN15
cos_raw[4] => cos_out.DATAB
cos_raw[4] => Add2.IN14
cos_raw[5] => cos_out.DATAB
cos_raw[5] => Add2.IN13
cos_raw[6] => cos_out.DATAB
cos_raw[6] => Add2.IN12
cos_raw[7] => cos_out.DATAB
cos_raw[7] => Add2.IN11
cos_raw[8] => cos_out.DATAB
cos_raw[8] => Add2.IN10
cos_out[0] <= cos_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[1] <= cos_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[2] <= cos_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[3] <= cos_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[4] <= cos_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[5] <= cos_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[6] <= cos_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[7] <= cos_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[8] <= cos_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[9] <= cos_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|tonegen:inst9|cw_costable_raw:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|trx|tonegen:inst9|cw_costable_raw:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aor3:auto_generated.address_a[0]
address_a[1] => altsyncram_aor3:auto_generated.address_a[1]
address_a[2] => altsyncram_aor3:auto_generated.address_a[2]
address_a[3] => altsyncram_aor3:auto_generated.address_a[3]
address_a[4] => altsyncram_aor3:auto_generated.address_a[4]
address_a[5] => altsyncram_aor3:auto_generated.address_a[5]
address_a[6] => altsyncram_aor3:auto_generated.address_a[6]
address_a[7] => altsyncram_aor3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aor3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aor3:auto_generated.q_a[0]
q_a[1] <= altsyncram_aor3:auto_generated.q_a[1]
q_a[2] <= altsyncram_aor3:auto_generated.q_a[2]
q_a[3] <= altsyncram_aor3:auto_generated.q_a[3]
q_a[4] <= altsyncram_aor3:auto_generated.q_a[4]
q_a[5] <= altsyncram_aor3:auto_generated.q_a[5]
q_a[6] <= altsyncram_aor3:auto_generated.q_a[6]
q_a[7] <= altsyncram_aor3:auto_generated.q_a[7]
q_a[8] <= altsyncram_aor3:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|tonegen:inst9|cw_costable_raw:inst1|altsyncram:altsyncram_component|altsyncram_aor3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|trx|tonegen:inst9|secondtone_nco:inst6
ADDR[0] <= ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_in => cos_out[0]~reg0.CLK
clk_in => cos_out[1]~reg0.CLK
clk_in => cos_out[2]~reg0.CLK
clk_in => cos_out[3]~reg0.CLK
clk_in => cos_out[4]~reg0.CLK
clk_in => cos_out[5]~reg0.CLK
clk_in => cos_out[6]~reg0.CLK
clk_in => cos_out[7]~reg0.CLK
clk_in => cos_out[8]~reg0.CLK
clk_in => cos_out[9]~reg0.CLK
clk_in => sign_cos_reg.CLK
clk_in => sign_cos.CLK
clk_in => ADDR[0]~reg0.CLK
clk_in => ADDR[1]~reg0.CLK
clk_in => ADDR[2]~reg0.CLK
clk_in => ADDR[3]~reg0.CLK
clk_in => ADDR[4]~reg0.CLK
clk_in => ADDR[5]~reg0.CLK
clk_in => ADDR[6]~reg0.CLK
clk_in => ADDR[7]~reg0.CLK
clk_in => reg1[1].CLK
clk_in => reg1[2].CLK
clk_in => reg1[3].CLK
clk_in => reg1[4].CLK
clk_in => reg1[5].CLK
clk_in => reg1[6].CLK
clk_in => reg1[7].CLK
clk_in => reg1[8].CLK
clk_in => reg1[9].CLK
clk_in => reg1[10].CLK
key => reg1[1].ENA
key => reg1[2].ENA
key => reg1[3].ENA
key => reg1[4].ENA
key => reg1[5].ENA
key => reg1[6].ENA
key => reg1[7].ENA
key => reg1[8].ENA
key => reg1[9].ENA
key => reg1[10].ENA
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
tx => reg1.OUTPUTSELECT
cos_raw[0] => cos_out.DATAB
cos_raw[0] => Add2.IN18
cos_raw[1] => cos_out.DATAB
cos_raw[1] => Add2.IN17
cos_raw[2] => cos_out.DATAB
cos_raw[2] => Add2.IN16
cos_raw[3] => cos_out.DATAB
cos_raw[3] => Add2.IN15
cos_raw[4] => cos_out.DATAB
cos_raw[4] => Add2.IN14
cos_raw[5] => cos_out.DATAB
cos_raw[5] => Add2.IN13
cos_raw[6] => cos_out.DATAB
cos_raw[6] => Add2.IN12
cos_raw[7] => cos_out.DATAB
cos_raw[7] => Add2.IN11
cos_raw[8] => cos_out.DATAB
cos_raw[8] => Add2.IN10
cos_out[0] <= cos_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[1] <= cos_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[2] <= cos_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[3] <= cos_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[4] <= cos_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[5] <= cos_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[6] <= cos_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[7] <= cos_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[8] <= cos_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_out[9] <= cos_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|tonegen:inst9|cw_costable_raw:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|trx|tonegen:inst9|cw_costable_raw:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aor3:auto_generated.address_a[0]
address_a[1] => altsyncram_aor3:auto_generated.address_a[1]
address_a[2] => altsyncram_aor3:auto_generated.address_a[2]
address_a[3] => altsyncram_aor3:auto_generated.address_a[3]
address_a[4] => altsyncram_aor3:auto_generated.address_a[4]
address_a[5] => altsyncram_aor3:auto_generated.address_a[5]
address_a[6] => altsyncram_aor3:auto_generated.address_a[6]
address_a[7] => altsyncram_aor3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aor3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aor3:auto_generated.q_a[0]
q_a[1] <= altsyncram_aor3:auto_generated.q_a[1]
q_a[2] <= altsyncram_aor3:auto_generated.q_a[2]
q_a[3] <= altsyncram_aor3:auto_generated.q_a[3]
q_a[4] <= altsyncram_aor3:auto_generated.q_a[4]
q_a[5] <= altsyncram_aor3:auto_generated.q_a[5]
q_a[6] <= altsyncram_aor3:auto_generated.q_a[6]
q_a[7] <= altsyncram_aor3:auto_generated.q_a[7]
q_a[8] <= altsyncram_aor3:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|tonegen:inst9|cw_costable_raw:inst3|altsyncram:altsyncram_component|altsyncram_aor3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|trx|clkdiv:inst1
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
clk_in => counter[16].CLK
clk_in => counter[17].CLK
clk_in => counter[18].CLK
clk_in => counter[19].CLK
clk_in => counter[20].CLK
clk_in => counter[21].CLK
clk_in => counter[22].CLK
clk_slow <= counter[22].DB_MAX_OUTPUT_PORT_TYPE
POR[0] <= POR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
POR[1] <= POR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|pll_dac:inst2
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|trx|pll_dac:inst2|altpll:altpll_component
inclk[0] => pll_dac_altpll:auto_generated.inclk[0]
inclk[1] => pll_dac_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_dac_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|trx|pll_dac:inst2|altpll:altpll_component|pll_dac_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|trx|dac5672_interface:inst3
DA[0] <= DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[1] <= DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[2] <= DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[3] <= DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[4] <= DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[5] <= DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[6] <= DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[7] <= DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[8] <= DA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[9] <= DA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[10] <= DA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[11] <= DA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[12] <= DA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[13] <= DA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SELECTIQ <= A_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
RESETIQ <= RESETIQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mod_Data[0] => B_data_r.DATAA
Mod_Data[0] => A_data_r.DATAA
Mod_Data[1] => B_data_r.DATAA
Mod_Data[1] => A_data_r.DATAA
Mod_Data[2] => B_data_r.DATAA
Mod_Data[2] => A_data_r.DATAA
Mod_Data[3] => B_data_r.DATAA
Mod_Data[3] => A_data_r.DATAA
Mod_Data[4] => B_data_r.DATAA
Mod_Data[4] => A_data_r.DATAA
Mod_Data[5] => B_data_r.DATAA
Mod_Data[5] => A_data_r.DATAA
Mod_Data[6] => B_data_r.DATAA
Mod_Data[6] => A_data_r.DATAA
Mod_Data[7] => B_data_r.DATAA
Mod_Data[7] => A_data_r.DATAA
Mod_Data[8] => B_data_r.DATAA
Mod_Data[8] => A_data_r.DATAA
Mod_Data[9] => B_data_r.DATAA
Mod_Data[9] => A_data_r.DATAA
Mod_Data[10] => B_data_r.DATAA
Mod_Data[10] => A_data_r.DATAA
Mod_Data[11] => B_data_r.DATAA
Mod_Data[11] => A_data_r.DATAA
Mod_Data[12] => B_data_r.DATAA
Mod_Data[12] => A_data_r.DATAA
Mod_Data[13] => A_data_r.DATAA
Mod_Data[13] => B_data_r.DATAA
A_Data_nomod[0] => A_data_r.DATAB
A_Data_nomod[0] => A_data_r.DATAA
A_Data_nomod[1] => A_data_r.DATAB
A_Data_nomod[1] => A_data_r.DATAA
A_Data_nomod[2] => A_data_r.DATAB
A_Data_nomod[2] => A_data_r.DATAA
A_Data_nomod[3] => A_data_r.DATAB
A_Data_nomod[3] => A_data_r.DATAA
A_Data_nomod[4] => A_data_r.DATAB
A_Data_nomod[4] => A_data_r.DATAA
A_Data_nomod[5] => A_data_r.DATAB
A_Data_nomod[5] => A_data_r.DATAA
A_Data_nomod[6] => A_data_r.DATAB
A_Data_nomod[6] => A_data_r.DATAA
A_Data_nomod[7] => A_data_r.DATAB
A_Data_nomod[7] => A_data_r.DATAA
A_Data_nomod[8] => A_data_r.DATAB
A_Data_nomod[8] => A_data_r.DATAA
A_Data_nomod[9] => A_data_r.DATAB
A_Data_nomod[9] => A_data_r.DATAA
A_Data_nomod[10] => A_data_r.DATAB
A_Data_nomod[10] => A_data_r.DATAA
A_Data_nomod[11] => A_data_r.DATAB
A_Data_nomod[11] => A_data_r.DATAA
A_Data_nomod[12] => A_data_r.DATAB
A_Data_nomod[12] => A_data_r.DATAA
A_Data_nomod[13] => A_data_r.DATAA
A_Data_nomod[13] => A_data_r.DATAB
B_Data_nomod[0] => B_data_r.DATAB
B_Data_nomod[1] => B_data_r.DATAB
B_Data_nomod[2] => B_data_r.DATAB
B_Data_nomod[2] => B_data_r.DATAB
B_Data_nomod[3] => B_data_r.DATAB
B_Data_nomod[3] => B_data_r.DATAB
B_Data_nomod[4] => B_data_r.DATAB
B_Data_nomod[4] => B_data_r.DATAB
B_Data_nomod[5] => B_data_r.DATAB
B_Data_nomod[5] => B_data_r.DATAB
B_Data_nomod[6] => B_data_r.DATAB
B_Data_nomod[6] => B_data_r.DATAB
B_Data_nomod[7] => B_data_r.DATAB
B_Data_nomod[7] => B_data_r.DATAB
B_Data_nomod[8] => B_data_r.DATAB
B_Data_nomod[8] => B_data_r.DATAB
B_Data_nomod[9] => B_data_r.DATAB
B_Data_nomod[9] => B_data_r.DATAB
B_Data_nomod[10] => B_data_r.DATAB
B_Data_nomod[10] => B_data_r.DATAB
B_Data_nomod[11] => B_data_r.DATAB
B_Data_nomod[11] => B_data_r.DATAB
B_Data_nomod[12] => B_data_r.DATAB
B_Data_nomod[12] => B_data_r.DATAB
B_Data_nomod[13] => B_data_r.DATAB
B_Data_nomod[13] => B_data_r.DATAB
B_Data_nomod[13] => B_data_r.DATAB
B_Data_nomod[13] => B_data_r.DATAB
clk240 => B_clk~reg0.CLK
clk240 => A_clk~reg0.CLK
clk240 => \p0:sel.CLK
clk240 => DAC_clk_signal_1.DATAIN
B_clk <= B_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_clk <= A_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
POR[0] => Equal0.IN3
POR[1] => Equal0.IN2
tx => reg_A_data.IN0
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
tx => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => B_data_r.OUTPUTSELECT
modsel_A_B => reg_A_data.IN1
cw_tx_nomod => reg_A_data.IN0
key => reg_A_data.IN1
fm => reg_A_data.IN1
DAC_clk <= DAC_clk.DB_MAX_OUTPUT_PORT_TYPE


|trx|cos_DACA:inst23
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]


|trx|cos_DACA:inst23|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jvs3:auto_generated.address_a[0]
address_a[1] => altsyncram_jvs3:auto_generated.address_a[1]
address_a[2] => altsyncram_jvs3:auto_generated.address_a[2]
address_a[3] => altsyncram_jvs3:auto_generated.address_a[3]
address_a[4] => altsyncram_jvs3:auto_generated.address_a[4]
address_a[5] => altsyncram_jvs3:auto_generated.address_a[5]
address_a[6] => altsyncram_jvs3:auto_generated.address_a[6]
address_a[7] => altsyncram_jvs3:auto_generated.address_a[7]
address_a[8] => altsyncram_jvs3:auto_generated.address_a[8]
address_a[9] => altsyncram_jvs3:auto_generated.address_a[9]
address_a[10] => altsyncram_jvs3:auto_generated.address_a[10]
address_a[11] => altsyncram_jvs3:auto_generated.address_a[11]
address_a[12] => altsyncram_jvs3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jvs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jvs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_jvs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_jvs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_jvs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_jvs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_jvs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_jvs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_jvs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_jvs3:auto_generated.q_a[8]
q_a[9] <= altsyncram_jvs3:auto_generated.q_a[9]
q_a[10] <= altsyncram_jvs3:auto_generated.q_a[10]
q_a[11] <= altsyncram_jvs3:auto_generated.q_a[11]
q_a[12] <= altsyncram_jvs3:auto_generated.q_a[12]
q_a[13] <= altsyncram_jvs3:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|cos_DACA:inst23|altsyncram:altsyncram_component|altsyncram_jvs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|trx|rf_nco2:inst32
freq_A[0] => addnum_A.DATAA
freq_A[0] => addnum_A[0].DATAB
freq_A[0] => Add10.IN22
freq_A[1] => addnum_A[1].DATAB
freq_A[1] => Add9.IN24
freq_A[1] => Add10.IN21
freq_A[2] => addnum_A[2].DATAB
freq_A[2] => Add9.IN13
freq_A[2] => Add10.IN20
freq_A[3] => addnum_A[3].DATAB
freq_A[3] => Add9.IN12
freq_A[3] => Add10.IN19
freq_A[4] => addnum_A[4].DATAB
freq_A[4] => Add9.IN11
freq_A[4] => Add10.IN18
freq_A[5] => addnum_A[5].DATAB
freq_A[5] => Add9.IN10
freq_A[5] => Add10.IN17
freq_A[6] => addnum_A[6].DATAB
freq_A[6] => Add9.IN9
freq_A[6] => Add10.IN16
freq_A[7] => addnum_A[7].DATAB
freq_A[7] => Add9.IN23
freq_A[7] => Add10.IN15
freq_A[8] => addnum_A[8].DATAB
freq_A[8] => Add9.IN8
freq_A[8] => Add10.IN14
freq_A[9] => addnum_A[9].DATAB
freq_A[9] => Add9.IN22
freq_A[9] => Add10.IN13
freq_A[10] => addnum_A[10].DATAB
freq_A[10] => Add9.IN21
freq_A[10] => Add10.IN12
freq_A[11] => addnum_A[11].DATAB
freq_A[11] => Add9.IN20
freq_A[11] => Add10.IN11
freq_A[12] => addnum_A[12].DATAB
freq_A[12] => Add9.IN7
freq_A[12] => Add10.IN10
freq_A[13] => addnum_A[13].DATAB
freq_A[13] => Add9.IN6
freq_A[13] => Add10.IN9
freq_A[14] => addnum_A[14].DATAB
freq_A[14] => Add9.IN19
freq_A[14] => Add10.IN8
freq_A[15] => addnum_A[15].DATAB
freq_A[15] => Add9.IN5
freq_A[15] => Add10.IN7
freq_A[16] => addnum_A[16].DATAB
freq_A[16] => Add9.IN18
freq_A[16] => Add10.IN6
freq_A[17] => addnum_A[17].DATAB
freq_A[17] => Add9.IN17
freq_A[17] => Add10.IN5
freq_A[18] => addnum_A[18].DATAB
freq_A[18] => Add9.IN4
freq_A[18] => Add10.IN4
freq_A[19] => addnum_A[19].DATAB
freq_A[19] => Add9.IN16
freq_A[19] => Add10.IN3
freq_A[20] => addnum_A[20].DATAB
freq_A[20] => Add9.IN15
freq_A[20] => Add10.IN2
freq_A[21] => addnum_A[21].DATAB
freq_A[21] => Add9.IN3
freq_A[21] => Add10.IN1
freq_A[22] => addnum_A[22].DATAB
freq_A[22] => Add9.IN14
freq_A[22] => Add10.IN25
freq_A[23] => addnum_A[23].DATAB
freq_A[23] => Add9.IN2
freq_A[23] => Add10.IN24
freq_A[24] => addnum_A[24].DATAB
freq_A[24] => Add9.IN1
freq_A[24] => Add10.IN0
ADDR_B[0] <= ADDR_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_B[1] <= ADDR_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_B[2] <= ADDR_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_B[3] <= ADDR_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_B[4] <= ADDR_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_B[5] <= ADDR_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_B[6] <= ADDR_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_B[7] <= ADDR_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_B[8] <= ADDR_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_B[9] <= ADDR_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_B[10] <= ADDR_B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[0] <= ADDR_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[1] <= ADDR_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[2] <= ADDR_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[3] <= ADDR_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[4] <= ADDR_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[5] <= ADDR_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[6] <= ADDR_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[7] <= ADDR_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[8] <= ADDR_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[9] <= ADDR_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[10] <= ADDR_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[11] <= ADDR_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_A[12] <= ADDR_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_clk => ADDR_B[0]~reg0.CLK
B_clk => ADDR_B[1]~reg0.CLK
B_clk => ADDR_B[2]~reg0.CLK
B_clk => ADDR_B[3]~reg0.CLK
B_clk => ADDR_B[4]~reg0.CLK
B_clk => ADDR_B[5]~reg0.CLK
B_clk => ADDR_B[6]~reg0.CLK
B_clk => ADDR_B[7]~reg0.CLK
B_clk => ADDR_B[8]~reg0.CLK
B_clk => ADDR_B[9]~reg0.CLK
B_clk => ADDR_B[10]~reg0.CLK
B_clk => reg0_buff[9].CLK
B_clk => reg0_buff[10].CLK
B_clk => reg0_buff[11].CLK
B_clk => reg0_buff[12].CLK
B_clk => reg0_buff[13].CLK
B_clk => reg0_buff[14].CLK
B_clk => reg0_buff[15].CLK
B_clk => reg0_buff[16].CLK
B_clk => reg0_buff[17].CLK
B_clk => reg0_buff[18].CLK
B_clk => reg0_buff[19].CLK
B_clk => reg0[0].CLK
B_clk => reg0[1].CLK
B_clk => reg0[2].CLK
B_clk => reg0[3].CLK
B_clk => reg0[4].CLK
B_clk => reg0[5].CLK
B_clk => reg0[6].CLK
B_clk => reg0[7].CLK
B_clk => reg0[8].CLK
B_clk => reg0[9].CLK
B_clk => reg0[10].CLK
B_clk => reg0[11].CLK
B_clk => reg0[12].CLK
B_clk => reg0[13].CLK
B_clk => reg0[14].CLK
B_clk => reg0[15].CLK
B_clk => reg0[16].CLK
B_clk => reg0[17].CLK
B_clk => reg0[18].CLK
B_clk => reg0[19].CLK
B_clk => \p1:avgcount[0].CLK
B_clk => \p1:avgcount[1].CLK
B_clk => \p1:avgcount[2].CLK
B_clk => \p1:avgcount[3].CLK
A_clk => ADDR_A[0]~reg0.CLK
A_clk => ADDR_A[1]~reg0.CLK
A_clk => ADDR_A[2]~reg0.CLK
A_clk => ADDR_A[3]~reg0.CLK
A_clk => ADDR_A[4]~reg0.CLK
A_clk => ADDR_A[5]~reg0.CLK
A_clk => ADDR_A[6]~reg0.CLK
A_clk => ADDR_A[7]~reg0.CLK
A_clk => ADDR_A[8]~reg0.CLK
A_clk => ADDR_A[9]~reg0.CLK
A_clk => ADDR_A[10]~reg0.CLK
A_clk => ADDR_A[11]~reg0.CLK
A_clk => ADDR_A[12]~reg0.CLK
A_clk => reg1_buff[12].CLK
A_clk => reg1_buff[13].CLK
A_clk => reg1_buff[14].CLK
A_clk => reg1_buff[15].CLK
A_clk => reg1_buff[16].CLK
A_clk => reg1_buff[17].CLK
A_clk => reg1_buff[18].CLK
A_clk => reg1_buff[19].CLK
A_clk => reg1_buff[20].CLK
A_clk => reg1_buff[21].CLK
A_clk => reg1_buff[22].CLK
A_clk => reg1_buff[23].CLK
A_clk => reg1_buff[24].CLK
A_clk => reg1[0].CLK
A_clk => reg1[1].CLK
A_clk => reg1[2].CLK
A_clk => reg1[3].CLK
A_clk => reg1[4].CLK
A_clk => reg1[5].CLK
A_clk => reg1[6].CLK
A_clk => reg1[7].CLK
A_clk => reg1[8].CLK
A_clk => reg1[9].CLK
A_clk => reg1[10].CLK
A_clk => reg1[11].CLK
A_clk => reg1[12].CLK
A_clk => reg1[13].CLK
A_clk => reg1[14].CLK
A_clk => reg1[15].CLK
A_clk => reg1[16].CLK
A_clk => reg1[17].CLK
A_clk => reg1[18].CLK
A_clk => reg1[19].CLK
A_clk => reg1[20].CLK
A_clk => reg1[21].CLK
A_clk => reg1[22].CLK
A_clk => reg1[23].CLK
A_clk => reg1[24].CLK
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_B.OUTPUTSELECT
tx => addnum_A.IN0
tx => \p1:avgcount[3].ENA
tx => \p1:avgcount[2].ENA
tx => \p1:avgcount[1].ENA
tx => \p1:avgcount[0].ENA
mode => addnum_A.IN1
if_freq => Add0.IN18
if_freq => addnum_B.DATAA
if_freq => Add1.IN6
if_freq => Add1.IN7
if_freq => Add1.IN8
if_freq => Add2.IN8
if_freq => Add2.IN9
if_freq => Add2.IN10
if_freq => Add5.IN5
if_freq => Add5.IN6
if_freq => Add6.IN5
if_freq => Add6.IN6
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => addnum_A.OUTPUTSELECT
if_freq => Add4.IN11
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => Add3.IN7
if_freq => addnum_B.DATAB
if_freq => addnum_B.DATAA
if_freq => Add1.IN4
if_freq => Add2.IN6
if_freq => addnum_B.DATAA
if_freq => Add1.IN5
if_freq => Add2.IN7
if_freq => addnum_B.DATAA
if_freq => Add5.IN3
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => Add6.IN3
if_freq => addnum_B.DATAA
if_freq => addnum_B.DATAA
if_freq => Add0.IN9
if_freq => addnum_B.DATAA
if_freq => Add0.IN10
if_freq => addnum_B.DATAA
if_freq => Add0.IN11
if_freq => addnum_B.DATAA
if_freq => Add0.IN12
if_freq => addnum_B.DATAA
if_freq => Add0.IN13
if_freq => addnum_B.DATAA
if_freq => Add0.IN14
if_freq => addnum_B.DATAA
if_freq => Add0.IN15
if_freq => addnum_B.DATAA
if_freq => Add0.IN16
if_freq => addnum_B.DATAA
if_freq => Add0.IN17
if_freq => addnum_B.DATAA
clar[0] => Equal0.IN13
clar[0] => LessThan0.IN4
clar[1] => Equal0.IN12
clar[1] => LessThan0.IN3
clar[2] => Equal0.IN11
clar[2] => LessThan0.IN2
clar[3] => Equal0.IN10
clar[3] => LessThan0.IN1
clar[4] => Equal0.IN9
clar[4] => Add1.IN10
clar[4] => Add3.IN16
clar[5] => Equal0.IN8
clar[5] => Add1.IN9
clar[5] => Add3.IN15
clar[6] => Equal0.IN7
clar[6] => addnum_B.OUTPUTSELECT
clar[6] => addnum_B.OUTPUTSELECT
clar[6] => addnum_B.OUTPUTSELECT
clar[6] => addnum_B.OUTPUTSELECT
clar[6] => addnum_B.OUTPUTSELECT
clar[6] => addnum_B.OUTPUTSELECT
clar[6] => addnum_B.OUTPUTSELECT
clar[6] => addnum_B.OUTPUTSELECT
clar[6] => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm => addnum_B.OUTPUTSELECT
fm_audio_in[0] => ~NO_FANOUT~
fm_audio_in[1] => ~NO_FANOUT~
fm_audio_in[2] => ~NO_FANOUT~
fm_audio_in[3] => addnum_B.DATAB
fm_audio_in[4] => addnum_B.DATAB
fm_audio_in[5] => Add0.IN36
fm_audio_in[6] => Add0.IN35
fm_audio_in[7] => Add0.IN34
fm_audio_in[8] => Add0.IN33
fm_audio_in[9] => Add0.IN19
fm_audio_in[9] => Add0.IN20
fm_audio_in[9] => Add0.IN21
fm_audio_in[9] => Add0.IN22
fm_audio_in[9] => Add0.IN23
fm_audio_in[9] => Add0.IN24
fm_audio_in[9] => Add0.IN25
fm_audio_in[9] => Add0.IN26
fm_audio_in[9] => Add0.IN27
fm_audio_in[9] => Add0.IN28
fm_audio_in[9] => Add0.IN29
fm_audio_in[9] => Add0.IN30
fm_audio_in[9] => Add0.IN31
fm_audio_in[9] => Add0.IN32


|trx|cos_DACB:inst31
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]


|trx|cos_DACB:inst31|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mqs3:auto_generated.address_a[0]
address_a[1] => altsyncram_mqs3:auto_generated.address_a[1]
address_a[2] => altsyncram_mqs3:auto_generated.address_a[2]
address_a[3] => altsyncram_mqs3:auto_generated.address_a[3]
address_a[4] => altsyncram_mqs3:auto_generated.address_a[4]
address_a[5] => altsyncram_mqs3:auto_generated.address_a[5]
address_a[6] => altsyncram_mqs3:auto_generated.address_a[6]
address_a[7] => altsyncram_mqs3:auto_generated.address_a[7]
address_a[8] => altsyncram_mqs3:auto_generated.address_a[8]
address_a[9] => altsyncram_mqs3:auto_generated.address_a[9]
address_a[10] => altsyncram_mqs3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mqs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mqs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_mqs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_mqs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_mqs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_mqs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_mqs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_mqs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_mqs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_mqs3:auto_generated.q_a[8]
q_a[9] <= altsyncram_mqs3:auto_generated.q_a[9]
q_a[10] <= altsyncram_mqs3:auto_generated.q_a[10]
q_a[11] <= altsyncram_mqs3:auto_generated.q_a[11]
q_a[12] <= altsyncram_mqs3:auto_generated.q_a[12]
q_a[13] <= altsyncram_mqs3:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|cos_DACB:inst31|altsyncram:altsyncram_component|altsyncram_mqs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|trx|weaver_tx_mult:inst18
Mod_data_out[0] <= weaver_tx_mixsum:inst3.Mod_data_out[0]
Mod_data_out[1] <= weaver_tx_mixsum:inst3.Mod_data_out[1]
Mod_data_out[2] <= weaver_tx_mixsum:inst3.Mod_data_out[2]
Mod_data_out[3] <= weaver_tx_mixsum:inst3.Mod_data_out[3]
Mod_data_out[4] <= weaver_tx_mixsum:inst3.Mod_data_out[4]
Mod_data_out[5] <= weaver_tx_mixsum:inst3.Mod_data_out[5]
Mod_data_out[6] <= weaver_tx_mixsum:inst3.Mod_data_out[6]
Mod_data_out[7] <= weaver_tx_mixsum:inst3.Mod_data_out[7]
Mod_data_out[8] <= weaver_tx_mixsum:inst3.Mod_data_out[8]
Mod_data_out[9] <= weaver_tx_mixsum:inst3.Mod_data_out[9]
Mod_data_out[10] <= weaver_tx_mixsum:inst3.Mod_data_out[10]
Mod_data_out[11] <= weaver_tx_mixsum:inst3.Mod_data_out[11]
Mod_data_out[12] <= weaver_tx_mixsum:inst3.Mod_data_out[12]
Mod_data_out[13] <= weaver_tx_mixsum:inst3.Mod_data_out[13]
CLK_A => mod_clock_mux:inst.clk_A
CLK_B => mod_clock_mux:inst.clk_B
modsel_A_B => mod_clock_mux:inst.sel_A_B
modsel_A_B => LO_select:inst6.sel_A_B
modsel_A_B => LO_select:inst7.sel_A_B
usb_lsb => weaver_tx_mixsum:inst3.usb_lsb
enable => weaver_tx_mixsum:inst3.tx
enable => tx_synchbuff:inst2.tx
enable => tx_synchbuff:inst4.tx
clk_data => tx_synchbuff:inst2.clk_data
clk_data => tx_synchbuff:inst4.clk_data
I_data_in[0] => tx_synchbuff:inst2.data_in[0]
I_data_in[1] => tx_synchbuff:inst2.data_in[1]
I_data_in[2] => tx_synchbuff:inst2.data_in[2]
I_data_in[3] => tx_synchbuff:inst2.data_in[3]
I_data_in[4] => tx_synchbuff:inst2.data_in[4]
I_data_in[5] => tx_synchbuff:inst2.data_in[5]
I_data_in[6] => tx_synchbuff:inst2.data_in[6]
I_data_in[7] => tx_synchbuff:inst2.data_in[7]
I_data_in[8] => tx_synchbuff:inst2.data_in[8]
I_data_in[9] => tx_synchbuff:inst2.data_in[9]
I_data_in[10] => tx_synchbuff:inst2.data_in[10]
I_data_in[11] => tx_synchbuff:inst2.data_in[11]
I_data_in[12] => tx_synchbuff:inst2.data_in[12]
I_data_in[13] => tx_synchbuff:inst2.data_in[13]
I_LO_in_A[0] => LO_select:inst6.LO_in_A[0]
I_LO_in_A[1] => LO_select:inst6.LO_in_A[1]
I_LO_in_A[2] => LO_select:inst6.LO_in_A[2]
I_LO_in_A[3] => LO_select:inst6.LO_in_A[3]
I_LO_in_A[4] => LO_select:inst6.LO_in_A[4]
I_LO_in_A[5] => LO_select:inst6.LO_in_A[5]
I_LO_in_A[6] => LO_select:inst6.LO_in_A[6]
I_LO_in_A[7] => LO_select:inst6.LO_in_A[7]
I_LO_in_A[8] => LO_select:inst6.LO_in_A[8]
I_LO_in_A[9] => LO_select:inst6.LO_in_A[9]
I_LO_in_A[10] => LO_select:inst6.LO_in_A[10]
I_LO_in_A[11] => LO_select:inst6.LO_in_A[11]
I_LO_in_A[12] => LO_select:inst6.LO_in_A[12]
I_LO_in_A[13] => LO_select:inst6.LO_in_A[13]
I_LO_in_B[0] => LO_select:inst6.LO_in_B[0]
I_LO_in_B[1] => LO_select:inst6.LO_in_B[1]
I_LO_in_B[2] => LO_select:inst6.LO_in_B[2]
I_LO_in_B[3] => LO_select:inst6.LO_in_B[3]
I_LO_in_B[4] => LO_select:inst6.LO_in_B[4]
I_LO_in_B[5] => LO_select:inst6.LO_in_B[5]
I_LO_in_B[6] => LO_select:inst6.LO_in_B[6]
I_LO_in_B[7] => LO_select:inst6.LO_in_B[7]
I_LO_in_B[8] => LO_select:inst6.LO_in_B[8]
I_LO_in_B[9] => LO_select:inst6.LO_in_B[9]
I_LO_in_B[10] => LO_select:inst6.LO_in_B[10]
I_LO_in_B[11] => LO_select:inst6.LO_in_B[11]
I_LO_in_B[12] => LO_select:inst6.LO_in_B[12]
I_LO_in_B[13] => LO_select:inst6.LO_in_B[13]
Q_data_in[0] => tx_synchbuff:inst4.data_in[0]
Q_data_in[1] => tx_synchbuff:inst4.data_in[1]
Q_data_in[2] => tx_synchbuff:inst4.data_in[2]
Q_data_in[3] => tx_synchbuff:inst4.data_in[3]
Q_data_in[4] => tx_synchbuff:inst4.data_in[4]
Q_data_in[5] => tx_synchbuff:inst4.data_in[5]
Q_data_in[6] => tx_synchbuff:inst4.data_in[6]
Q_data_in[7] => tx_synchbuff:inst4.data_in[7]
Q_data_in[8] => tx_synchbuff:inst4.data_in[8]
Q_data_in[9] => tx_synchbuff:inst4.data_in[9]
Q_data_in[10] => tx_synchbuff:inst4.data_in[10]
Q_data_in[11] => tx_synchbuff:inst4.data_in[11]
Q_data_in[12] => tx_synchbuff:inst4.data_in[12]
Q_data_in[13] => tx_synchbuff:inst4.data_in[13]
Q_LO_in_A[0] => LO_select:inst7.LO_in_A[0]
Q_LO_in_A[1] => LO_select:inst7.LO_in_A[1]
Q_LO_in_A[2] => LO_select:inst7.LO_in_A[2]
Q_LO_in_A[3] => LO_select:inst7.LO_in_A[3]
Q_LO_in_A[4] => LO_select:inst7.LO_in_A[4]
Q_LO_in_A[5] => LO_select:inst7.LO_in_A[5]
Q_LO_in_A[6] => LO_select:inst7.LO_in_A[6]
Q_LO_in_A[7] => LO_select:inst7.LO_in_A[7]
Q_LO_in_A[8] => LO_select:inst7.LO_in_A[8]
Q_LO_in_A[9] => LO_select:inst7.LO_in_A[9]
Q_LO_in_A[10] => LO_select:inst7.LO_in_A[10]
Q_LO_in_A[11] => LO_select:inst7.LO_in_A[11]
Q_LO_in_A[12] => LO_select:inst7.LO_in_A[12]
Q_LO_in_A[13] => LO_select:inst7.LO_in_A[13]
Q_LO_in_B[0] => LO_select:inst7.LO_in_B[0]
Q_LO_in_B[1] => LO_select:inst7.LO_in_B[1]
Q_LO_in_B[2] => LO_select:inst7.LO_in_B[2]
Q_LO_in_B[3] => LO_select:inst7.LO_in_B[3]
Q_LO_in_B[4] => LO_select:inst7.LO_in_B[4]
Q_LO_in_B[5] => LO_select:inst7.LO_in_B[5]
Q_LO_in_B[6] => LO_select:inst7.LO_in_B[6]
Q_LO_in_B[7] => LO_select:inst7.LO_in_B[7]
Q_LO_in_B[8] => LO_select:inst7.LO_in_B[8]
Q_LO_in_B[9] => LO_select:inst7.LO_in_B[9]
Q_LO_in_B[10] => LO_select:inst7.LO_in_B[10]
Q_LO_in_B[11] => LO_select:inst7.LO_in_B[11]
Q_LO_in_B[12] => LO_select:inst7.LO_in_B[12]
Q_LO_in_B[13] => LO_select:inst7.LO_in_B[13]


|trx|weaver_tx_mult:inst18|weaver_tx_mixsum:inst3
I_prod_in[0] => I_prod[0].DATAIN
I_prod_in[1] => I_prod[1].DATAIN
I_prod_in[2] => I_prod[2].DATAIN
I_prod_in[3] => I_prod[3].DATAIN
I_prod_in[4] => I_prod[4].DATAIN
I_prod_in[5] => I_prod[5].DATAIN
I_prod_in[6] => I_prod[6].DATAIN
I_prod_in[7] => I_prod[7].DATAIN
I_prod_in[8] => I_prod[8].DATAIN
I_prod_in[9] => I_prod[9].DATAIN
I_prod_in[10] => I_prod[10].DATAIN
I_prod_in[11] => I_prod[11].DATAIN
I_prod_in[12] => I_prod[12].DATAIN
I_prod_in[13] => I_prod[13].DATAIN
I_prod_in[14] => I_prod[14].DATAIN
I_prod_in[15] => I_prod[15].DATAIN
I_prod_in[16] => I_prod[16].DATAIN
I_prod_in[17] => I_prod[17].DATAIN
I_prod_in[18] => I_prod[18].DATAIN
I_prod_in[19] => I_prod[19].DATAIN
I_prod_in[20] => I_prod[20].DATAIN
I_prod_in[21] => I_prod[21].DATAIN
I_prod_in[22] => I_prod[22].DATAIN
I_prod_in[23] => I_prod[23].DATAIN
I_prod_in[24] => I_prod[24].DATAIN
I_prod_in[25] => I_prod[25].DATAIN
I_prod_in[26] => I_prod[26].DATAIN
I_prod_in[27] => I_prod[27].DATAIN
Q_prod_in[0] => Q_prod[0].DATAIN
Q_prod_in[1] => Q_prod[1].DATAIN
Q_prod_in[2] => Q_prod[2].DATAIN
Q_prod_in[3] => Q_prod[3].DATAIN
Q_prod_in[4] => Q_prod[4].DATAIN
Q_prod_in[5] => Q_prod[5].DATAIN
Q_prod_in[6] => Q_prod[6].DATAIN
Q_prod_in[7] => Q_prod[7].DATAIN
Q_prod_in[8] => Q_prod[8].DATAIN
Q_prod_in[9] => Q_prod[9].DATAIN
Q_prod_in[10] => Q_prod[10].DATAIN
Q_prod_in[11] => Q_prod[11].DATAIN
Q_prod_in[12] => Q_prod[12].DATAIN
Q_prod_in[13] => Q_prod[13].DATAIN
Q_prod_in[14] => Q_prod[14].DATAIN
Q_prod_in[15] => Q_prod[15].DATAIN
Q_prod_in[16] => Q_prod[16].DATAIN
Q_prod_in[17] => Q_prod[17].DATAIN
Q_prod_in[18] => Q_prod[18].DATAIN
Q_prod_in[19] => Q_prod[19].DATAIN
Q_prod_in[20] => Q_prod[20].DATAIN
Q_prod_in[21] => Q_prod[21].DATAIN
Q_prod_in[22] => Q_prod[22].DATAIN
Q_prod_in[23] => Q_prod[23].DATAIN
Q_prod_in[24] => Q_prod[24].DATAIN
Q_prod_in[25] => Q_prod[25].DATAIN
Q_prod_in[26] => Q_prod[26].DATAIN
Q_prod_in[27] => Q_prod[27].DATAIN
clk_in => mixsum_sig[12].CLK
clk_in => mixsum_sig[13].CLK
clk_in => mixsum_sig[14].CLK
clk_in => mixsum_sig[15].CLK
clk_in => mixsum_sig[16].CLK
clk_in => mixsum_sig[17].CLK
clk_in => mixsum_sig[18].CLK
clk_in => mixsum_sig[19].CLK
clk_in => mixsum_sig[20].CLK
clk_in => mixsum_sig[21].CLK
clk_in => mixsum_sig[22].CLK
clk_in => mixsum_sig[23].CLK
clk_in => mixsum_sig[24].CLK
clk_in => mixsum_sig[25].CLK
clk_in => Q_prod[0].CLK
clk_in => Q_prod[1].CLK
clk_in => Q_prod[2].CLK
clk_in => Q_prod[3].CLK
clk_in => Q_prod[4].CLK
clk_in => Q_prod[5].CLK
clk_in => Q_prod[6].CLK
clk_in => Q_prod[7].CLK
clk_in => Q_prod[8].CLK
clk_in => Q_prod[9].CLK
clk_in => Q_prod[10].CLK
clk_in => Q_prod[11].CLK
clk_in => Q_prod[12].CLK
clk_in => Q_prod[13].CLK
clk_in => Q_prod[14].CLK
clk_in => Q_prod[15].CLK
clk_in => Q_prod[16].CLK
clk_in => Q_prod[17].CLK
clk_in => Q_prod[18].CLK
clk_in => Q_prod[19].CLK
clk_in => Q_prod[20].CLK
clk_in => Q_prod[21].CLK
clk_in => Q_prod[22].CLK
clk_in => Q_prod[23].CLK
clk_in => Q_prod[24].CLK
clk_in => Q_prod[25].CLK
clk_in => Q_prod[26].CLK
clk_in => Q_prod[27].CLK
clk_in => I_prod[0].CLK
clk_in => I_prod[1].CLK
clk_in => I_prod[2].CLK
clk_in => I_prod[3].CLK
clk_in => I_prod[4].CLK
clk_in => I_prod[5].CLK
clk_in => I_prod[6].CLK
clk_in => I_prod[7].CLK
clk_in => I_prod[8].CLK
clk_in => I_prod[9].CLK
clk_in => I_prod[10].CLK
clk_in => I_prod[11].CLK
clk_in => I_prod[12].CLK
clk_in => I_prod[13].CLK
clk_in => I_prod[14].CLK
clk_in => I_prod[15].CLK
clk_in => I_prod[16].CLK
clk_in => I_prod[17].CLK
clk_in => I_prod[18].CLK
clk_in => I_prod[19].CLK
clk_in => I_prod[20].CLK
clk_in => I_prod[21].CLK
clk_in => I_prod[22].CLK
clk_in => I_prod[23].CLK
clk_in => I_prod[24].CLK
clk_in => I_prod[25].CLK
clk_in => I_prod[26].CLK
clk_in => I_prod[27].CLK
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
usb_lsb => mixsum_sig.OUTPUTSELECT
tx => ~NO_FANOUT~
Mod_data_out[0] <= mixsum_sig[12].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[1] <= mixsum_sig[13].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[2] <= mixsum_sig[14].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[3] <= mixsum_sig[15].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[4] <= mixsum_sig[16].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[5] <= mixsum_sig[17].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[6] <= mixsum_sig[18].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[7] <= mixsum_sig[19].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[8] <= mixsum_sig[20].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[9] <= mixsum_sig[21].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[10] <= mixsum_sig[22].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[11] <= mixsum_sig[23].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[12] <= mixsum_sig[24].DB_MAX_OUTPUT_PORT_TYPE
Mod_data_out[13] <= mixsum_sig[25].DB_MAX_OUTPUT_PORT_TYPE


|trx|weaver_tx_mult:inst18|mod_clock_mux:inst
clk_A => clk_out.DATAB
clk_B => clk_out.DATAA
sel_A_B => clk_out.OUTPUTSELECT
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|trx|weaver_tx_mult:inst18|txmult:inst1
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]


|trx|weaver_tx_mult:inst18|txmult:inst1|lpm_mult:lpm_mult_component
dataa[0] => mult_6sq:auto_generated.dataa[0]
dataa[1] => mult_6sq:auto_generated.dataa[1]
dataa[2] => mult_6sq:auto_generated.dataa[2]
dataa[3] => mult_6sq:auto_generated.dataa[3]
dataa[4] => mult_6sq:auto_generated.dataa[4]
dataa[5] => mult_6sq:auto_generated.dataa[5]
dataa[6] => mult_6sq:auto_generated.dataa[6]
dataa[7] => mult_6sq:auto_generated.dataa[7]
dataa[8] => mult_6sq:auto_generated.dataa[8]
dataa[9] => mult_6sq:auto_generated.dataa[9]
dataa[10] => mult_6sq:auto_generated.dataa[10]
dataa[11] => mult_6sq:auto_generated.dataa[11]
dataa[12] => mult_6sq:auto_generated.dataa[12]
dataa[13] => mult_6sq:auto_generated.dataa[13]
datab[0] => mult_6sq:auto_generated.datab[0]
datab[1] => mult_6sq:auto_generated.datab[1]
datab[2] => mult_6sq:auto_generated.datab[2]
datab[3] => mult_6sq:auto_generated.datab[3]
datab[4] => mult_6sq:auto_generated.datab[4]
datab[5] => mult_6sq:auto_generated.datab[5]
datab[6] => mult_6sq:auto_generated.datab[6]
datab[7] => mult_6sq:auto_generated.datab[7]
datab[8] => mult_6sq:auto_generated.datab[8]
datab[9] => mult_6sq:auto_generated.datab[9]
datab[10] => mult_6sq:auto_generated.datab[10]
datab[11] => mult_6sq:auto_generated.datab[11]
datab[12] => mult_6sq:auto_generated.datab[12]
datab[13] => mult_6sq:auto_generated.datab[13]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_6sq:auto_generated.result[0]
result[1] <= mult_6sq:auto_generated.result[1]
result[2] <= mult_6sq:auto_generated.result[2]
result[3] <= mult_6sq:auto_generated.result[3]
result[4] <= mult_6sq:auto_generated.result[4]
result[5] <= mult_6sq:auto_generated.result[5]
result[6] <= mult_6sq:auto_generated.result[6]
result[7] <= mult_6sq:auto_generated.result[7]
result[8] <= mult_6sq:auto_generated.result[8]
result[9] <= mult_6sq:auto_generated.result[9]
result[10] <= mult_6sq:auto_generated.result[10]
result[11] <= mult_6sq:auto_generated.result[11]
result[12] <= mult_6sq:auto_generated.result[12]
result[13] <= mult_6sq:auto_generated.result[13]
result[14] <= mult_6sq:auto_generated.result[14]
result[15] <= mult_6sq:auto_generated.result[15]
result[16] <= mult_6sq:auto_generated.result[16]
result[17] <= mult_6sq:auto_generated.result[17]
result[18] <= mult_6sq:auto_generated.result[18]
result[19] <= mult_6sq:auto_generated.result[19]
result[20] <= mult_6sq:auto_generated.result[20]
result[21] <= mult_6sq:auto_generated.result[21]
result[22] <= mult_6sq:auto_generated.result[22]
result[23] <= mult_6sq:auto_generated.result[23]
result[24] <= mult_6sq:auto_generated.result[24]
result[25] <= mult_6sq:auto_generated.result[25]
result[26] <= mult_6sq:auto_generated.result[26]
result[27] <= mult_6sq:auto_generated.result[27]


|trx|weaver_tx_mult:inst18|txmult:inst1|lpm_mult:lpm_mult_component|mult_6sq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27


|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
clk120 => data_out[0]~reg0.CLK
clk120 => data_out[1]~reg0.CLK
clk120 => data_out[2]~reg0.CLK
clk120 => data_out[3]~reg0.CLK
clk120 => data_out[4]~reg0.CLK
clk120 => data_out[5]~reg0.CLK
clk120 => data_out[6]~reg0.CLK
clk120 => data_out[7]~reg0.CLK
clk120 => data_out[8]~reg0.CLK
clk120 => data_out[9]~reg0.CLK
clk120 => data_out[10]~reg0.CLK
clk120 => data_out[11]~reg0.CLK
clk120 => data_out[12]~reg0.CLK
clk120 => data_out[13]~reg0.CLK
clk120 => ack.CLK
clk120 => req_3.CLK
clk120 => req_2.CLK
clk120 => req_1.CLK
clk_data => req.CLK
tx => data_out[0]~reg0.ENA
tx => data_out[1]~reg0.ENA
tx => data_out[2]~reg0.ENA
tx => data_out[3]~reg0.ENA
tx => data_out[4]~reg0.ENA
tx => data_out[5]~reg0.ENA
tx => data_out[6]~reg0.ENA
tx => data_out[7]~reg0.ENA
tx => data_out[8]~reg0.ENA
tx => data_out[9]~reg0.ENA
tx => data_out[10]~reg0.ENA
tx => data_out[11]~reg0.ENA
tx => data_out[12]~reg0.ENA
tx => data_out[13]~reg0.ENA
tx => ack.ENA
tx => req_3.ENA
tx => req_2.ENA
tx => req_1.ENA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|weaver_tx_mult:inst18|LO_select:inst6
LO_in_A[0] => LO_out.DATAB
LO_in_A[1] => LO_out.DATAB
LO_in_A[2] => LO_out.DATAB
LO_in_A[3] => LO_out.DATAB
LO_in_A[4] => LO_out.DATAB
LO_in_A[5] => LO_out.DATAB
LO_in_A[6] => LO_out.DATAB
LO_in_A[7] => LO_out.DATAB
LO_in_A[8] => LO_out.DATAB
LO_in_A[9] => LO_out.DATAB
LO_in_A[10] => LO_out.DATAB
LO_in_A[11] => LO_out.DATAB
LO_in_A[12] => LO_out.DATAB
LO_in_A[13] => LO_out.DATAB
LO_in_B[0] => LO_out.DATAA
LO_in_B[1] => LO_out.DATAA
LO_in_B[2] => LO_out.DATAA
LO_in_B[3] => LO_out.DATAA
LO_in_B[4] => LO_out.DATAA
LO_in_B[5] => LO_out.DATAA
LO_in_B[6] => LO_out.DATAA
LO_in_B[7] => LO_out.DATAA
LO_in_B[8] => LO_out.DATAA
LO_in_B[9] => LO_out.DATAA
LO_in_B[10] => LO_out.DATAA
LO_in_B[11] => LO_out.DATAA
LO_in_B[12] => LO_out.DATAA
LO_in_B[13] => LO_out.DATAA
LO_out[0] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[1] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[2] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[3] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[4] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[5] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[6] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[7] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[8] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[9] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[10] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[11] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[12] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[13] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT


|trx|weaver_tx_mult:inst18|txmult:inst5
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]


|trx|weaver_tx_mult:inst18|txmult:inst5|lpm_mult:lpm_mult_component
dataa[0] => mult_6sq:auto_generated.dataa[0]
dataa[1] => mult_6sq:auto_generated.dataa[1]
dataa[2] => mult_6sq:auto_generated.dataa[2]
dataa[3] => mult_6sq:auto_generated.dataa[3]
dataa[4] => mult_6sq:auto_generated.dataa[4]
dataa[5] => mult_6sq:auto_generated.dataa[5]
dataa[6] => mult_6sq:auto_generated.dataa[6]
dataa[7] => mult_6sq:auto_generated.dataa[7]
dataa[8] => mult_6sq:auto_generated.dataa[8]
dataa[9] => mult_6sq:auto_generated.dataa[9]
dataa[10] => mult_6sq:auto_generated.dataa[10]
dataa[11] => mult_6sq:auto_generated.dataa[11]
dataa[12] => mult_6sq:auto_generated.dataa[12]
dataa[13] => mult_6sq:auto_generated.dataa[13]
datab[0] => mult_6sq:auto_generated.datab[0]
datab[1] => mult_6sq:auto_generated.datab[1]
datab[2] => mult_6sq:auto_generated.datab[2]
datab[3] => mult_6sq:auto_generated.datab[3]
datab[4] => mult_6sq:auto_generated.datab[4]
datab[5] => mult_6sq:auto_generated.datab[5]
datab[6] => mult_6sq:auto_generated.datab[6]
datab[7] => mult_6sq:auto_generated.datab[7]
datab[8] => mult_6sq:auto_generated.datab[8]
datab[9] => mult_6sq:auto_generated.datab[9]
datab[10] => mult_6sq:auto_generated.datab[10]
datab[11] => mult_6sq:auto_generated.datab[11]
datab[12] => mult_6sq:auto_generated.datab[12]
datab[13] => mult_6sq:auto_generated.datab[13]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_6sq:auto_generated.result[0]
result[1] <= mult_6sq:auto_generated.result[1]
result[2] <= mult_6sq:auto_generated.result[2]
result[3] <= mult_6sq:auto_generated.result[3]
result[4] <= mult_6sq:auto_generated.result[4]
result[5] <= mult_6sq:auto_generated.result[5]
result[6] <= mult_6sq:auto_generated.result[6]
result[7] <= mult_6sq:auto_generated.result[7]
result[8] <= mult_6sq:auto_generated.result[8]
result[9] <= mult_6sq:auto_generated.result[9]
result[10] <= mult_6sq:auto_generated.result[10]
result[11] <= mult_6sq:auto_generated.result[11]
result[12] <= mult_6sq:auto_generated.result[12]
result[13] <= mult_6sq:auto_generated.result[13]
result[14] <= mult_6sq:auto_generated.result[14]
result[15] <= mult_6sq:auto_generated.result[15]
result[16] <= mult_6sq:auto_generated.result[16]
result[17] <= mult_6sq:auto_generated.result[17]
result[18] <= mult_6sq:auto_generated.result[18]
result[19] <= mult_6sq:auto_generated.result[19]
result[20] <= mult_6sq:auto_generated.result[20]
result[21] <= mult_6sq:auto_generated.result[21]
result[22] <= mult_6sq:auto_generated.result[22]
result[23] <= mult_6sq:auto_generated.result[23]
result[24] <= mult_6sq:auto_generated.result[24]
result[25] <= mult_6sq:auto_generated.result[25]
result[26] <= mult_6sq:auto_generated.result[26]
result[27] <= mult_6sq:auto_generated.result[27]


|trx|weaver_tx_mult:inst18|txmult:inst5|lpm_mult:lpm_mult_component|mult_6sq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27


|trx|weaver_tx_mult:inst18|tx_synchbuff:inst4
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
clk120 => data_out[0]~reg0.CLK
clk120 => data_out[1]~reg0.CLK
clk120 => data_out[2]~reg0.CLK
clk120 => data_out[3]~reg0.CLK
clk120 => data_out[4]~reg0.CLK
clk120 => data_out[5]~reg0.CLK
clk120 => data_out[6]~reg0.CLK
clk120 => data_out[7]~reg0.CLK
clk120 => data_out[8]~reg0.CLK
clk120 => data_out[9]~reg0.CLK
clk120 => data_out[10]~reg0.CLK
clk120 => data_out[11]~reg0.CLK
clk120 => data_out[12]~reg0.CLK
clk120 => data_out[13]~reg0.CLK
clk120 => ack.CLK
clk120 => req_3.CLK
clk120 => req_2.CLK
clk120 => req_1.CLK
clk_data => req.CLK
tx => data_out[0]~reg0.ENA
tx => data_out[1]~reg0.ENA
tx => data_out[2]~reg0.ENA
tx => data_out[3]~reg0.ENA
tx => data_out[4]~reg0.ENA
tx => data_out[5]~reg0.ENA
tx => data_out[6]~reg0.ENA
tx => data_out[7]~reg0.ENA
tx => data_out[8]~reg0.ENA
tx => data_out[9]~reg0.ENA
tx => data_out[10]~reg0.ENA
tx => data_out[11]~reg0.ENA
tx => data_out[12]~reg0.ENA
tx => data_out[13]~reg0.ENA
tx => ack.ENA
tx => req_3.ENA
tx => req_2.ENA
tx => req_1.ENA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|weaver_tx_mult:inst18|LO_select:inst7
LO_in_A[0] => LO_out.DATAB
LO_in_A[1] => LO_out.DATAB
LO_in_A[2] => LO_out.DATAB
LO_in_A[3] => LO_out.DATAB
LO_in_A[4] => LO_out.DATAB
LO_in_A[5] => LO_out.DATAB
LO_in_A[6] => LO_out.DATAB
LO_in_A[7] => LO_out.DATAB
LO_in_A[8] => LO_out.DATAB
LO_in_A[9] => LO_out.DATAB
LO_in_A[10] => LO_out.DATAB
LO_in_A[11] => LO_out.DATAB
LO_in_A[12] => LO_out.DATAB
LO_in_A[13] => LO_out.DATAB
LO_in_B[0] => LO_out.DATAA
LO_in_B[1] => LO_out.DATAA
LO_in_B[2] => LO_out.DATAA
LO_in_B[3] => LO_out.DATAA
LO_in_B[4] => LO_out.DATAA
LO_in_B[5] => LO_out.DATAA
LO_in_B[6] => LO_out.DATAA
LO_in_B[7] => LO_out.DATAA
LO_in_B[8] => LO_out.DATAA
LO_in_B[9] => LO_out.DATAA
LO_in_B[10] => LO_out.DATAA
LO_in_B[11] => LO_out.DATAA
LO_in_B[12] => LO_out.DATAA
LO_in_B[13] => LO_out.DATAA
LO_out[0] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[1] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[2] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[3] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[4] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[5] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[6] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[7] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[8] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[9] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[10] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[11] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[12] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
LO_out[13] <= LO_out.DB_MAX_OUTPUT_PORT_TYPE
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT
sel_A_B => LO_out.OUTPUTSELECT


|trx|tx_upsample2:inst
Data_in_I[0] => Data_in_I_buff.DATAB
Data_in_I[1] => Data_in_I_buff.DATAB
Data_in_I[1] => Data_in_I_buff.DATAB
Data_in_I[2] => Data_in_I_buff.DATAB
Data_in_I[2] => Data_in_I_buff.DATAB
Data_in_I[2] => Data_in_I_buff.DATAB
Data_in_I[3] => Data_in_I_buff.DATAB
Data_in_I[3] => Data_in_I_buff.DATAA
Data_in_I[3] => Data_in_I_buff.DATAB
Data_in_I[3] => Data_in_I_buff.DATAB
Data_in_I[4] => Data_in_I_buff.DATAB
Data_in_I[4] => Data_in_I_buff.DATAA
Data_in_I[4] => Data_in_I_buff.DATAB
Data_in_I[4] => Data_in_I_buff.DATAB
Data_in_I[5] => Data_in_I_buff.DATAB
Data_in_I[5] => Data_in_I_buff.DATAA
Data_in_I[5] => Data_in_I_buff.DATAB
Data_in_I[5] => Data_in_I_buff.DATAB
Data_in_I[6] => Data_in_I_buff.DATAB
Data_in_I[6] => Data_in_I_buff.DATAA
Data_in_I[6] => Data_in_I_buff.DATAB
Data_in_I[6] => Data_in_I_buff.DATAB
Data_in_I[7] => Data_in_I_buff.DATAB
Data_in_I[7] => Data_in_I_buff.DATAA
Data_in_I[7] => Data_in_I_buff.DATAB
Data_in_I[7] => Data_in_I_buff.DATAB
Data_in_I[8] => Data_in_I_buff.DATAB
Data_in_I[8] => Data_in_I_buff.DATAA
Data_in_I[8] => Data_in_I_buff.DATAB
Data_in_I[8] => Data_in_I_buff.DATAB
Data_in_I[9] => Data_in_I_buff.DATAB
Data_in_I[9] => Data_in_I_buff.DATAA
Data_in_I[9] => Data_in_I_buff.DATAB
Data_in_I[9] => Data_in_I_buff.DATAB
Data_in_I[10] => Data_in_I_buff.DATAB
Data_in_I[10] => Data_in_I_buff.DATAA
Data_in_I[10] => Data_in_I_buff.DATAB
Data_in_I[10] => Data_in_I_buff.DATAB
Data_in_I[11] => Data_in_I_buff.DATAB
Data_in_I[11] => Data_in_I_buff.DATAA
Data_in_I[11] => Data_in_I_buff.DATAB
Data_in_I[11] => Data_in_I_buff.DATAB
Data_in_I[12] => Data_in_I_buff.DATAB
Data_in_I[12] => Data_in_I_buff.DATAA
Data_in_I[12] => Data_in_I_buff.DATAB
Data_in_I[12] => Data_in_I_buff.DATAB
Data_in_I[13] => Data_in_I_buff.DATAB
Data_in_I[13] => Data_in_I_buff.DATAA
Data_in_I[13] => Data_in_I_buff.DATAB
Data_in_I[13] => Data_in_I_buff.DATAB
Data_in_I[14] => Data_in_I_buff.DATAB
Data_in_I[14] => Data_in_I_buff.DATAA
Data_in_I[14] => Data_in_I_buff.DATAB
Data_in_I[15] => Data_in_I_buff.DATAB
Data_in_I[15] => Data_in_I_buff.DATAA
Data_in_I[16] => Data_in_I_buff.DATAA
Data_in_I[17] => ~NO_FANOUT~
Data_in_I[18] => ~NO_FANOUT~
Data_in_I[19] => ~NO_FANOUT~
Data_in_I[20] => ~NO_FANOUT~
Data_in_I[21] => ~NO_FANOUT~
Data_in_I[22] => ~NO_FANOUT~
Data_in_I[23] => ~NO_FANOUT~
Data_in_Q[0] => Data_in_Q_buff.DATAB
Data_in_Q[1] => Data_in_Q_buff.DATAB
Data_in_Q[1] => Data_in_Q_buff.DATAB
Data_in_Q[2] => Data_in_Q_buff.DATAB
Data_in_Q[2] => Data_in_Q_buff.DATAB
Data_in_Q[2] => Data_in_Q_buff.DATAB
Data_in_Q[3] => Data_in_Q_buff.DATAB
Data_in_Q[3] => Data_in_Q_buff.DATAA
Data_in_Q[3] => Data_in_Q_buff.DATAB
Data_in_Q[3] => Data_in_Q_buff.DATAB
Data_in_Q[4] => Data_in_Q_buff.DATAB
Data_in_Q[4] => Data_in_Q_buff.DATAA
Data_in_Q[4] => Data_in_Q_buff.DATAB
Data_in_Q[4] => Data_in_Q_buff.DATAB
Data_in_Q[5] => Data_in_Q_buff.DATAB
Data_in_Q[5] => Data_in_Q_buff.DATAA
Data_in_Q[5] => Data_in_Q_buff.DATAB
Data_in_Q[5] => Data_in_Q_buff.DATAB
Data_in_Q[6] => Data_in_Q_buff.DATAB
Data_in_Q[6] => Data_in_Q_buff.DATAA
Data_in_Q[6] => Data_in_Q_buff.DATAB
Data_in_Q[6] => Data_in_Q_buff.DATAB
Data_in_Q[7] => Data_in_Q_buff.DATAB
Data_in_Q[7] => Data_in_Q_buff.DATAA
Data_in_Q[7] => Data_in_Q_buff.DATAB
Data_in_Q[7] => Data_in_Q_buff.DATAB
Data_in_Q[8] => Data_in_Q_buff.DATAB
Data_in_Q[8] => Data_in_Q_buff.DATAA
Data_in_Q[8] => Data_in_Q_buff.DATAB
Data_in_Q[8] => Data_in_Q_buff.DATAB
Data_in_Q[9] => Data_in_Q_buff.DATAB
Data_in_Q[9] => Data_in_Q_buff.DATAA
Data_in_Q[9] => Data_in_Q_buff.DATAB
Data_in_Q[9] => Data_in_Q_buff.DATAB
Data_in_Q[10] => Data_in_Q_buff.DATAB
Data_in_Q[10] => Data_in_Q_buff.DATAA
Data_in_Q[10] => Data_in_Q_buff.DATAB
Data_in_Q[10] => Data_in_Q_buff.DATAB
Data_in_Q[11] => Data_in_Q_buff.DATAB
Data_in_Q[11] => Data_in_Q_buff.DATAA
Data_in_Q[11] => Data_in_Q_buff.DATAB
Data_in_Q[11] => Data_in_Q_buff.DATAB
Data_in_Q[12] => Data_in_Q_buff.DATAB
Data_in_Q[12] => Data_in_Q_buff.DATAA
Data_in_Q[12] => Data_in_Q_buff.DATAB
Data_in_Q[12] => Data_in_Q_buff.DATAB
Data_in_Q[13] => Data_in_Q_buff.DATAB
Data_in_Q[13] => Data_in_Q_buff.DATAA
Data_in_Q[13] => Data_in_Q_buff.DATAB
Data_in_Q[13] => Data_in_Q_buff.DATAB
Data_in_Q[14] => Data_in_Q_buff.DATAB
Data_in_Q[14] => Data_in_Q_buff.DATAA
Data_in_Q[14] => Data_in_Q_buff.DATAB
Data_in_Q[15] => Data_in_Q_buff.DATAB
Data_in_Q[15] => Data_in_Q_buff.DATAA
Data_in_Q[16] => Data_in_Q_buff.DATAA
Data_in_Q[17] => ~NO_FANOUT~
Data_in_Q[18] => ~NO_FANOUT~
Data_in_Q[19] => ~NO_FANOUT~
Data_in_Q[20] => ~NO_FANOUT~
Data_in_Q[21] => ~NO_FANOUT~
Data_in_Q[22] => ~NO_FANOUT~
Data_in_Q[23] => ~NO_FANOUT~
Data_out_I[0] <= Data_out_I[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[1] <= Data_out_I[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[2] <= Data_out_I[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[3] <= Data_out_I[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[4] <= Data_out_I[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[5] <= Data_out_I[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[6] <= Data_out_I[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[7] <= Data_out_I[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[8] <= Data_out_I[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[9] <= Data_out_I[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[10] <= Data_out_I[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[11] <= Data_out_I[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[12] <= Data_out_I[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_I[13] <= Data_out_I[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[0] <= Data_out_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[1] <= Data_out_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[2] <= Data_out_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[3] <= Data_out_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[4] <= Data_out_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[5] <= Data_out_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[6] <= Data_out_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[7] <= Data_out_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[8] <= Data_out_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[9] <= Data_out_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[10] <= Data_out_Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[11] <= Data_out_Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[12] <= Data_out_Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out_Q[13] <= Data_out_Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk20 => buffer_Q[1][0].CLK
clk20 => buffer_Q[1][1].CLK
clk20 => buffer_Q[1][2].CLK
clk20 => buffer_Q[1][3].CLK
clk20 => buffer_Q[1][4].CLK
clk20 => buffer_Q[1][5].CLK
clk20 => buffer_Q[1][6].CLK
clk20 => buffer_Q[1][7].CLK
clk20 => buffer_Q[1][8].CLK
clk20 => buffer_Q[1][9].CLK
clk20 => buffer_Q[1][10].CLK
clk20 => buffer_Q[1][11].CLK
clk20 => buffer_Q[1][12].CLK
clk20 => buffer_Q[1][13].CLK
clk20 => buffer_Q[0][0].CLK
clk20 => buffer_Q[0][1].CLK
clk20 => buffer_Q[0][2].CLK
clk20 => buffer_Q[0][3].CLK
clk20 => buffer_Q[0][4].CLK
clk20 => buffer_Q[0][5].CLK
clk20 => buffer_Q[0][6].CLK
clk20 => buffer_Q[0][7].CLK
clk20 => buffer_Q[0][8].CLK
clk20 => buffer_Q[0][9].CLK
clk20 => buffer_Q[0][10].CLK
clk20 => buffer_Q[0][11].CLK
clk20 => buffer_Q[0][12].CLK
clk20 => buffer_Q[0][13].CLK
clk20 => buffer_I[1][0].CLK
clk20 => buffer_I[1][1].CLK
clk20 => buffer_I[1][2].CLK
clk20 => buffer_I[1][3].CLK
clk20 => buffer_I[1][4].CLK
clk20 => buffer_I[1][5].CLK
clk20 => buffer_I[1][6].CLK
clk20 => buffer_I[1][7].CLK
clk20 => buffer_I[1][8].CLK
clk20 => buffer_I[1][9].CLK
clk20 => buffer_I[1][10].CLK
clk20 => buffer_I[1][11].CLK
clk20 => buffer_I[1][12].CLK
clk20 => buffer_I[1][13].CLK
clk20 => buffer_I[0][0].CLK
clk20 => buffer_I[0][1].CLK
clk20 => buffer_I[0][2].CLK
clk20 => buffer_I[0][3].CLK
clk20 => buffer_I[0][4].CLK
clk20 => buffer_I[0][5].CLK
clk20 => buffer_I[0][6].CLK
clk20 => buffer_I[0][7].CLK
clk20 => buffer_I[0][8].CLK
clk20 => buffer_I[0][9].CLK
clk20 => buffer_I[0][10].CLK
clk20 => buffer_I[0][11].CLK
clk20 => buffer_I[0][12].CLK
clk20 => buffer_I[0][13].CLK
clk20 => Data_out_Q[0]~reg0.CLK
clk20 => Data_out_Q[1]~reg0.CLK
clk20 => Data_out_Q[2]~reg0.CLK
clk20 => Data_out_Q[3]~reg0.CLK
clk20 => Data_out_Q[4]~reg0.CLK
clk20 => Data_out_Q[5]~reg0.CLK
clk20 => Data_out_Q[6]~reg0.CLK
clk20 => Data_out_Q[7]~reg0.CLK
clk20 => Data_out_Q[8]~reg0.CLK
clk20 => Data_out_Q[9]~reg0.CLK
clk20 => Data_out_Q[10]~reg0.CLK
clk20 => Data_out_Q[11]~reg0.CLK
clk20 => Data_out_Q[12]~reg0.CLK
clk20 => Data_out_Q[13]~reg0.CLK
clk20 => Data_out_I[0]~reg0.CLK
clk20 => Data_out_I[1]~reg0.CLK
clk20 => Data_out_I[2]~reg0.CLK
clk20 => Data_out_I[3]~reg0.CLK
clk20 => Data_out_I[4]~reg0.CLK
clk20 => Data_out_I[5]~reg0.CLK
clk20 => Data_out_I[6]~reg0.CLK
clk20 => Data_out_I[7]~reg0.CLK
clk20 => Data_out_I[8]~reg0.CLK
clk20 => Data_out_I[9]~reg0.CLK
clk20 => Data_out_I[10]~reg0.CLK
clk20 => Data_out_I[11]~reg0.CLK
clk20 => Data_out_I[12]~reg0.CLK
clk20 => Data_out_I[13]~reg0.CLK
clk20 => clk_out~reg0.CLK
clk20 => Data_in_Q_buff[0].CLK
clk20 => Data_in_Q_buff[1].CLK
clk20 => Data_in_Q_buff[2].CLK
clk20 => Data_in_Q_buff[3].CLK
clk20 => Data_in_Q_buff[4].CLK
clk20 => Data_in_Q_buff[5].CLK
clk20 => Data_in_Q_buff[6].CLK
clk20 => Data_in_Q_buff[7].CLK
clk20 => Data_in_Q_buff[8].CLK
clk20 => Data_in_Q_buff[9].CLK
clk20 => Data_in_Q_buff[10].CLK
clk20 => Data_in_Q_buff[11].CLK
clk20 => Data_in_Q_buff[12].CLK
clk20 => Data_in_Q_buff[13].CLK
clk20 => Data_in_I_buff[0].CLK
clk20 => Data_in_I_buff[1].CLK
clk20 => Data_in_I_buff[2].CLK
clk20 => Data_in_I_buff[3].CLK
clk20 => Data_in_I_buff[4].CLK
clk20 => Data_in_I_buff[5].CLK
clk20 => Data_in_I_buff[6].CLK
clk20 => Data_in_I_buff[7].CLK
clk20 => Data_in_I_buff[8].CLK
clk20 => Data_in_I_buff[9].CLK
clk20 => Data_in_I_buff[10].CLK
clk20 => Data_in_I_buff[11].CLK
clk20 => Data_in_I_buff[12].CLK
clk20 => Data_in_I_buff[13].CLK
clk20 => ack.CLK
clk20 => req3.CLK
clk20 => req2.CLK
clk20 => req1.CLK
clk20 => req0.CLK
clk20 => \p0:count_div[0].CLK
clk20 => \p0:count_div[1].CLK
clk20 => \p0:count_div[2].CLK
clk20 => \p0:count_div[3].CLK
clk20 => \p0:count_div[4].CLK
clk20 => \p0:count_div[5].CLK
clk20 => \p0:count_div[6].CLK
clk20 => \p0:count_div[7].CLK
clk20 => \p0:count_div[8].CLK
clk20 => \p0:count_div[9].CLK
clk20 => \p0:mac_Q[0].CLK
clk20 => \p0:mac_Q[1].CLK
clk20 => \p0:mac_Q[2].CLK
clk20 => \p0:mac_Q[3].CLK
clk20 => \p0:mac_Q[4].CLK
clk20 => \p0:mac_Q[5].CLK
clk20 => \p0:mac_Q[6].CLK
clk20 => \p0:mac_Q[7].CLK
clk20 => \p0:mac_Q[8].CLK
clk20 => \p0:mac_Q[9].CLK
clk20 => \p0:mac_Q[10].CLK
clk20 => \p0:mac_Q[11].CLK
clk20 => \p0:mac_Q[12].CLK
clk20 => \p0:mac_Q[13].CLK
clk20 => \p0:mac_Q[14].CLK
clk20 => \p0:mac_I[0].CLK
clk20 => \p0:mac_I[1].CLK
clk20 => \p0:mac_I[2].CLK
clk20 => \p0:mac_I[3].CLK
clk20 => \p0:mac_I[4].CLK
clk20 => \p0:mac_I[5].CLK
clk20 => \p0:mac_I[6].CLK
clk20 => \p0:mac_I[7].CLK
clk20 => \p0:mac_I[8].CLK
clk20 => \p0:mac_I[9].CLK
clk20 => \p0:mac_I[10].CLK
clk20 => \p0:mac_I[11].CLK
clk20 => \p0:mac_I[12].CLK
clk20 => \p0:mac_I[13].CLK
clk20 => \p0:mac_I[14].CLK
clk_sample => req.CLK
tx_att[0] => Equal0.IN3
tx_att[0] => Equal1.IN3
tx_att[0] => Equal2.IN3
tx_att[1] => Equal0.IN2
tx_att[1] => Equal1.IN2
tx_att[1] => Equal2.IN2
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|sin_DACA:inst33
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]


|trx|sin_DACA:inst33|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uat3:auto_generated.address_a[0]
address_a[1] => altsyncram_uat3:auto_generated.address_a[1]
address_a[2] => altsyncram_uat3:auto_generated.address_a[2]
address_a[3] => altsyncram_uat3:auto_generated.address_a[3]
address_a[4] => altsyncram_uat3:auto_generated.address_a[4]
address_a[5] => altsyncram_uat3:auto_generated.address_a[5]
address_a[6] => altsyncram_uat3:auto_generated.address_a[6]
address_a[7] => altsyncram_uat3:auto_generated.address_a[7]
address_a[8] => altsyncram_uat3:auto_generated.address_a[8]
address_a[9] => altsyncram_uat3:auto_generated.address_a[9]
address_a[10] => altsyncram_uat3:auto_generated.address_a[10]
address_a[11] => altsyncram_uat3:auto_generated.address_a[11]
address_a[12] => altsyncram_uat3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uat3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uat3:auto_generated.q_a[0]
q_a[1] <= altsyncram_uat3:auto_generated.q_a[1]
q_a[2] <= altsyncram_uat3:auto_generated.q_a[2]
q_a[3] <= altsyncram_uat3:auto_generated.q_a[3]
q_a[4] <= altsyncram_uat3:auto_generated.q_a[4]
q_a[5] <= altsyncram_uat3:auto_generated.q_a[5]
q_a[6] <= altsyncram_uat3:auto_generated.q_a[6]
q_a[7] <= altsyncram_uat3:auto_generated.q_a[7]
q_a[8] <= altsyncram_uat3:auto_generated.q_a[8]
q_a[9] <= altsyncram_uat3:auto_generated.q_a[9]
q_a[10] <= altsyncram_uat3:auto_generated.q_a[10]
q_a[11] <= altsyncram_uat3:auto_generated.q_a[11]
q_a[12] <= altsyncram_uat3:auto_generated.q_a[12]
q_a[13] <= altsyncram_uat3:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|sin_DACA:inst33|altsyncram:altsyncram_component|altsyncram_uat3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|trx|sin_DACB:inst22
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]


|trx|sin_DACB:inst22|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dps3:auto_generated.address_a[0]
address_a[1] => altsyncram_dps3:auto_generated.address_a[1]
address_a[2] => altsyncram_dps3:auto_generated.address_a[2]
address_a[3] => altsyncram_dps3:auto_generated.address_a[3]
address_a[4] => altsyncram_dps3:auto_generated.address_a[4]
address_a[5] => altsyncram_dps3:auto_generated.address_a[5]
address_a[6] => altsyncram_dps3:auto_generated.address_a[6]
address_a[7] => altsyncram_dps3:auto_generated.address_a[7]
address_a[8] => altsyncram_dps3:auto_generated.address_a[8]
address_a[9] => altsyncram_dps3:auto_generated.address_a[9]
address_a[10] => altsyncram_dps3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dps3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dps3:auto_generated.q_a[0]
q_a[1] <= altsyncram_dps3:auto_generated.q_a[1]
q_a[2] <= altsyncram_dps3:auto_generated.q_a[2]
q_a[3] <= altsyncram_dps3:auto_generated.q_a[3]
q_a[4] <= altsyncram_dps3:auto_generated.q_a[4]
q_a[5] <= altsyncram_dps3:auto_generated.q_a[5]
q_a[6] <= altsyncram_dps3:auto_generated.q_a[6]
q_a[7] <= altsyncram_dps3:auto_generated.q_a[7]
q_a[8] <= altsyncram_dps3:auto_generated.q_a[8]
q_a[9] <= altsyncram_dps3:auto_generated.q_a[9]
q_a[10] <= altsyncram_dps3:auto_generated.q_a[10]
q_a[11] <= altsyncram_dps3:auto_generated.q_a[11]
q_a[12] <= altsyncram_dps3:auto_generated.q_a[12]
q_a[13] <= altsyncram_dps3:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|sin_DACB:inst22|altsyncram:altsyncram_component|altsyncram_dps3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|trx|i2s_master:inst37
clk0 => clockdiv[0].CLK
clk0 => clockdiv[1].CLK
clk0 => clockdiv[2].CLK
clk0 => clockdiv[3].CLK
sample_clk => sample.CLK
audio_data_in[0] => data_in_l[8].DATAB
audio_data_in[1] => data_in_l[9].DATAB
audio_data_in[2] => data_in_l[10].DATAB
audio_data_in[3] => data_in_l[11].DATAB
audio_data_in[4] => data_in_l[12].DATAB
audio_data_in[5] => data_in_l[13].DATAB
audio_data_in[6] => data_in_l[14].DATAB
audio_data_in[7] => data_in_l[15].DATAB
audio_data_in[8] => data_in_l[16].DATAB
audio_data_in[9] => data_in_l[17].DATAB
audio_data_in[10] => data_in_l[18].DATAB
audio_data_in[11] => data_in_l[19].DATAB
audio_data_in[12] => data_in_l[20].DATAB
audio_data_in[13] => data_in_l[21].DATAB
audio_data_in[14] => data_in_l[22].DATAB
audio_data_in[15] => data_in_l[23].DATAB
I_data_in[0] => data_in_l[0].DATAA
I_data_in[1] => data_in_l[1].DATAA
I_data_in[2] => data_in_l[2].DATAA
I_data_in[3] => data_in_l[3].DATAA
I_data_in[4] => data_in_l[4].DATAA
I_data_in[5] => data_in_l[5].DATAA
I_data_in[6] => data_in_l[6].DATAA
I_data_in[7] => data_in_l[7].DATAA
I_data_in[8] => data_in_l[8].DATAA
I_data_in[9] => data_in_l[9].DATAA
I_data_in[10] => data_in_l[10].DATAA
I_data_in[11] => data_in_l[11].DATAA
I_data_in[12] => data_in_l[12].DATAA
I_data_in[13] => data_in_l[13].DATAA
I_data_in[14] => data_in_l[14].DATAA
I_data_in[15] => data_in_l[15].DATAA
I_data_in[16] => data_in_l[16].DATAA
I_data_in[17] => data_in_l[17].DATAA
I_data_in[18] => data_in_l[18].DATAA
I_data_in[19] => data_in_l[19].DATAA
I_data_in[20] => data_in_l[20].DATAA
I_data_in[21] => data_in_l[21].DATAA
I_data_in[22] => data_in_l[22].DATAA
I_data_in[23] => data_in_l[23].DATAA
Q_data_in[0] => data_in_r[0].DATAA
Q_data_in[1] => data_in_r[1].DATAA
Q_data_in[2] => data_in_r[2].DATAA
Q_data_in[3] => data_in_r[3].DATAA
Q_data_in[4] => data_in_r[4].DATAA
Q_data_in[5] => data_in_r[5].DATAA
Q_data_in[6] => data_in_r[6].DATAA
Q_data_in[7] => data_in_r[7].DATAA
Q_data_in[8] => data_in_r[8].DATAA
Q_data_in[9] => data_in_r[9].DATAA
Q_data_in[10] => data_in_r[10].DATAA
Q_data_in[11] => data_in_r[11].DATAA
Q_data_in[12] => data_in_r[12].DATAA
Q_data_in[13] => data_in_r[13].DATAA
Q_data_in[14] => data_in_r[14].DATAA
Q_data_in[15] => data_in_r[15].DATAA
Q_data_in[16] => data_in_r[16].DATAA
Q_data_in[17] => data_in_r[17].DATAA
Q_data_in[18] => data_in_r[18].DATAA
Q_data_in[19] => data_in_r[19].DATAA
Q_data_in[20] => data_in_r[20].DATAA
Q_data_in[21] => data_in_r[21].DATAA
Q_data_in[22] => data_in_r[22].DATAA
Q_data_in[23] => data_in_r[23].DATAA
audio_out[0] <= audio_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iq_audio_sel => data_in_r[23].OUTPUTSELECT
iq_audio_sel => data_in_r[22].OUTPUTSELECT
iq_audio_sel => data_in_r[21].OUTPUTSELECT
iq_audio_sel => data_in_r[20].OUTPUTSELECT
iq_audio_sel => data_in_r[19].OUTPUTSELECT
iq_audio_sel => data_in_r[18].OUTPUTSELECT
iq_audio_sel => data_in_r[17].OUTPUTSELECT
iq_audio_sel => data_in_r[16].OUTPUTSELECT
iq_audio_sel => data_in_r[15].OUTPUTSELECT
iq_audio_sel => data_in_r[14].OUTPUTSELECT
iq_audio_sel => data_in_r[13].OUTPUTSELECT
iq_audio_sel => data_in_r[12].OUTPUTSELECT
iq_audio_sel => data_in_r[11].OUTPUTSELECT
iq_audio_sel => data_in_r[10].OUTPUTSELECT
iq_audio_sel => data_in_r[9].OUTPUTSELECT
iq_audio_sel => data_in_r[8].OUTPUTSELECT
iq_audio_sel => data_in_r[7].OUTPUTSELECT
iq_audio_sel => data_in_r[6].OUTPUTSELECT
iq_audio_sel => data_in_r[5].OUTPUTSELECT
iq_audio_sel => data_in_r[4].OUTPUTSELECT
iq_audio_sel => data_in_r[3].OUTPUTSELECT
iq_audio_sel => data_in_r[2].OUTPUTSELECT
iq_audio_sel => data_in_r[1].OUTPUTSELECT
iq_audio_sel => data_in_r[0].OUTPUTSELECT
iq_audio_sel => bitclk.IN1
iq_audio_sel => bclk.OUTPUTSELECT
iq_audio_sel => data_in_l[23].OUTPUTSELECT
iq_audio_sel => data_in_l[22].OUTPUTSELECT
iq_audio_sel => data_in_l[21].OUTPUTSELECT
iq_audio_sel => data_in_l[20].OUTPUTSELECT
iq_audio_sel => data_in_l[19].OUTPUTSELECT
iq_audio_sel => data_in_l[18].OUTPUTSELECT
iq_audio_sel => data_in_l[17].OUTPUTSELECT
iq_audio_sel => data_in_l[16].OUTPUTSELECT
iq_audio_sel => data_in_l[15].OUTPUTSELECT
iq_audio_sel => data_in_l[14].OUTPUTSELECT
iq_audio_sel => data_in_l[13].OUTPUTSELECT
iq_audio_sel => data_in_l[12].OUTPUTSELECT
iq_audio_sel => data_in_l[11].OUTPUTSELECT
iq_audio_sel => data_in_l[10].OUTPUTSELECT
iq_audio_sel => data_in_l[9].OUTPUTSELECT
iq_audio_sel => data_in_l[8].OUTPUTSELECT
iq_audio_sel => data_in_l[7].OUTPUTSELECT
iq_audio_sel => data_in_l[6].OUTPUTSELECT
iq_audio_sel => data_in_l[5].OUTPUTSELECT
iq_audio_sel => data_in_l[4].OUTPUTSELECT
iq_audio_sel => data_in_l[3].OUTPUTSELECT
iq_audio_sel => data_in_l[2].OUTPUTSELECT
iq_audio_sel => data_in_l[1].OUTPUTSELECT
iq_audio_sel => data_in_l[0].OUTPUTSELECT
iq_audio_sel => bitclk.IN1
enable => clockdiv[0].ENA
enable => clockdiv[1].ENA
enable => clockdiv[2].ENA
enable => clockdiv[3].ENA
bclk <= bclk.DB_MAX_OUTPUT_PORT_TYPE
lrclk <= lrclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout <= data_reg_2[31].DB_MAX_OUTPUT_PORT_TYPE
din => receive_reg[0].DATAIN


