<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
  "http://www.w3.org/TR/html4/strict.dtd" >
<!--===================================================================-->
<!-- Christopher Torng Homepage                                       -->
<!--===================================================================-->

<html>

<head>
  <title>Christopher Torng</title>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="robots" content="all">
  <meta name="author" content="Christopher Torng">

  <!-- Tells browser to set website width in px to device width -->
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <!-- <link rel="shortcut icon" type="image/x-icon" href="stanford.ico" /> -->
  <link rel="stylesheet" type="text/css" media="screen" href="ctorng.css"/>
  <link rel="apple-touch-icon" href="apple-touch-icon.png">

  <!-- Open Graph -->

  <meta property="og:locale"    content="en_US">
  <meta property="og:url"       content="https://ctorng.com/publications" />
  <meta property="og:type"      content="website" />
  <meta property="og:title"     content="Publications" />
  <meta property="og:site_name" content="Christopher Torng" />
  <meta property="og:description" content="Publications" />
</head>

<body class="onecolumn">

<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->
<!-- Header                                                            -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->

<div id="header">
  <div id="header-uname">
    <div id="header-uname-inner">
      <h1>Christopher Torng</h1>
    </div>
  </div>
  <div id="header-nav">
    <div id="header-nav-inner">
      <ul>
        <li><a href="index.html">Home</a></li>
        <!--<li><a href="news.html">News</a></li>-->
        <li><a href="research.html">Research</a></li>
        <li><a href="publications.html">Publications</a></li>
        <li><a href="teaching.html">Teaching</a></li>
        <li><a href="chips.html">Chips</a></li>
        <!--<li><a href="cv.html">CV</a></li>-->
      </ul>
      <div class="float-fix"></div>
    </div>
  </div>
</div>

<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->
<!-- Top Content                                                       -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->

<div id="content">
<div id="content-inner">
  <div id="content-header"><h1 class="center">Publications</h1></div>

  <h2 class="dashed">2022</h2>

  <!-- ...........................................................
   zhang-canal-wddsa2022
  ................................................................ -->

  <div id="content-pub">
    <h3>Canal: A Flexible Interconnect Generator for Coarse-Grained Reconfigurable Arrays</h3>

    <p>Jackson Melchert*, Keyi Zhang*, Yuchen Mei, Mark Horowitz, <uu>Christopher Torng</uu>, Priyanka Raina</p>
    <p><i> (* = denotes equal contribution)</i></p>

    <p><i>Workshop on Democratizing Domain-Specific Accelerators (WDDSA) co-located with MICRO, October 2022</i></p>

    <p> -
    <a href="pdfs/melchert-canal-wddsa2022.pdf">PDF</a> -
    </p>

  </div>

  <!-- ...........................................................
   kong-dpr-wddsa2022
  ................................................................ -->

  <div id="content-pub">
    <h3>Hardware Abstractions and Hardware Mechanisms to Support Multi-Task Execution on Coarse-Grained Reconfigurable Arrays</h3>

    <p>Taeyoung Kong, Kalhan Koul, Priyanka Raina, Mark Horowitz, <uu>Christopher Torng</uu></p>

    <p><i>Workshop on Democratizing Domain-Specific Accelerators (WDDSA) co-located with MICRO, October 2022</i></p>

    <p> -
    <a href="pdfs/kong-dpr-wddsa2022.pdf">PDF</a> -
    </p>

  </div>

  <!-- ...........................................................
   sreedhar-xgcd-ches2022
  ................................................................ -->

  <div id="content-pub">
    <h3>A Fast Large-Integer Extended GCD Algorithm and Hardware Design for Verifiable Delay Functions and Modular Inversion</h3>

    <p>Kavya Sreedhar, Mark Horowitz, and <uu>Christopher Torng</uu></p>

    <p><i>Conference on Cryptographic Hardware and Embedded Systems (CHES), September 2022</i></p>

    <p> -
    <a href="pdfs/sreedhar-xgcd-ches2022.pdf">PDF</a> -
    <a href="pdfs/sreedhar-xgcd-slides-ches2022.pdf">Slides</a> -
    <a href="https://www.youtube.com/watch?v=QRYqWjZcp_U&t=3734s&ab_channel=TheIACR">Video</a> -
    <a href="https://doi.org/10.46586/tches.v2022.i4.163-187">DOI</a> -
    <a href="https://github.com/kavyasreedhar/sreedhar-xgcd-hardware-ches2022">Artifact</a> -
    </p>
  </div>

  <!-- ...........................................................
   nayak-cgra-power-domains-trets2022
  ................................................................ -->

  <div id="content-pub">
    <h3>Improving Energy Efficiency of CGRAs with Low-Overhead Fine-Grained Power Domains</h3>

    <p>Ankita Nayak, Keyi Zhang, Raj Setaluri, Alex Carsello, Makai Mann,
    <uu>Christopher Torng</uu>, Stephen Richardson, Rick Bahr, Pat
    Hanrahan, Mark Horowitz, and Priyanka Raina</p>

    <p><i>ACM Transactions on Reconfigurable Technology and Systems (TRETS), August 2022</i></p>

    <p> -
    <a href="https://doi.org/10.1145/3558394">DOI</a> -
    </p>
  </div>

  <!-- ...........................................................
   carsello-mflowgen-dac2022
  ................................................................ -->

  <div id="content-pub">
    <h3>mflowgen: A Modular Flow Generator and Ecosystem for Community-Driven Physical Design</h3>

    <p>Alex Carsello, James Thomas, Ankita Nayak, Po-Han Chen, Mark
    Horowitz, Priyanka Raina, and <uu>Christopher Torng</uu></p>

    <p><i>ACM/IEEE Design Automation Conference (DAC), July 2022</i></p>

    <p> -
    <a href="pdfs/carsello-mflowgen-dac2022.pdf">PDF</a> -
    <a href="https://doi.org/10.1145/3489517.3530633">DOI</a> -
    </p>
  </div>

  <!-- ...........................................................
   koul-amber-tecs2022
  ................................................................ -->

  <div id="content-pub">
    <h3>AHA: An Agile Approach to the Design of Coarse-Grained
      Reconfigurable Accelerators and Compilers</h3>

    <p>Kalhan Koul, Jackson Melchert, Kavya Sreedhar, Leonard Truong,
    Gedeon Nyengele, Keyi Zhang, Qiaoyi Liu, Jeff Setter, Po-Han Chen,
    Yuchen Mei, Maxwell Strange, Ross Daly, Caleb Donovick, Alex Carsello,
    Taeyoung Kong, Kathleen Feng, Dillon Huff, Ankita Nayak, Rajsekhar
    Setaluri, James Thomas, Nikhil Bhagdikar, David Durst, Zachary Myers,
    Nestan Tsiskaridze, Stephen Richardson, Rick Bahr, Kayvon Fatahalian,
    Pat Hanrahan, Clark Barrett, Mark Horowitz, <uu>Christopher
    Torng</uu>, Fredrik Kjolstad, Priyanka Raina</p>

    <p><i>ACM Transactions on Embedded Computing Systems (TECS), 2022</i></p>

    <p> -
    <!--
    <a href="koul-aha-agile-tecs2022.pdf">PDF</a> -
    -->
    <a href="https://doi.org/10.1145/3534933">DOI</a> -
    </p>
  </div>

  <!-- ...........................................................
   feng-amber-hotchips2022
  ................................................................ -->

  <div id="content-pub">
    <h3>Amber: Coarse-Grained Reconfigurable Array-Based SoC for Dense
      Linear Algebra Acceleration</h3>

    <p>Kathleen Feng, Alex Carsello, Taeyoung Kong, Kalhan Koul, Qiaoyi
    Liu, Jackson Melchert, Gedeon Nyengele, Maxwell Strange, Keyi Zhang,
    Ankita Nayak, Jeff Setter, James Thomas, Kavya Sreedhar, Po-Han Chen,
    Nikhil Bhagdikar, Zachary Myers, Brandon Dâ€™Agostino, Pranil Joshi,
    Stephen Richardson, Rick Bahr, <uu>Christopher Torng</uu>, Mark
    Horowitz, Priyanka Raina</p>

    <p><i>Symposium on High Performance Chips (Hot Chips), August 2022</i></p>

    <!--
    <p> -
    <a href="https://mobile.twitter.com/VLSI_2022/status/1536825690196217856">Best Demo Paper Award</a> -
    <a href="pdfs/carsello-mflowgen-dac2022.pdf">PDF</a> -
    <a href="https://doi.org/10.1145/3489517.3530633">DOI</a> -
    </p>
    -->
  </div>


  <!-- ...........................................................
   carsello-amber-vlsi2022
  ................................................................ -->

  <div id="content-pub">
    <h3>Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained
      Reconfigurable Array for Flexible Acceleration of Dense Linear
      Algebra</h3>

    <p>Alex Carsello, Kathleen Feng, Taeyoung Kong, Kalhan Koul, Qiaoyi
    Liu, Jackson Melchert, Gedeon Nyengele, Maxwell Strange, Keyi Zhang,
    Ankita Nayak, Jeff Setter, James Thomas, Kavya Sreedhar, Po-Han Chen,
    Nikhil Bhagdikar, Zachary Myers, Brandon D'Agostino, Pranil Joshi,
    Stephen Richardson, Rick Bahr, <uu>Christopher Torng</uu>, Mark
    Horowitz, and Priyanka Raina</p>

    <p><i>IEEE VLSI Symposium on Technology and Circuits (VLSI), June 2022</i></p>

    <p> -
    <!--
    <a href="pdfs/bahr-aha-dac2020.pdf">PDF</a> -
    <a href="pdfs/bahr-aha-slides-dac2020.pdf">Slides</a> -
    <a href="https://stanford.box.com/s/6tv07vdy1s3ne2x6lrcj150m3fhubsaf">Video</a> -
    -->
    <a href="https://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830509">DOI</a> -
    <a href="https://mobile.twitter.com/VLSI_2022/status/1536825690196217856">Best Demo Paper Award</a> -
    </p>

  </div>

  <h2 class="dashed">2021</h2>

  <!-- ...........................................................
   mflowgen
  ................................................................ -->

  <div id="content-pub">
  <h3>Enabling Reusable Physical Design Flows with Modular Flow Generators</h3>

  <p>Alex Carsello, James Thomas, Ankita Nayak, Po-Han Chen, Mark
  Horowitz, Priyanka Raina, and <uu>Christopher Torng</uu></p>

  <p><i>Preprint, November 2021</i></p>

  <p> -
  <a href="pdfs/carsello-mflowgen-arxiv2021.pdf">PDF</a> -
  <a href="https://arxiv.org/abs/2111.14535">arXiv</a> -
  </p>
  </div>

  <!-- ...........................................................
   torng-uecgra-hpca2021
  ................................................................ -->

  <div id="content-pub">
    <h3>Ultra-Elastic CGRAs for Irregular Loop Specialization</h3>

    <p><uu>Christopher Torng</uu>, Peitian Pan, Yanghui Ou, Christopher Batten</p>

    <p><i>International Symposium on High-Performance Computer Architecture (HPCA), February 2021</i></p>
    <!-- <p class="pub"><i>HPCA 2021</i> &ndash; 27th IEEE International Symposium on
    High-Performance Computer Architecture. Seoul, South Korea. February 2021.</p>
    -->

    <p> -
    <!-- <span style="color:#2c21c6; font-variant:small-caps"><b><i>Oral Presentation</i></b></span> - -->
    <a href="pdfs/torng-uecgra-hpca2021.pdf">PDF</a> -
    <a href="pdfs/torng-uecgra-slides-hpca2021.pdf">Slides</a> -
    <a href="https://stanford.app.box.com/s/twykcox0e56lb9n3j51bmt7oepu59xv6">Video</a> -
    <a href="https://doi.org/10.1109/HPCA51647.2021.00042">DOI</a> -
    <a href="https://doi.org/10.5281/zenodo.4568991">Artifact</a> -
    </p>
  </div>

  <h2 class="dashed">2020</h2>

  <!-- ...........................................................
   bahr-aha-dac2020
  ................................................................ -->

  <div id="content-pub">
    <h3>Creating An Agile Hardware Design Flow</h3>

    <p>Rick Bahr, Clark Barrett, Nikhil Bhagdikar, Alex Carsello, Ross
    Daly, Caleb Donovick, David Durst, Kayvon Fatahalian, Kathleen Feng,
    Pat Hanrahan, Teguh Hofstee, Mark Horowitz, Dillon Huff, Fredrik
    Kjolstad, Taeyoung Kong, Qiaoyi Liu, Makai Mann, Jackson Melchert,
    Ankita Nayak, Aina Niemetz, Gedeon Nyengele, Priyanka Raina, Stephen
    Richardson, Raj Setaluri, Jeff Setter, Kavya Sreedhar, Maxwell
    Strange, James Thomas, <uu>Christopher Torng</uu>, Leonard Truong,
    Nestan Tsiskaridze, and Keyi Zhang</p>

    <p><i>ACM/IEEE Design Automation Conference (DAC), July 2020</i></p>
    <!-- <p><i>DAC 2020</i> &ndash; 57th ACM/IEEE Design Automation Conference.
      Virtual Conference. July 2020.</p> -->

    <p> -
    <a href="pdfs/bahr-aha-dac2020.pdf">PDF</a> -
    <a href="pdfs/bahr-aha-slides-dac2020.pdf">Slides</a> -
    <a href="https://stanford.box.com/s/6tv07vdy1s3ne2x6lrcj150m3fhubsaf">Video</a> -
    <a href="https://doi.org/10.1109/DAC18072.2020.9218553">DOI</a> -
    </p>
  </div>

  <h2 class="dashed">2019</h2>

  <!-- ...........................................................
   torng-phdthesis2019
  ................................................................ -->

  <div id="content-pub">
    <h3>Software, Architecture, and VLSI Co-Design for Fine-Grain Voltage
      and Frequency Scaling</h3>

    <p><uu>Christopher Torng</uu></p>

    <p><i>PhD Thesis, December 2019</i></p>

    <p> -
    <a href="pdfs/torng-phdthesis2019.pdf">PDF</a> -
    <a href="pdfs/torng-bexam-slides2019.pdf">Slides</a> -
    </p>
  </div>

  <!-- ...........................................................
   rovinski-celerity-sscl2019
  ................................................................ -->

  <div id="content-pub">
    <h3>Evaluating Celerity: A 16nm 695 Giga-RISC-V Instructions/s Manycore
      Processor with Synthesizable PLL</h3>

    <p>Austin Rovinski, Chun Zhao, Khalid Al-Hawaj, Paul Gao, Shaolin Xie,
    <uu>Christopher Torng</uu>, Scott Davidson, Aporva Amarnath, Luis Vega,
    Bandhav Veluri, Anuj Rao, Tutu Ajayi, Julian Puscar, Steve Dai,
    Ritchie Zhao, Dustin Richmond, Zhiru Zhang, Ian Galton, Christopher
    Batten, Michael B.  Taylor, and Ronald G. Dreslinski</p>

    <p><i>IEEE Solid-State Circuits Letters, December 2019</i></p>
    <!-- <p><i>IEEE Solid-State Circuits Letters 2019</i> &ndash; Volume
      2(12):289-292, Dec. 2019.</p> -->

    <p> -
    <a href="pdfs/rovinski-celerity-sscl2019.pdf">PDF</a> -
    <a href="https://doi.org/10.1109/LSSC.2019.2953847">DOI</a> -
    </p>
  </div>

  <!-- ...........................................................
   tan-pyocn-iccd2019
  ................................................................ -->

  <div id="content-pub">
    <h3>PyOCN: A Unified Framework for Modeling, Testing, and Evaluating
      On-Chip Networks</h3>

    <p>Cheng Tan, Yanghui Ou, Shunning Jiang, Peitian Pan, <uu>Christopher
      Torng</uu>, Shady Agwa, and Christopher Batten</p>

    <p><i>IEEE International Conference on Computer Design
      (ICCD), November 2019</i></p>
    <!-- <p><i>ICCD 2019</i> &ndash; 37th IEEE International Conference on Computer Design
      (ICCD-37), Nov. 2019.</p> -->

    <p> -
    <a href="pdfs/tan-pyocn-iccd2019.pdf">PDF</a> -
    <a href="pdfs/tan-pyocn-slides-iccd2019.pdf">Slides</a> -
    <a href="https://doi.org/10.1109/ICCD46524.2019.00068">DOI</a> -
    </p>
  </div>

  <!-- ...........................................................
   rovinski-celerity-vlsi2019
  ................................................................ -->

  <div id="content-pub">
    <h3>A 1.4 GHz 695 Giga RISC-V Inst/s 496-core Manycore Processor with
    Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm
    CMOS</h3>

    <p>Austin Rovinski, Chun Zhao, Khalid Al-Hawaj, Paul Gao, Shaolin Xie,
    <uu>Christopher Torng</uu>, Scott Davidson, Aporva Amarnath, Luis Vega,
    Bandhav Veluri, Anuj Rao, Tutu Ajayi, Julian Puscar, Steve Dai,
    Ritchie Zhao, Dustin Richmond, Zhiru Zhang, Ian Galton, Christopher
    Batten, Michael B.  Taylor, and Ron G. Dreslinski</p>

    <p><i>IEEE Symposium on VLSI Circuits (VLSIC), June 2019</i></p>
    <!-- <p><i>VLSI 2019</i> &ndash; IEEE Symposium on VLSI Technology and
      Circuits. Kyoto, Japan. June 2019.</p> -->

    <p> -
    <a href="pdfs/rovinski-celerity-vlsi2019.pdf">PDF</a> -
    <a href="https://doi.org/10.23919/VLSIC.2019.8778031">DOI</a> -
    </p>
  </div>

  <h2 class="dashed">2018</h2>

  <!-- ...........................................................
   jiang-pymtl-woset2018
  ................................................................ -->

  <div id="content-pub">
    <h3>An Open-Source Python-Based Hardware Generation, Simulation, and
      Verification Framework</h3>

    <p>Shunning Jiang, <uu>Christopher Torng</uu>, and Christopher Batten</p>

    <p><i>Workshop on Open-Source EDA Technology (WOSET) co-located with ICCAD, November 2018</i></p>
    <!-- <p><i>WOSET 2018</i> &ndash; First Workshop on Open-Source EDA
    Technology held in conjunction with ICCAD-37. San Diego, CA. November
    2018.</p> -->

    <p> -
    <a href="pdfs/jiang-pymtl-woset2018.pdf">PDF</a> -
    <a href="pdfs/jiang-pymtl-slides-woset2018.pdf">Slides</a> -
    <a href="pdfs/jiang-pymtl-poster-woset2018.pdf">Poster</a> -
    <!-- <a href="http://scale.engin.brown.edu/woset">Site</a> - -->
    </p>
  </div>

  <!-- ...........................................................
   torng-brgtc2-riscvday2018
  ................................................................ -->

  <div id="content-pub">
    <h3>A New Era of Silicon Prototyping in Computer Architecture
      Research</h3>

    <p><uu>Christopher Torng</uu>, Shunning Jiang, Khalid Al-Hawaj, Ivan
    Bukreyev, Berkin Ilbeyi, Tuan Ta, Lin Cheng, Julian Puscar, Ian
    Galton, and Christopher Batten</p>

    <p><i>RISC-V Day Workshop co-located with MICRO, October 2018</i></p>
    <!-- <p><i>RISC-V Day 2018</i> &ndash; RISC-V Day Workshop held in
      conjunction with MICRO-51. Fukuoka, Japan. October 2018.</p> -->

    <p> -
    <!-- <span style="color:#2c21c6; font-variant:small-caps"><b><i>Oral Presentation</i></b></span> - -->
    <a href="pdfs/torng-brgtc2-riscvday2018.pdf">PDF</a> -
    <a href="pdfs/torng-brgtc2-slides-riscvday2018.pdf">Slides</a> -
    <!-- <a href="https://riscv.tokyo/2017/en/micro-51-fukuoka-oct-20-2018">Site</a> - -->
    </p>
  </div>

  <!-- ...........................................................
   khailany-nvidia-matchlib-dac2018
  ................................................................ -->

  <div id="content-pub">
    <h3>A Modular Digital VLSI Flow for High-Productivity SoC Design</h3>

    <p>Brucek Khailany, Evgeni Krimer, Rangharajan Venkatesan, Jason
    Clemons, Joel Emer, Matthew Fojtik, Alicia Klinefelter, Michael
    Pellauer, Nathaniel Pinckney, Yakun Sophia Shao, Shreesha Srinath,
    <uu>Christopher Torng</uu>, Sam (Likun) Xi, Yanqing Zhang, Brian
    Zimmer</p>

    <p><i>ACM/IEEE Design Automation Conference (DAC), June
      2018</i></p>
    <!-- <p><i>DAC 2018</i> &ndash; 55th ACM/IEEE Design Automation Conference.
      San Francisco, CA. June 2018.</p> -->

    <p> -
    <a href="pdfs/khailany-nvidia-matchlib-dac2018.pdf">PDF</a> -
    <a href="https://doi.org/10.1109/DAC.2018.8465897">DOI</a> -
    <a href="https://github.com/NVlabs/matchlib">Code</a> -
  </div>

</tr></table><br>

  <!-- ...........................................................
   davidson-celerity-ieeemicro2018
  ................................................................ -->

  <div id="content-pub">
    <h3>The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric:
      Fast Architectures and Design Methodologies for Fast Chips</h3>

    <p>Scott Davidson, Shaolin Xie, <uu>Christopher Torng</uu>, Khalid
    Al-Hawaj, Austin Rovinski, Tutu Ajayi, Luis Vega, Chun Zhao, Ritchie
    Zhao, Steve Dai, Aporva Amarnath, Bandhav Veluri, Paul Gao, Anuj Rao,
    Gai Liu, Rajesh K. Gupta, Zhiru Zhang, Ronald G. Dreslinski,
    Christopher Batten, and Michael B. Taylor</p>

    <p><i>IEEE Micro &ndash; Special issue for top picks from Hot
      Chips 29, March/April 2018</i></p>
    <!-- <p><i>IEEE Micro 2018</i> &ndash; Volume 38(2):30â€“41, Mar/Apr. 2018.
      Special issue for top picks from Hot Chips 29.</p> -->

    <p> -
    <a href="pdfs/davidson-celerity-ieeemicro2018.pdf">PDF</a> -
    <a href="https://doi.org/10.1109/MM.2018.022071133">DOI</a> -
    </p>
  </div>

  <h2 class="dashed">2017</h2>

  <!-- ...........................................................
   bukreyev-dcs-tcasi2017
  ................................................................ -->

  <div id="content-pub">
    <h3>Four Monolithically Integrated Switched-Capacitor DC-DC Converters
      with Dynamic Capacitance Sharing in 65-nm CMOS</h3>

    <p>Ivan Bukreyev, <uu>Christopher Torng</uu>, Waclaw Godycki,
    Christopher Batten, and Alyssa Apsel</p>

    <p><i>IEEE Transactions on Circuits and Systems I (TCAS
      I), November 2017</i></p>
    <!-- <p><i>IEEE TCAS I 2017</i> &ndash; IEEE Transactions on Circuits and
    Systems I: Regular Papers (TCAS I), vol. 65, no. 6, pp. 2035-2047,
    November 2017.</p> -->

    <p> -
    <a href="pdfs/bukreyev-dcs-tcasi2017.pdf">PDF</a> -
    <a href="https://doi.org/10.1109/TCSI.2017.2767585">DOI</a> -
    </p>
  </div>

  <!-- ...........................................................
   kim-lta-micro2017
  ................................................................ -->

  <div id="content-pub">
    <h3>Using Intra-Core Loop-Task Accelerators to Improve the
      Productivity and Performance of Task-Based Parallel Programs</h3>

    <p>Ji Kim, Shunning Jiang, <uu>Christopher Torng</uu>, Moyang Wang,
    Shreesha Srinath, Berkin Ilbeyi, Khalid Al-Hawaj, Christopher
    Batten</p>

    <p><i>IEEE/ACM International Symposium on
      Microarchitecture (MICRO), October 2017</i></p>
    <!-- <p><i>MICRO 2017</i> &ndash; 50th IEEE/ACM International Symposium on
      Microarchitecture. Boston, MA. October 2017.</p> -->

    <p> -
    <a href="pdfs/kim-lta-micro2017.pdf">PDF</a> -
    <a href="pdfs/kim-lta-slides-micro2017.pdf">Slides</a> -
    <a href="pdfs/kim-lta-poster-micro2017.pdf">Poster</a> -
    <!-- <a href="https://youtu.be/ZW1Lmmdevg8">Video</a> - -->
    <a href="https://doi.org/10.1145/3123939.3136952">DOI</a> -
    </p>
  </div>

  <!-- ...........................................................
   ajayi-celerity-carrv2017
  ................................................................ -->

  <div id="content-pub">
    <h3>Experiences Using the RISC-V Ecosystem to Design an
      Accelerator-Centric SoC in TSMC 16nm</h3>

    <p>Tutu Ajayi, Khalid Al-Hawaj, Aporva Amarnath, Steve Dai, Scott
    Davidson, Paul Gao, Gai Liu, Anuj Rao, Austin Rovinski, Ningxiao Sun,
    <uu>Christopher Torng</uu>, Luis Vega, Bandhav Veluri, Shaolin Xie, Chun
    Zhao, Ritchie Zhao, Christopher Batten, Ronald G. Dreslinski, Rajesh
    K. Gupta, Michael B. Taylor, Zhiru Zhang</p>

    <p><i>Workshop on Computer Architecture
    Research with RISC-V (CARRV) co-located with MICRO, October 2017</i></p>
    <!-- <p><i>CARRV 2017</i> &ndash; First Workshop on Computer Architecture
      Research with RISC-V. Boston, MA. October 2017.</p> -->

    <p> -
    <!-- <span style="color:#2c21c6; font-variant:small-caps"><b><i>Oral Presentation</i></b></span> - -->
    <a href="pdfs/ajayi-celerity-carrv2017.pdf">PDF</a> -
    <a href="pdfs/ajayi-celerity-slides-carrv2017.pdf">Slides</a> -
    <a href="http://opencelerity.org">Open-Source Code</a> -
    <a href="https://carrv.github.io/2017">Site</a> -
  </div>

  <!-- ...........................................................
   ajayi-celerity-slides-hotchips2017
  ................................................................ -->

  <div id="content-pub">
    <h3>Celerity: An Open Source RISC-V Tiered Accelerator Fabric</h3>

    <p>Tutu Ajayi, Khalid Al-Hawaj, Aporva Amarnath, Steve Dai, Scott
    Davidson, Paul Gao, Gai Liu, Atieh Lotfi, Julian Puscar, Anuj Rao,
    Austin Rovinski, Loai Salem, Ningxiao Sun, <uu>Christopher Torng</uu>,
    Luis Vega, Bandhav Veluri, Xiaoyang Wang, Shaolin Xie, Chun Zhao,
    Ritchie Zhao, Christopher Batten, Ronald G. Dreslinski, Ian Galton,
    Rajesh K. Gupta, Patrick P. Mercier, Mani Srivastava, Michael B.
    Taylor, Zhiru Zhang</p>

    <p><i>Symposium on High Performance Chips (Hot Chips), August 2017</i></p>
    <!-- <p><i>Hot Chips 2017</i> &ndash; 29th Symposium on High Performance
      Chips. Cupertino, CA. August 2017.</p> -->

    <p> -
    <a href="pdfs/ajayi-celerity-slides-hotchips2017.pdf">Slides</a> -
    <a href="http://opencelerity.org">Open-Source Code</a> -
    </p>
  </div>

  <h2 class="dashed">2016</h2>

  <!-- ...........................................................
   torng-brgtc1-hotchips2016
  ................................................................ -->

  <div id="content-pub">
    <h3>Experiences Using A Novel Python-Based Hardware Modeling Framework
      For Computer Architecture Test Chips</h3>

    <p><uu>Christopher Torng</uu>, Moyang Wang, Bharath Sudheendra, Nagaraj
    Murali, Suren Jayasuriya, Shreesha Srinath, Taylor Pritchard, Robin
    Ying, and Christopher Batten</p>

    <p><i>Poster and Abstract at Symposium on High Performance Chips (Hot Chips), August 2016</i></p>
    <!-- <p><i>Hot Chips 2016 (Poster)</i> &ndash; 28th Symposium on High
      Performance Chips. Cupertino, CA. August 2016.</p> -->

    <p> -
    <a href="pdfs/torng-brgtc1-hotchips2016.pdf">PDF</a> -
    <a href="pdfs/torng-brgtc1-slides-hotchips2016.pdf">Slides</a> -
    <a href="pdfs/torng-brgtc1-poster-hotchips2016.pdf">Poster</a> -
    <a href="https://doi.org/10.1109/HOTCHIPS.2016.7936233">DOI</a> -
    </p>
  </div>

  <!-- ...........................................................
   torng-aaws-isca2016
  ................................................................ -->

  <div id="content-pub">
    <h3>Asymmetry-Aware Work-Stealing Runtimes</h3>

    <p><uu>Christopher Torng</uu>, Moyang Wang, and Christopher Batten</p>

    <p><i>ACM/IEEE International Symposium on Computer
      Architecture (ISCA), June 2016</i></p>
    <!-- <p><i>ISCA 2016</i> &ndash; 43rd ACM/IEEE International Symposium on Computer
      Architecture. Seoul, Korea. June 2016.</p> -->

    <p> -
    <!-- <span style="color:#2c21c6; font-variant:small-caps"><b><i>Oral Presentation</i></b></span> - -->
    <a href="pdfs/torng-aaws-isca2016.pdf">PDF</a> -
    <a href="pdfs/torng-aaws-slides-isca2016.pdf">Slides</a> -
    <a href="pdfs/torng-aaws-errata-isca2016.pdf">Addendum</a> -
    <a href="https://doi.org/10.1109/ISCA.2016.14">DOI</a> -
    </p>
  </div>

  <h2 class="dashed">2014</h2>

  <!-- ...........................................................
   godycki-rpdn-micro2014
  ................................................................ -->

  <div id="content-pub">
    <h3>Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable
      Power Distribution Networks</h3>

    <p>Waclaw Godycki*, <uu>Christopher Torng*</uu>, Ivan Bukreyev, Alyssa
    Apsel, and Christopher Batten</p>
    <p><i> (* = denotes equal contribution)</i></p>

    <p><i>IEEE/ACM International Symposium on
    Microarchitecture (MICRO), December 2014</i></p>
    <!-- <p><i>MICRO 2014</i> &ndash; 47th IEEE/ACM International Symposium on
      Microarchitecture. Cambridge, UK. December 2014.</p> -->

    <p> -
    <!-- <span style="color:#2c21c6; font-variant:small-caps"><b><i>Oral Presentation</i></b></span> - -->
    <a href="pdfs/godycki-rpdn-micro2014.pdf">PDF</a> -
    <a href="pdfs/godycki-rpdn-slides-micro2014.pdf">Slides</a> -
    <a href="https://doi.org/10.1109/MICRO.2014.52">DOI</a> -
    </p>
  </div>

  <h2 class="dashed">2013</h2>

  <!-- ...........................................................
   kim-simt-vstruct-isca2013
  ................................................................ -->

  <div id="content-pub">
    <h3>Microarchitectural Mechanisms to Exploit Value Structure in SIMT
      Architectures</h3>

    <p>Ji Kim, <uu>Christopher Torng</uu>, Shreesha Srinath, Derek Lockhart,
    and Christopher Batten</p>

    <p><i>ACM/IEEE International Symposium on Computer
    Architecture (ISCA), June 2013</i></p>
    <!-- <p><i>ISCA 2013</i> &ndash; 40th ACM/IEEE International Symposium on Computer
      Architecture. Tel Aviv, Israel. June 2013.</p> -->

    <p> -
    <a href="pdfs/kim-simt-vstruct-isca2013.pdf">PDF</a> -
    <a href="https://doi.org/10.1145/2485922.2485934">DOI</a> -
    </p>
  </div>

</div>
</div>
<div id="copyright"> <p>Â© 2021 Christopher Torng. Hosted by <a
     href="https://pages.github.com" target="_blank">GitHub Pages</a>.</p>
</div>
</body>
</html>


