%-------------------------------------------------------------------------------
%	SECTION TITLE
%-------------------------------------------------------------------------------
\cvsection{Skills}


%-------------------------------------------------------------------------------
%	CONTENT
%-------------------------------------------------------------------------------
\begin{cvskills}

%---------------------------------------------------------
  \cvskill
    {Languages} % Category
    {C, C++, Verilog, System Verilog, Python, Ruby, Perl, Assembly, Shell , Java, Ruby on Rails, SQL, CUDA} % Skills

%---------------------------------------------------------
  \cvskill
    {Tools} % Category
    {ModelSim, QuestaSim, Synopsys Design Vision,MATLAB, Xilinx ISE, Git, Make Utility, GDB, Valgrind, LLDB} % Skills

%---------------------------------------------------------
    \cvskill
    {OS and Packages} % Category
    {Linux/Unix, Windows, XINU-OS, GPGPU-sim, SNIPER-sim, GEM5-sim} % Skills

%---------------------------------------------------------
  \cvskill
    {Design} % Category
    { Logic Design, RTL Design, Synthesis, Clock Domain Crossing, Static Timing Analysis,FSM, Low Power Design} % Skills

%---------------------------------------------------------
  \cvskill
    {Verification} % Category
    {UVM Framework, Functional Verification , Assertions, Coverage, Constrained Random testing, Test Bench Design} % Skills

%---------------------------------------------------------
  \cvskill
    {CPU/GPU Architecture} % Category
    {Multilevel Cache, Branch Prediction,Superscalar processors, vector processors, SIMD, VLIW, Cache Coherence} % Skills

  

%---------------------------------------------------------
\end{cvskills}
