
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.140
 Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k dsip.v

yosys> verific -vlog2k dsip.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dsip.v'

yosys> synth_rs -top dsip -tech genesis2 -goal area -de -verilog synthesized.v

3. Executing synth_rs pass: v0.4.116

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis2/cells_sim.v +/rapidsilicon/genesis2/dsp_sim.v +/rapidsilicon/genesis2/brams_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffn'.
Generating RTLIL representation for module `\sdff'.
Generating RTLIL representation for module `\sdffn'.
Generating RTLIL representation for module `\dffr'.
Generating RTLIL representation for module `\dffnr'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffne'.
Generating RTLIL representation for module `\sdffre'.
Generating RTLIL representation for module `\sdffnre'.
Generating RTLIL representation for module `\dffre'.
Generating RTLIL representation for module `\dffnre'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\fa_1bit'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top dsip

3.5. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] dsip.v:3: compiling module 'dsip'
VERIFIC-WARNING [VERI-1209] dsip.v:1979: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1980: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1981: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1982: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1983: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1984: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1985: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1986: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1987: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1988: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1989: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1990: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1991: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1992: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1993: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1994: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1995: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1996: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1997: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1998: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:1999: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2000: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2001: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2002: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2003: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2004: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2005: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2006: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2007: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2008: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2009: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2010: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2011: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2012: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2013: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2014: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2015: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2016: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2017: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2018: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2019: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2020: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2021: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2022: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2023: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2024: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2025: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2026: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2027: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2028: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2029: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2030: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2031: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2032: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2033: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2034: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2035: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2036: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2037: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2038: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2039: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2040: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2041: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2042: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2043: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2044: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2045: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2046: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2047: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2048: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2049: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2050: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2051: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2052: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2053: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2054: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2055: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2056: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2057: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2058: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2059: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2060: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2061: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2062: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2063: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2064: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2065: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2066: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2067: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2068: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2069: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2070: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2071: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2072: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2073: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2074: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2075: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2076: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2077: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2078: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2079: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2080: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2081: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2082: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2083: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2084: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2085: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2086: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2087: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2088: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2089: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2090: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2091: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2092: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2093: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2094: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2095: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2096: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2097: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2098: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2099: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2100: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2101: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2102: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2103: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2104: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2105: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2106: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2107: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2108: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2109: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2110: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2111: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2112: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2113: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2114: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2115: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2116: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2117: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2118: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2119: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2120: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2121: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2122: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2123: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2124: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2125: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2126: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2127: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2128: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2129: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2130: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2131: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2132: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2133: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2134: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2135: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2136: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2137: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2138: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2139: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2140: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2141: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2142: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2143: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2144: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2145: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2146: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2147: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2148: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2149: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2150: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2151: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2152: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2153: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2154: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2155: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2156: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2157: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2158: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2159: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2160: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2161: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2162: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2163: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2164: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2165: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2166: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2167: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2168: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2169: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2170: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2171: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2172: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2173: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2174: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2175: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2176: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2177: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2178: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2179: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2180: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2181: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2182: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2183: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2184: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2185: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2186: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2187: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2188: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2189: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2190: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2191: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2192: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2193: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2194: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2195: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2196: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2197: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2198: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2199: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2200: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2201: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2202: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2203: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2204: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2205: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2206: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2207: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2208: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2209: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2210: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2211: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2212: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2213: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2214: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2215: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2216: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2217: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2218: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2219: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2220: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2221: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2222: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2223: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2224: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2225: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2226: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2227: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2228: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2229: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2230: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2231: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2232: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2233: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2234: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2235: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2236: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2237: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2238: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2239: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2240: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2241: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2242: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2243: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2244: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2245: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2246: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2247: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2248: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2249: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2250: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2251: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2252: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2253: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2254: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2255: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2256: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2257: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2258: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2259: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2260: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2261: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2262: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2263: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2264: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2265: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2266: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2267: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2268: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2269: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2270: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2271: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2272: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2273: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2274: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2275: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2276: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2277: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2278: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2279: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2280: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2281: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2282: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2283: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2284: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2285: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2286: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2287: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2288: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2289: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2290: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2291: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2292: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2293: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2294: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2295: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2296: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2297: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2298: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2299: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2300: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2301: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2302: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2303: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2304: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2305: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2306: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2307: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2308: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2309: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2310: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2311: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2312: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2313: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2314: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2315: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2316: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2317: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2318: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2319: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2320: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2321: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2322: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2323: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2324: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2325: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2326: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2327: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2328: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2329: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2330: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2331: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2332: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2333: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2334: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2335: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2336: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2337: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2338: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2339: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2340: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2341: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2342: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2343: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2344: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2345: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2346: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2347: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2348: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2349: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2350: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2351: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2352: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2353: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2354: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2355: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2356: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2357: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2358: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2359: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2360: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2361: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2362: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2363: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2364: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2365: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2366: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2367: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2368: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2369: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2370: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2371: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2372: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2373: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2374: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2375: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2376: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2377: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2378: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2379: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2380: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2381: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2382: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2383: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2384: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2385: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2386: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2387: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2388: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2389: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2390: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2391: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2392: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2393: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2394: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2395: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2396: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2397: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2398: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2399: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2400: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2401: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2402: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2403: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2404: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2405: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2406: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2407: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2408: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2409: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2410: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2411: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2412: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2413: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2414: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2415: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2416: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2417: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2418: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2419: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2420: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2421: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2422: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2423: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2424: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2425: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2426: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2427: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2428: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2429: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2430: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2431: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2432: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2433: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2434: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2435: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2436: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2437: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2438: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2439: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2440: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2441: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2442: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2443: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2444: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2445: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2446: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2447: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2448: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2449: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2450: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2451: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2452: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2453: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2454: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2455: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2456: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2457: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2458: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2459: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2460: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2461: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2462: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2463: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2464: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2465: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2466: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2467: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2468: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2469: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2470: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2471: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2472: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2473: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2474: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2475: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2476: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2477: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2478: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2479: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2480: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2481: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2482: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2483: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2484: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2485: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2486: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2487: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2488: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2489: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2490: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2491: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2492: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2493: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2494: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2495: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2496: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2497: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2498: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2499: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2500: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2501: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2502: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2503: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2504: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2505: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2506: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2507: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2508: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2509: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2510: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2511: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2512: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2513: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2514: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2515: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2516: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2517: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2518: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2519: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2520: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2521: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2522: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2523: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2524: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2525: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2526: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2527: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2528: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2529: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2530: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2531: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2532: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2533: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2534: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2535: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2536: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2537: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2538: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2539: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2540: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2541: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2542: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2543: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2544: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2545: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2546: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2547: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2548: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2549: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2550: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2551: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2552: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2553: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2554: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2555: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2556: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2557: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2558: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2559: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2560: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2561: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2562: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2563: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2564: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2565: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2566: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2567: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2568: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2569: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2570: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2571: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2572: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2573: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2574: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2575: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2576: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2577: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2578: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2579: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2580: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2581: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2582: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2583: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2584: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2585: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2586: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2587: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2588: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2589: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2590: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2591: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2592: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2593: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2594: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2595: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2596: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2597: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2598: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2599: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2600: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2601: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2602: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2603: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2604: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2605: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2606: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2607: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2608: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2609: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2610: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2611: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2612: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2613: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2614: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2615: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2616: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2617: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2618: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2619: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2620: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2623: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2624: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2625: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2626: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2627: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2628: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2629: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2630: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2631: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2632: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2633: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2634: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2635: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dsip.v:2636: expression size 64 truncated to fit in target size 1
Importing module dsip.

3.5.1. Analyzing design hierarchy..
Top module:  \dsip

3.5.2. Analyzing design hierarchy..
Top module:  \dsip
Removed 0 unused modules.

yosys> proc

3.6. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.6.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.6.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.6.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..
Removed 0 unused cells and 885 unused wires.
<suppressed ~887 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module dsip...
Found and reported 0 problems.

yosys> opt_expr

3.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> opt_merge -nomux

3.16. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsip.
Performed a total of 0 changes.

yosys> opt_merge

3.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_share

3.20. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.21. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..

yosys> opt_expr

3.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
MAX OPT ITERATION = 1

yosys> fsm -encoding binary

3.24. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.24.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.24.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.24.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..

yosys> fsm_opt

3.24.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.24.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.24.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.24.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> opt_merge -nomux

3.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsip.
Performed a total of 0 changes.

yosys> opt_merge

3.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_share

3.30. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..

yosys> opt_expr

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
MAX OPT ITERATION = 1

yosys> wreduce -keepdc

3.34. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 16) from port A of cell dsip.$verific$shift_right_675$dsip.v:1979$1337 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_675$dsip.v:1979$1337 ($shr).
Removed top 2 bits (of 4) from port A of cell dsip.$verific$shift_right_677$dsip.v:1980$1340 ($shr).
Removed top 3 bits (of 4) from port Y of cell dsip.$verific$shift_right_677$dsip.v:1980$1340 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_679$dsip.v:1981$1343 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_681$dsip.v:1982$1346 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_683$dsip.v:1983$1349 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_683$dsip.v:1983$1349 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_685$dsip.v:1984$1352 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_687$dsip.v:1985$1355 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_689$dsip.v:1986$1358 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_689$dsip.v:1986$1358 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_691$dsip.v:1987$1361 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_693$dsip.v:1988$1364 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_695$dsip.v:1989$1367 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_695$dsip.v:1989$1367 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_697$dsip.v:1990$1370 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_699$dsip.v:1991$1373 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_701$dsip.v:1992$1376 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_701$dsip.v:1992$1376 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_703$dsip.v:1993$1379 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_705$dsip.v:1994$1382 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_707$dsip.v:1995$1385 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_707$dsip.v:1995$1385 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_709$dsip.v:1996$1388 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_711$dsip.v:1997$1391 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_713$dsip.v:1998$1394 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_713$dsip.v:1998$1394 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_715$dsip.v:1999$1397 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_717$dsip.v:2000$1400 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_719$dsip.v:2001$1403 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_719$dsip.v:2001$1403 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_721$dsip.v:2002$1406 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_723$dsip.v:2003$1409 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_725$dsip.v:2004$1412 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_725$dsip.v:2004$1412 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_727$dsip.v:2005$1415 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_729$dsip.v:2006$1418 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_731$dsip.v:2007$1421 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_731$dsip.v:2007$1421 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_733$dsip.v:2008$1424 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_735$dsip.v:2009$1427 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_737$dsip.v:2010$1430 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_737$dsip.v:2010$1430 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_739$dsip.v:2011$1433 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_741$dsip.v:2012$1436 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_743$dsip.v:2013$1439 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_743$dsip.v:2013$1439 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_745$dsip.v:2014$1442 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_747$dsip.v:2015$1445 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_749$dsip.v:2016$1448 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_749$dsip.v:2016$1448 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_751$dsip.v:2017$1451 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_753$dsip.v:2018$1454 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_755$dsip.v:2019$1457 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_755$dsip.v:2019$1457 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_757$dsip.v:2020$1460 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_759$dsip.v:2021$1463 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_761$dsip.v:2022$1466 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_761$dsip.v:2022$1466 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_763$dsip.v:2023$1469 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_765$dsip.v:2024$1472 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_767$dsip.v:2025$1475 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_767$dsip.v:2025$1475 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_769$dsip.v:2026$1478 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_771$dsip.v:2027$1481 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_773$dsip.v:2028$1484 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_773$dsip.v:2028$1484 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_775$dsip.v:2029$1487 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_777$dsip.v:2030$1490 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_779$dsip.v:2031$1493 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_779$dsip.v:2031$1493 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_781$dsip.v:2032$1496 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_783$dsip.v:2033$1499 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_785$dsip.v:2034$1502 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_785$dsip.v:2034$1502 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_787$dsip.v:2035$1505 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_789$dsip.v:2036$1508 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_791$dsip.v:2037$1511 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_791$dsip.v:2037$1511 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_793$dsip.v:2038$1514 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_795$dsip.v:2039$1517 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_797$dsip.v:2040$1520 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_797$dsip.v:2040$1520 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_799$dsip.v:2041$1523 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_801$dsip.v:2042$1526 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_803$dsip.v:2043$1529 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_803$dsip.v:2043$1529 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_805$dsip.v:2044$1532 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_807$dsip.v:2045$1535 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_809$dsip.v:2046$1538 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_809$dsip.v:2046$1538 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_811$dsip.v:2047$1541 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_813$dsip.v:2048$1544 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_815$dsip.v:2049$1547 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_815$dsip.v:2049$1547 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_817$dsip.v:2050$1550 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_819$dsip.v:2051$1553 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_821$dsip.v:2052$1556 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_821$dsip.v:2052$1556 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_823$dsip.v:2053$1559 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_825$dsip.v:2054$1562 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_827$dsip.v:2055$1565 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_827$dsip.v:2055$1565 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_829$dsip.v:2056$1568 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_831$dsip.v:2057$1571 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_833$dsip.v:2058$1574 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_833$dsip.v:2058$1574 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_835$dsip.v:2059$1577 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_837$dsip.v:2060$1580 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_839$dsip.v:2061$1583 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_839$dsip.v:2061$1583 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_841$dsip.v:2062$1586 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_843$dsip.v:2063$1589 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_845$dsip.v:2064$1592 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_845$dsip.v:2064$1592 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_847$dsip.v:2065$1595 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_849$dsip.v:2066$1598 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_851$dsip.v:2067$1601 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_851$dsip.v:2067$1601 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_853$dsip.v:2068$1604 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_855$dsip.v:2069$1607 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_857$dsip.v:2070$1610 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_857$dsip.v:2070$1610 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_859$dsip.v:2071$1613 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_861$dsip.v:2072$1616 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_863$dsip.v:2073$1619 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_863$dsip.v:2073$1619 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_865$dsip.v:2074$1622 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_867$dsip.v:2075$1625 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_869$dsip.v:2076$1628 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_869$dsip.v:2076$1628 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_871$dsip.v:2077$1631 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_873$dsip.v:2078$1634 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_875$dsip.v:2079$1637 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_875$dsip.v:2079$1637 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_877$dsip.v:2080$1640 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_879$dsip.v:2081$1643 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_881$dsip.v:2082$1646 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_881$dsip.v:2082$1646 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_883$dsip.v:2083$1649 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_885$dsip.v:2084$1652 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_887$dsip.v:2085$1655 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_887$dsip.v:2085$1655 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_889$dsip.v:2086$1658 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_891$dsip.v:2087$1661 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_893$dsip.v:2088$1664 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_893$dsip.v:2088$1664 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_895$dsip.v:2089$1667 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_897$dsip.v:2090$1670 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_899$dsip.v:2091$1673 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_899$dsip.v:2091$1673 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_901$dsip.v:2092$1676 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_903$dsip.v:2093$1679 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_905$dsip.v:2094$1682 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_905$dsip.v:2094$1682 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_907$dsip.v:2095$1685 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_909$dsip.v:2096$1688 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_911$dsip.v:2097$1691 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_911$dsip.v:2097$1691 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_913$dsip.v:2098$1694 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_915$dsip.v:2099$1697 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_917$dsip.v:2100$1700 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_917$dsip.v:2100$1700 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_919$dsip.v:2101$1703 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_921$dsip.v:2102$1706 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_923$dsip.v:2103$1709 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_923$dsip.v:2103$1709 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_925$dsip.v:2104$1712 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_927$dsip.v:2105$1715 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_929$dsip.v:2106$1718 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_929$dsip.v:2106$1718 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_931$dsip.v:2107$1721 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_933$dsip.v:2108$1724 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_935$dsip.v:2109$1727 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_935$dsip.v:2109$1727 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_937$dsip.v:2110$1730 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_939$dsip.v:2111$1733 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_941$dsip.v:2112$1736 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_941$dsip.v:2112$1736 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_943$dsip.v:2113$1739 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_945$dsip.v:2114$1742 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_947$dsip.v:2115$1745 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_947$dsip.v:2115$1745 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_949$dsip.v:2116$1748 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_951$dsip.v:2117$1751 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_953$dsip.v:2118$1754 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_953$dsip.v:2118$1754 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_955$dsip.v:2119$1757 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_957$dsip.v:2120$1760 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_959$dsip.v:2121$1763 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_959$dsip.v:2121$1763 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_961$dsip.v:2122$1766 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_963$dsip.v:2123$1769 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_965$dsip.v:2124$1772 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_965$dsip.v:2124$1772 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_967$dsip.v:2125$1775 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_969$dsip.v:2126$1778 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_971$dsip.v:2127$1781 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_971$dsip.v:2127$1781 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_973$dsip.v:2128$1784 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_975$dsip.v:2129$1787 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_977$dsip.v:2130$1790 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_977$dsip.v:2130$1790 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_979$dsip.v:2131$1793 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_981$dsip.v:2132$1796 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_983$dsip.v:2133$1799 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_983$dsip.v:2133$1799 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_985$dsip.v:2134$1802 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_987$dsip.v:2135$1805 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_989$dsip.v:2136$1808 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_989$dsip.v:2136$1808 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_991$dsip.v:2137$1811 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_993$dsip.v:2138$1814 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_995$dsip.v:2139$1817 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_995$dsip.v:2139$1817 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_997$dsip.v:2140$1820 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_999$dsip.v:2141$1823 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1001$dsip.v:2142$1826 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1001$dsip.v:2142$1826 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1003$dsip.v:2143$1829 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1005$dsip.v:2144$1832 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1007$dsip.v:2145$1835 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1007$dsip.v:2145$1835 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1009$dsip.v:2146$1838 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1011$dsip.v:2147$1841 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1013$dsip.v:2148$1844 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1013$dsip.v:2148$1844 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1015$dsip.v:2149$1847 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1017$dsip.v:2150$1850 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1019$dsip.v:2151$1853 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1019$dsip.v:2151$1853 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1021$dsip.v:2152$1856 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1023$dsip.v:2153$1859 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1025$dsip.v:2154$1862 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1025$dsip.v:2154$1862 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1027$dsip.v:2155$1865 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1029$dsip.v:2156$1868 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1031$dsip.v:2157$1871 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1031$dsip.v:2157$1871 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1033$dsip.v:2158$1874 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1035$dsip.v:2159$1877 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1037$dsip.v:2160$1880 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1037$dsip.v:2160$1880 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1039$dsip.v:2161$1883 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1041$dsip.v:2162$1886 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1043$dsip.v:2163$1889 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1043$dsip.v:2163$1889 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1045$dsip.v:2164$1892 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1047$dsip.v:2165$1895 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1049$dsip.v:2166$1898 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1049$dsip.v:2166$1898 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1051$dsip.v:2167$1901 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1053$dsip.v:2168$1904 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1055$dsip.v:2169$1907 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1055$dsip.v:2169$1907 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1057$dsip.v:2170$1910 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1059$dsip.v:2171$1913 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1061$dsip.v:2172$1916 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1061$dsip.v:2172$1916 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1063$dsip.v:2173$1919 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1065$dsip.v:2174$1922 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1067$dsip.v:2175$1925 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1067$dsip.v:2175$1925 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1069$dsip.v:2176$1928 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1071$dsip.v:2177$1931 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1073$dsip.v:2178$1934 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1073$dsip.v:2178$1934 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1075$dsip.v:2179$1937 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1077$dsip.v:2180$1940 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1079$dsip.v:2181$1943 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1079$dsip.v:2181$1943 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1081$dsip.v:2182$1946 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1083$dsip.v:2183$1949 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1085$dsip.v:2184$1952 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1085$dsip.v:2184$1952 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1087$dsip.v:2185$1955 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1089$dsip.v:2186$1958 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1091$dsip.v:2187$1961 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1091$dsip.v:2187$1961 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1093$dsip.v:2188$1964 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1095$dsip.v:2189$1967 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1097$dsip.v:2190$1970 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1097$dsip.v:2190$1970 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1099$dsip.v:2191$1973 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1101$dsip.v:2192$1976 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1103$dsip.v:2193$1979 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1103$dsip.v:2193$1979 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1105$dsip.v:2194$1982 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1107$dsip.v:2195$1985 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1109$dsip.v:2196$1988 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1109$dsip.v:2196$1988 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1111$dsip.v:2197$1991 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1113$dsip.v:2198$1994 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1115$dsip.v:2199$1997 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1115$dsip.v:2199$1997 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1117$dsip.v:2200$2000 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1119$dsip.v:2201$2003 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1121$dsip.v:2202$2006 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1121$dsip.v:2202$2006 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1123$dsip.v:2203$2009 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1125$dsip.v:2204$2012 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1127$dsip.v:2205$2015 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1127$dsip.v:2205$2015 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1129$dsip.v:2206$2018 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1131$dsip.v:2207$2021 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1133$dsip.v:2208$2024 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1133$dsip.v:2208$2024 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1135$dsip.v:2209$2027 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1137$dsip.v:2210$2030 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1139$dsip.v:2211$2033 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1139$dsip.v:2211$2033 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1141$dsip.v:2212$2036 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1143$dsip.v:2213$2039 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1145$dsip.v:2214$2042 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1145$dsip.v:2214$2042 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1147$dsip.v:2215$2045 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1149$dsip.v:2216$2048 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1151$dsip.v:2217$2051 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1151$dsip.v:2217$2051 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1153$dsip.v:2218$2054 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1155$dsip.v:2219$2057 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1157$dsip.v:2220$2060 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1157$dsip.v:2220$2060 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1159$dsip.v:2221$2063 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1161$dsip.v:2222$2066 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1163$dsip.v:2223$2069 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1163$dsip.v:2223$2069 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1165$dsip.v:2224$2072 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1167$dsip.v:2225$2075 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1169$dsip.v:2226$2078 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1169$dsip.v:2226$2078 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1171$dsip.v:2227$2081 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1173$dsip.v:2228$2084 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1175$dsip.v:2229$2087 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1175$dsip.v:2229$2087 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1177$dsip.v:2230$2090 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1179$dsip.v:2231$2093 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1181$dsip.v:2232$2096 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1181$dsip.v:2232$2096 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1183$dsip.v:2233$2099 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1185$dsip.v:2234$2102 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1187$dsip.v:2235$2105 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1187$dsip.v:2235$2105 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1189$dsip.v:2236$2108 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1191$dsip.v:2237$2111 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1193$dsip.v:2238$2114 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1193$dsip.v:2238$2114 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1195$dsip.v:2239$2117 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1197$dsip.v:2240$2120 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1199$dsip.v:2241$2123 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1199$dsip.v:2241$2123 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1201$dsip.v:2242$2126 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1203$dsip.v:2243$2129 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1205$dsip.v:2244$2132 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1205$dsip.v:2244$2132 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1207$dsip.v:2245$2135 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1209$dsip.v:2246$2138 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1211$dsip.v:2247$2141 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1211$dsip.v:2247$2141 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1213$dsip.v:2248$2144 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1215$dsip.v:2249$2147 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1217$dsip.v:2250$2150 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1217$dsip.v:2250$2150 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1219$dsip.v:2251$2153 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1221$dsip.v:2252$2156 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1223$dsip.v:2253$2159 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1223$dsip.v:2253$2159 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1225$dsip.v:2254$2162 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1227$dsip.v:2255$2165 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1229$dsip.v:2256$2168 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1229$dsip.v:2256$2168 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1231$dsip.v:2257$2171 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1233$dsip.v:2258$2174 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1235$dsip.v:2259$2177 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1235$dsip.v:2259$2177 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1237$dsip.v:2260$2180 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1239$dsip.v:2261$2183 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1241$dsip.v:2262$2186 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1241$dsip.v:2262$2186 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1243$dsip.v:2263$2189 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1245$dsip.v:2264$2192 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1247$dsip.v:2265$2195 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1247$dsip.v:2265$2195 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1249$dsip.v:2266$2198 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1251$dsip.v:2267$2201 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1253$dsip.v:2268$2204 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1253$dsip.v:2268$2204 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1255$dsip.v:2269$2207 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1257$dsip.v:2270$2210 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1259$dsip.v:2271$2213 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1259$dsip.v:2271$2213 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1261$dsip.v:2272$2216 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1263$dsip.v:2273$2219 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1265$dsip.v:2274$2222 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1265$dsip.v:2274$2222 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1267$dsip.v:2275$2225 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1269$dsip.v:2276$2228 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1271$dsip.v:2277$2231 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1271$dsip.v:2277$2231 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1273$dsip.v:2278$2234 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1275$dsip.v:2279$2237 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1277$dsip.v:2280$2240 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1277$dsip.v:2280$2240 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1279$dsip.v:2281$2243 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1281$dsip.v:2282$2246 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1283$dsip.v:2283$2249 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1283$dsip.v:2283$2249 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1285$dsip.v:2284$2252 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1287$dsip.v:2285$2255 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1289$dsip.v:2286$2258 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1289$dsip.v:2286$2258 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1291$dsip.v:2287$2261 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1293$dsip.v:2288$2264 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1295$dsip.v:2289$2267 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1295$dsip.v:2289$2267 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1297$dsip.v:2290$2270 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1299$dsip.v:2291$2273 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1301$dsip.v:2292$2276 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1301$dsip.v:2292$2276 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1303$dsip.v:2293$2279 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1305$dsip.v:2294$2282 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1307$dsip.v:2295$2285 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1307$dsip.v:2295$2285 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1309$dsip.v:2296$2288 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1311$dsip.v:2297$2291 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1313$dsip.v:2298$2294 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1313$dsip.v:2298$2294 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1315$dsip.v:2299$2297 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1317$dsip.v:2300$2300 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1319$dsip.v:2301$2303 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1319$dsip.v:2301$2303 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1321$dsip.v:2302$2306 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1323$dsip.v:2303$2309 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1325$dsip.v:2304$2312 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1325$dsip.v:2304$2312 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1327$dsip.v:2305$2315 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1329$dsip.v:2306$2318 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1331$dsip.v:2307$2321 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1331$dsip.v:2307$2321 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1333$dsip.v:2308$2324 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1335$dsip.v:2309$2327 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1337$dsip.v:2310$2330 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1337$dsip.v:2310$2330 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1339$dsip.v:2311$2333 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1341$dsip.v:2312$2336 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1343$dsip.v:2313$2339 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1343$dsip.v:2313$2339 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1345$dsip.v:2314$2342 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1347$dsip.v:2315$2345 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1349$dsip.v:2316$2348 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1349$dsip.v:2316$2348 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1351$dsip.v:2317$2351 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1353$dsip.v:2318$2354 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1355$dsip.v:2319$2357 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1355$dsip.v:2319$2357 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1357$dsip.v:2320$2360 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1359$dsip.v:2321$2363 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1361$dsip.v:2322$2366 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1361$dsip.v:2322$2366 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1363$dsip.v:2323$2369 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1365$dsip.v:2324$2372 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1367$dsip.v:2325$2375 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1367$dsip.v:2325$2375 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1369$dsip.v:2326$2378 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1371$dsip.v:2327$2381 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1373$dsip.v:2328$2384 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1373$dsip.v:2328$2384 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1375$dsip.v:2329$2387 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1377$dsip.v:2330$2390 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1379$dsip.v:2331$2393 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1379$dsip.v:2331$2393 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1381$dsip.v:2332$2396 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1383$dsip.v:2333$2399 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1385$dsip.v:2334$2402 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1385$dsip.v:2334$2402 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1387$dsip.v:2335$2405 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1389$dsip.v:2336$2408 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1391$dsip.v:2337$2411 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1391$dsip.v:2337$2411 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1393$dsip.v:2338$2414 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1395$dsip.v:2339$2417 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1397$dsip.v:2340$2420 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1397$dsip.v:2340$2420 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1399$dsip.v:2341$2423 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1401$dsip.v:2342$2426 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1403$dsip.v:2343$2429 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1403$dsip.v:2343$2429 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1405$dsip.v:2344$2432 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1407$dsip.v:2345$2435 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1409$dsip.v:2346$2438 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1409$dsip.v:2346$2438 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1411$dsip.v:2347$2441 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1413$dsip.v:2348$2444 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1415$dsip.v:2349$2447 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1415$dsip.v:2349$2447 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1417$dsip.v:2350$2450 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1419$dsip.v:2351$2453 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1421$dsip.v:2352$2456 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1421$dsip.v:2352$2456 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1423$dsip.v:2353$2459 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1425$dsip.v:2354$2462 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1427$dsip.v:2355$2465 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1427$dsip.v:2355$2465 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1429$dsip.v:2356$2468 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1431$dsip.v:2357$2471 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1433$dsip.v:2358$2474 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1433$dsip.v:2358$2474 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1435$dsip.v:2359$2477 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1437$dsip.v:2360$2480 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1439$dsip.v:2361$2483 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1439$dsip.v:2361$2483 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1441$dsip.v:2362$2486 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1443$dsip.v:2363$2489 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1445$dsip.v:2364$2492 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1445$dsip.v:2364$2492 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1447$dsip.v:2365$2495 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1449$dsip.v:2366$2498 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1451$dsip.v:2367$2501 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1451$dsip.v:2367$2501 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1453$dsip.v:2368$2504 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1455$dsip.v:2369$2507 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1457$dsip.v:2370$2510 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1457$dsip.v:2370$2510 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1459$dsip.v:2371$2513 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1461$dsip.v:2372$2516 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1463$dsip.v:2373$2519 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1463$dsip.v:2373$2519 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1465$dsip.v:2374$2522 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1467$dsip.v:2375$2525 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1469$dsip.v:2376$2528 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1469$dsip.v:2376$2528 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1471$dsip.v:2377$2531 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1473$dsip.v:2378$2534 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1475$dsip.v:2379$2537 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1475$dsip.v:2379$2537 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1477$dsip.v:2380$2540 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1479$dsip.v:2381$2543 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1481$dsip.v:2382$2546 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1481$dsip.v:2382$2546 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1483$dsip.v:2383$2549 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1485$dsip.v:2384$2552 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1487$dsip.v:2385$2555 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1487$dsip.v:2385$2555 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1489$dsip.v:2386$2558 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1491$dsip.v:2387$2561 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1493$dsip.v:2388$2564 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1493$dsip.v:2388$2564 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1495$dsip.v:2389$2567 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1497$dsip.v:2390$2570 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1499$dsip.v:2391$2573 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1499$dsip.v:2391$2573 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1501$dsip.v:2392$2576 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1503$dsip.v:2393$2579 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1505$dsip.v:2394$2582 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1505$dsip.v:2394$2582 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1507$dsip.v:2395$2585 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1509$dsip.v:2396$2588 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1511$dsip.v:2397$2591 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1511$dsip.v:2397$2591 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1513$dsip.v:2398$2594 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1515$dsip.v:2399$2597 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1517$dsip.v:2400$2600 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1517$dsip.v:2400$2600 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1519$dsip.v:2401$2603 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1521$dsip.v:2402$2606 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1523$dsip.v:2403$2609 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1523$dsip.v:2403$2609 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1525$dsip.v:2404$2612 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1527$dsip.v:2405$2615 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1529$dsip.v:2406$2618 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1529$dsip.v:2406$2618 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1531$dsip.v:2407$2621 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1533$dsip.v:2408$2624 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1535$dsip.v:2409$2627 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1535$dsip.v:2409$2627 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1537$dsip.v:2410$2630 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1539$dsip.v:2411$2633 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1541$dsip.v:2412$2636 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1541$dsip.v:2412$2636 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1543$dsip.v:2413$2639 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1545$dsip.v:2414$2642 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1547$dsip.v:2415$2645 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1547$dsip.v:2415$2645 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1549$dsip.v:2416$2648 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1551$dsip.v:2417$2651 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1553$dsip.v:2418$2654 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1553$dsip.v:2418$2654 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1555$dsip.v:2419$2657 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1557$dsip.v:2420$2660 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1559$dsip.v:2421$2663 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1559$dsip.v:2421$2663 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1561$dsip.v:2422$2666 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1563$dsip.v:2423$2669 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1565$dsip.v:2424$2672 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1565$dsip.v:2424$2672 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1567$dsip.v:2425$2675 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1569$dsip.v:2426$2678 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1571$dsip.v:2427$2681 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1571$dsip.v:2427$2681 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1573$dsip.v:2428$2684 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1575$dsip.v:2429$2687 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1577$dsip.v:2430$2690 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1577$dsip.v:2430$2690 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1579$dsip.v:2431$2693 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1581$dsip.v:2432$2696 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1583$dsip.v:2433$2699 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1583$dsip.v:2433$2699 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1585$dsip.v:2434$2702 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1587$dsip.v:2435$2705 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1589$dsip.v:2436$2708 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1589$dsip.v:2436$2708 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1591$dsip.v:2437$2711 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1593$dsip.v:2438$2714 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1595$dsip.v:2439$2717 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1595$dsip.v:2439$2717 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1597$dsip.v:2440$2720 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1599$dsip.v:2441$2723 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1601$dsip.v:2442$2726 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1601$dsip.v:2442$2726 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1603$dsip.v:2443$2729 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1605$dsip.v:2444$2732 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1607$dsip.v:2445$2735 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1607$dsip.v:2445$2735 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1609$dsip.v:2446$2738 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1611$dsip.v:2447$2741 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1613$dsip.v:2448$2744 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1613$dsip.v:2448$2744 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1615$dsip.v:2449$2747 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1617$dsip.v:2450$2750 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1619$dsip.v:2451$2753 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1619$dsip.v:2451$2753 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1621$dsip.v:2452$2756 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1623$dsip.v:2453$2759 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1625$dsip.v:2454$2762 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1625$dsip.v:2454$2762 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1627$dsip.v:2455$2765 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1629$dsip.v:2456$2768 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1631$dsip.v:2457$2771 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1631$dsip.v:2457$2771 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1633$dsip.v:2458$2774 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1635$dsip.v:2459$2777 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1637$dsip.v:2460$2780 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1637$dsip.v:2460$2780 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1639$dsip.v:2461$2783 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1641$dsip.v:2462$2786 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1643$dsip.v:2463$2789 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1643$dsip.v:2463$2789 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1645$dsip.v:2464$2792 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1647$dsip.v:2465$2795 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1649$dsip.v:2466$2798 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1649$dsip.v:2466$2798 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1651$dsip.v:2467$2801 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1653$dsip.v:2468$2804 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1655$dsip.v:2469$2807 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1655$dsip.v:2469$2807 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1657$dsip.v:2470$2810 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1659$dsip.v:2471$2813 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1661$dsip.v:2472$2816 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1661$dsip.v:2472$2816 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1663$dsip.v:2473$2819 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1665$dsip.v:2474$2822 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1667$dsip.v:2475$2825 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1667$dsip.v:2475$2825 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1669$dsip.v:2476$2828 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1671$dsip.v:2477$2831 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1673$dsip.v:2478$2834 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1673$dsip.v:2478$2834 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1675$dsip.v:2479$2837 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1677$dsip.v:2480$2840 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1679$dsip.v:2481$2843 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1679$dsip.v:2481$2843 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1681$dsip.v:2482$2846 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1683$dsip.v:2483$2849 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1685$dsip.v:2484$2852 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1685$dsip.v:2484$2852 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1687$dsip.v:2485$2855 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1689$dsip.v:2486$2858 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1691$dsip.v:2487$2861 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1691$dsip.v:2487$2861 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1693$dsip.v:2488$2864 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1695$dsip.v:2489$2867 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1697$dsip.v:2490$2870 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1697$dsip.v:2490$2870 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1699$dsip.v:2491$2873 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1701$dsip.v:2492$2876 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1703$dsip.v:2493$2879 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1703$dsip.v:2493$2879 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1705$dsip.v:2494$2882 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1707$dsip.v:2495$2885 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1709$dsip.v:2496$2888 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1709$dsip.v:2496$2888 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1711$dsip.v:2497$2891 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1713$dsip.v:2498$2894 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1715$dsip.v:2499$2897 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1715$dsip.v:2499$2897 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1717$dsip.v:2500$2900 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1719$dsip.v:2501$2903 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1721$dsip.v:2502$2906 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1721$dsip.v:2502$2906 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1723$dsip.v:2503$2909 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1725$dsip.v:2504$2912 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1727$dsip.v:2505$2915 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1727$dsip.v:2505$2915 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1729$dsip.v:2506$2918 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1731$dsip.v:2507$2921 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1733$dsip.v:2508$2924 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1733$dsip.v:2508$2924 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1735$dsip.v:2509$2927 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1737$dsip.v:2510$2930 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1739$dsip.v:2511$2933 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1739$dsip.v:2511$2933 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1741$dsip.v:2512$2936 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1743$dsip.v:2513$2939 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1745$dsip.v:2514$2942 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1745$dsip.v:2514$2942 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1747$dsip.v:2515$2945 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1749$dsip.v:2516$2948 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1751$dsip.v:2517$2951 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1751$dsip.v:2517$2951 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1753$dsip.v:2518$2954 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1755$dsip.v:2519$2957 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1757$dsip.v:2520$2960 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1757$dsip.v:2520$2960 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1759$dsip.v:2521$2963 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1761$dsip.v:2522$2966 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1763$dsip.v:2523$2969 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1763$dsip.v:2523$2969 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1765$dsip.v:2524$2972 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1767$dsip.v:2525$2975 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1769$dsip.v:2526$2978 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1769$dsip.v:2526$2978 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1771$dsip.v:2527$2981 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1773$dsip.v:2528$2984 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1775$dsip.v:2529$2987 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1775$dsip.v:2529$2987 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1777$dsip.v:2530$2990 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1779$dsip.v:2531$2993 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1781$dsip.v:2532$2996 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1781$dsip.v:2532$2996 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1783$dsip.v:2533$2999 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1785$dsip.v:2534$3002 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1787$dsip.v:2535$3005 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1787$dsip.v:2535$3005 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1789$dsip.v:2536$3008 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1791$dsip.v:2537$3011 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1793$dsip.v:2538$3014 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1793$dsip.v:2538$3014 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1795$dsip.v:2539$3017 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1797$dsip.v:2540$3020 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1799$dsip.v:2541$3023 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1799$dsip.v:2541$3023 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1801$dsip.v:2542$3026 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1803$dsip.v:2543$3029 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1805$dsip.v:2544$3032 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1805$dsip.v:2544$3032 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1807$dsip.v:2545$3035 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1809$dsip.v:2546$3038 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1811$dsip.v:2547$3041 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1811$dsip.v:2547$3041 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1813$dsip.v:2548$3044 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1815$dsip.v:2549$3047 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1817$dsip.v:2550$3050 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1817$dsip.v:2550$3050 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1819$dsip.v:2551$3053 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1821$dsip.v:2552$3056 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1823$dsip.v:2553$3059 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1823$dsip.v:2553$3059 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1825$dsip.v:2554$3062 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1827$dsip.v:2555$3065 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1829$dsip.v:2556$3068 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1829$dsip.v:2556$3068 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1831$dsip.v:2557$3071 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1833$dsip.v:2558$3074 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1835$dsip.v:2559$3077 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1835$dsip.v:2559$3077 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1837$dsip.v:2560$3080 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1839$dsip.v:2561$3083 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1841$dsip.v:2562$3086 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1841$dsip.v:2562$3086 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1843$dsip.v:2563$3089 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1845$dsip.v:2564$3092 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1847$dsip.v:2565$3095 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1847$dsip.v:2565$3095 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1849$dsip.v:2566$3098 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1851$dsip.v:2567$3101 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1853$dsip.v:2568$3104 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1853$dsip.v:2568$3104 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1855$dsip.v:2569$3107 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1857$dsip.v:2570$3110 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1859$dsip.v:2571$3113 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1859$dsip.v:2571$3113 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1861$dsip.v:2572$3116 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1863$dsip.v:2573$3119 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1863$dsip.v:2573$3119 ($shr).
Removed top 32 bits (of 64) from port A of cell dsip.$verific$shift_right_1865$dsip.v:2574$3122 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1865$dsip.v:2574$3122 ($shr).
Removed top 5 bits (of 64) from port A of cell dsip.$verific$shift_right_1867$dsip.v:2575$3125 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1867$dsip.v:2575$3125 ($shr).
Removed top 1 bits (of 32) from port A of cell dsip.$verific$shift_right_1869$dsip.v:2576$3128 ($shr).
Removed top 31 bits (of 32) from port Y of cell dsip.$verific$shift_right_1869$dsip.v:2576$3128 ($shr).
Removed top 1 bits (of 16) from port A of cell dsip.$verific$shift_right_1871$dsip.v:2577$3131 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1871$dsip.v:2577$3131 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1873$dsip.v:2578$3134 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1875$dsip.v:2579$3137 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1875$dsip.v:2579$3137 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1877$dsip.v:2580$3140 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1879$dsip.v:2581$3143 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1881$dsip.v:2582$3146 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1881$dsip.v:2582$3146 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1883$dsip.v:2583$3149 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1885$dsip.v:2584$3152 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1887$dsip.v:2585$3155 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1887$dsip.v:2585$3155 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1889$dsip.v:2586$3158 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1891$dsip.v:2587$3161 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1893$dsip.v:2588$3164 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1893$dsip.v:2588$3164 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1895$dsip.v:2589$3167 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1897$dsip.v:2590$3170 ($shr).
Removed top 2 bits (of 8) from port A of cell dsip.$verific$shift_right_1899$dsip.v:2591$3173 ($shr).
Removed top 7 bits (of 8) from port Y of cell dsip.$verific$shift_right_1899$dsip.v:2591$3173 ($shr).
Removed top 15 bits (of 16) from port Y of cell dsip.$verific$shift_right_1901$dsip.v:2592$3176 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1903$dsip.v:2593$3179 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1905$dsip.v:2594$3182 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1907$dsip.v:2595$3185 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1909$dsip.v:2596$3188 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1911$dsip.v:2597$3191 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1913$dsip.v:2598$3194 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1915$dsip.v:2599$3197 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1917$dsip.v:2600$3200 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1919$dsip.v:2601$3203 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1921$dsip.v:2602$3206 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1923$dsip.v:2603$3209 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1925$dsip.v:2604$3212 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1927$dsip.v:2605$3215 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1929$dsip.v:2606$3218 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1931$dsip.v:2607$3221 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1933$dsip.v:2608$3224 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1935$dsip.v:2609$3227 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1937$dsip.v:2610$3230 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1939$dsip.v:2611$3233 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1941$dsip.v:2612$3236 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1943$dsip.v:2613$3239 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1945$dsip.v:2614$3242 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1947$dsip.v:2615$3245 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1949$dsip.v:2616$3248 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1951$dsip.v:2617$3251 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1953$dsip.v:2618$3254 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1955$dsip.v:2619$3257 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1957$dsip.v:2620$3260 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1959$dsip.v:2621$3263 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1961$dsip.v:2622$3266 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1963$dsip.v:2623$3269 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1965$dsip.v:2624$3272 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1967$dsip.v:2625$3275 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1969$dsip.v:2626$3278 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1971$dsip.v:2627$3281 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1973$dsip.v:2628$3284 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1975$dsip.v:2629$3287 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1977$dsip.v:2630$3290 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1979$dsip.v:2631$3293 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1981$dsip.v:2632$3296 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1983$dsip.v:2633$3299 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1985$dsip.v:2634$3302 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1987$dsip.v:2635$3305 ($shr).
Removed top 63 bits (of 64) from port Y of cell dsip.$verific$shift_right_1989$dsip.v:2636$3308 ($shr).

yosys> peepopt

3.35. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..
Removed 0 unused cells and 658 unused wires.
<suppressed ~1 debug messages>

yosys> demuxmap

3.37. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> stat

3.38. Printing statistics.

=== dsip ===

   Number of wires:               1115
   Number of wire bits:           1115
   Number of public wires:        1115
   Number of public wire bits:    1115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                882
     $dff                          224
     $shr                          658


yosys> wreduce t:$mul

3.39. Executing WREDUCE pass (reducing word size of cells).

yosys> rs_dsp_macc -genesis2 -max_dsp 154

3.40. Executing RS_DSP_MACC pass.

yosys> techmap -map +/mul2dsp_check_maxwidth.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__RS_MUL20X18 a:valid_map

3.41. Executing TECHMAP pass (map to technology primitives).

3.41.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.41.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> stat

3.42. Printing statistics.

=== dsip ===

   Number of wires:               1115
   Number of wire bits:           1115
   Number of public wires:        1115
   Number of public wire bits:    1115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                882
     $dff                          224
     $shr                          658


yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/rapidsilicon/genesis2/dsp_map.v -D USE_DSP_CFG_PARAMS=0

3.43. Executing TECHMAP pass (map to technology primitives).

3.43.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

3.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/dsp_final_map.v

3.44. Executing TECHMAP pass (map to technology primitives).

3.44.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

3.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> rs-pack-dsp-regs

3.45. Executing rs_pack_dsp_regs pass.

yosys> rs_dsp_io_regs

3.46. Executing RS_DSP_IO_REGS pass.

yosys> alumacc

3.47. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module dsip:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> opt_merge -nomux

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsip.
Performed a total of 0 changes.

yosys> opt_merge

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_share

3.53. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.54. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..

yosys> opt_expr

3.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
MAX OPT ITERATION = 1

yosys> stat

3.57. Printing statistics.

=== dsip ===

   Number of wires:               1115
   Number of wire bits:           1115
   Number of public wires:        1115
   Number of public wire bits:    1115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                882
     $dff                          224
     $shr                          658


yosys> memory -nomap

3.58. Executing MEMORY pass.

yosys> opt_mem

3.58.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.58.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.58.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.58.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.58.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.58.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..

yosys> memory_share

3.58.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.58.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.58.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..

yosys> memory_collect

3.58.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.59. Printing statistics.

=== dsip ===

   Number of wires:               1115
   Number of wire bits:           1115
   Number of public wires:        1115
   Number of public wire bits:    1115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                882
     $dff                          224
     $shr                          658


yosys> muxpack

3.60. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new_swap.txt -limit 150 a:read_swapped

3.62. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new.txt -limit 150

3.63. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> rs_bram_split -new_mapping

3.64. Executing Rs_BRAM_Split pass.

yosys> techmap -autoproc -map +/rapidsilicon/genesis2/brams_map_new.v

3.65. Executing TECHMAP pass (map to technology primitives).

3.65.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.65.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/brams_final_map_new.v

3.66. Executing TECHMAP pass (map to technology primitives).

3.66.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.66.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> pmuxtree

3.67. Executing PMUXTREE pass.

yosys> muxpack

3.68. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> memory_map

3.69. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.70. Printing statistics.

=== dsip ===

   Number of wires:               1115
   Number of wire bits:           1115
   Number of public wires:        1115
   Number of public wire bits:    1115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                882
     $dff                          224
     $shr                          658


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/arith_map.v

3.71. Executing TECHMAP pass (map to technology primitives).

3.71.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.71.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.71.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$constmap:ad0352640edabe5c0945bdc9985c008aa07e47fa$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9e7c4621032cbf00159c31cd5af7d8864ba97fc2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6a7ff060ba681be029f587347d4827f295ee9da2$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a7opt_muxtree

3.71.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1371 debug messages>

yosys [$paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.71.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~146 debug messages>

yosys [$paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:0e7dd29d6d6f9cc06b3de45f42da2c008a1a6461$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:77d514758824b7d059729bad8dfe4faaad035944$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d027f796b9eeee3f420db287cde210ce1af95e01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d027f796b9eeee3f420db287cde210ce1af95e01$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.71.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d027f796b9eeee3f420db287cde210ce1af95e01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1118 debug messages>

yosys [$paramod$constmap:d027f796b9eeee3f420db287cde210ce1af95e01$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.71.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d027f796b9eeee3f420db287cde210ce1af95e01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:d027f796b9eeee3f420db287cde210ce1af95e01$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:d027f796b9eeee3f420db287cde210ce1af95e01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ad52bec3e8ef2dde983e87561ab067d79d0bbfeb$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5c6cb378ce9b74ad1d1c5376db63f4c0dd1952c5$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:633d307b93b1ea98efcd3faa826ba9b3f8b01f34$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4fc6097021d2f1974e1e27ba0b309ab6df95a9d1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2cce5c9dd6c3685cbd56e48f256f6f497a9389b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2cce5c9dd6c3685cbd56e48f256f6f497a9389b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.71.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2cce5c9dd6c3685cbd56e48f256f6f497a9389b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3278 debug messages>

yosys [$paramod$constmap:e2cce5c9dd6c3685cbd56e48f256f6f497a9389b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.71.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2cce5c9dd6c3685cbd56e48f256f6f497a9389b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:e2cce5c9dd6c3685cbd56e48f256f6f497a9389b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 16 unused wires.
Using template $paramod$constmap:e2cce5c9dd6c3685cbd56e48f256f6f497a9389b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2c026b6c39e5675a2c7a0591e4ee339a2f42a8c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2c026b6c39e5675a2c7a0591e4ee339a2f42a8c2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.71.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2c026b6c39e5675a2c7a0591e4ee339a2f42a8c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2c026b6c39e5675a2c7a0591e4ee339a2f42a8c2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.71.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2c026b6c39e5675a2c7a0591e4ee339a2f42a8c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:2c026b6c39e5675a2c7a0591e4ee339a2f42a8c2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 16 unused wires.
Using template $paramod$constmap:2c026b6c39e5675a2c7a0591e4ee339a2f42a8c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3a23f7bd89f24daf3cc955657894baab4b267dd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3a23f7bd89f24daf3cc955657894baab4b267dd4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.71.57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3a23f7bd89f24daf3cc955657894baab4b267dd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3a23f7bd89f24daf3cc955657894baab4b267dd4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.71.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3a23f7bd89f24daf3cc955657894baab4b267dd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:3a23f7bd89f24daf3cc955657894baab4b267dd4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 16 unused wires.
Using template $paramod$constmap:3a23f7bd89f24daf3cc955657894baab4b267dd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a2241f1653c89e0b6ff75bff2544fcca5d0ad5c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a2241f1653c89e0b6ff75bff2544fcca5d0ad5c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.71.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a2241f1653c89e0b6ff75bff2544fcca5d0ad5c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:6a2241f1653c89e0b6ff75bff2544fcca5d0ad5c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.71.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a2241f1653c89e0b6ff75bff2544fcca5d0ad5c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:6a2241f1653c89e0b6ff75bff2544fcca5d0ad5c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 16 unused wires.
Using template $paramod$constmap:6a2241f1653c89e0b6ff75bff2544fcca5d0ad5c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~35 debug messages>

yosys> stat

3.72. Printing statistics.

=== dsip ===

   Number of wires:               6922
   Number of wire bits:         1480111
   Number of public wires:        1115
   Number of public wire bits:    1115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7892
     $_DFF_P_                      224
     $_MUX_                       6660
     $_NOT_                       1008


yosys> opt_expr

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> opt_merge -nomux

3.74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
<suppressed ~9069 debug messages>
Removed a total of 3023 cells.

yosys> opt_muxtree

3.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsip.
Performed a total of 0 changes.

yosys> opt_merge

3.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_share

3.78. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.79. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..
Removed 0 unused cells and 4190 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
<suppressed ~75 debug messages>

yosys> opt_muxtree

3.82. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.83. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsip.
Performed a total of 0 changes.

yosys> opt_merge

3.84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_share

3.85. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.86. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.88. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
<suppressed ~1646 debug messages>

yosys> techmap -map +/techmap.v

3.90. Executing TECHMAP pass (map to technology primitives).

3.90.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> stat

3.91. Printing statistics.

=== dsip ===

   Number of wires:               2706
   Number of wire bits:          71116
   Number of public wires:        1115
   Number of public wire bits:    1115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4794
     $_AND_                        229
     $_DFF_P_                      224
     $_MUX_                       2898
     $_NOT_                         26
     $_OR_                        1417


yosys> dfflegalize -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 t:$_SDFFCE_*

3.92. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.93. Printing statistics.

=== dsip ===

   Number of wires:               2706
   Number of wire bits:          71116
   Number of public wires:        1115
   Number of public wire bits:    1115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4794
     $_AND_                        229
     $_DFF_P_                      224
     $_MUX_                       2898
     $_NOT_                         26
     $_OR_                        1417


yosys> opt_expr

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> opt_merge -nomux

3.95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.96. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.97. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsip.
Performed a total of 0 changes.

yosys> opt_merge

3.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat

3.99. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..

yosys> opt_expr

3.101. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
MAX OPT ITERATION = 1

yosys> abc -dff -keepff

3.102. Executing ABC pass (technology mapping using ABC).

3.102.1. Summary of detected clock domains:
  4794 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.102.2. Extracting gate netlist of module `\dsip' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 4794 gates and 5024 wires to a netlist network with 228 inputs and 229 outputs.

3.102.2.1. Executing ABC.

yosys> abc -dff -keepff

3.103. Executing ABC pass (technology mapping using ABC).

3.103.1. Summary of detected clock domains:
  2299 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.103.2. Extracting gate netlist of module `\dsip' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 2299 gates and 2527 wires to a netlist network with 228 inputs and 229 outputs.

3.103.2.1. Executing ABC.

yosys> abc -dff -keepff

3.104. Executing ABC pass (technology mapping using ABC).

3.104.1. Summary of detected clock domains:
  2286 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.104.2. Extracting gate netlist of module `\dsip' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 2286 gates and 2514 wires to a netlist network with 228 inputs and 229 outputs.

3.104.2.1. Executing ABC.

yosys> abc -dff -keepff

3.105. Executing ABC pass (technology mapping using ABC).

3.105.1. Summary of detected clock domains:
  2282 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.105.2. Extracting gate netlist of module `\dsip' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 2282 gates and 2510 wires to a netlist network with 228 inputs and 229 outputs.

3.105.2.1. Executing ABC.

yosys> opt_ffinv

3.106. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> opt_merge -nomux

3.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsip.
Performed a total of 0 changes.

yosys> opt_merge

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_share

3.112. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.113. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..
Removed 0 unused cells and 9580 unused wires.
<suppressed ~654 debug messages>

yosys> opt_expr

3.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.116. Executing BMUXMAP pass.

yosys> demuxmap

3.117. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_FJ5Fl8/abc_tmp_1.scr

3.118. Executing ABC pass (technology mapping using ABC).

3.118.1. Extracting gate netlist of module `\dsip' to `<abc-temp-dir>/input.blif'..
Extracted 2054 gates and 2506 wires to a netlist network with 452 inputs and 229 outputs.

3.118.1.1. Executing ABC.
DE:   #PIs = 452  #Luts =   677  Max Lvl =   2  Avg Lvl =   1.98  [   0.26 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 452  #Luts =   677  Max Lvl =   2  Avg Lvl =   1.98  [   6.23 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 452  #Luts =   677  Max Lvl =   2  Avg Lvl =   1.98  [   1.16 sec. at Pass 2]{map}[2]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   1.20 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   1.08 sec. at Pass 4]{map}[4]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   1.43 sec. at Pass 5]{postMap}[12]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   1.19 sec. at Pass 6]{map}[16]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   1.36 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   0.43 sec. at Pass 8]{finalMap}[16]

yosys> opt_expr

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> opt_merge -nomux

3.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.121. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.122. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsip.
Performed a total of 0 changes.

yosys> opt_merge

3.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_share

3.124. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.125. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..
Removed 0 unused cells and 2506 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.128. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.129. Printing statistics.

=== dsip ===

   Number of wires:               1584
   Number of wire bits:           1584
   Number of public wires:         462
   Number of public wire bits:     462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                679
     $_DFF_P_                      224
     $lut                          455


yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_??_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 -cell $_DLATCH_?_ 0 -cell $_DLATCH_???_ 0

3.130. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.131. Printing statistics.

=== dsip ===

   Number of wires:               1584
   Number of wire bits:           1584
   Number of public wires:         462
   Number of public wire bits:     462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                679
     $_DFF_P_                      224
     $lut                          455


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/ffs_map.v

3.132. Executing TECHMAP pass (map to technology primitives).

3.132.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.132.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

3.132.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~814 debug messages>

yosys> opt_expr -mux_undef

3.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
<suppressed ~25009 debug messages>

yosys> simplemap

3.134. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
<suppressed ~3096 debug messages>
Removed a total of 1032 cells.

yosys> opt_dff -nodffe -nosdff

3.137. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..
Removed 0 unused cells and 2232 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
<suppressed ~330 debug messages>

yosys> opt_merge -nomux

3.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsip.
Performed a total of 0 changes.

yosys> opt_merge

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_share

3.144. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.145. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_FJ5Fl8/abc_tmp_2.scr

3.148. Executing ABC pass (technology mapping using ABC).

3.148.1. Extracting gate netlist of module `\dsip' to `<abc-temp-dir>/input.blif'..
Extracted 2061 gates and 2515 wires to a netlist network with 452 inputs and 229 outputs.

3.148.1.1. Executing ABC.
DE:   #PIs = 452  #Luts =   677  Max Lvl =   2  Avg Lvl =   1.98  [   0.28 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   4.15 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   1.08 sec. at Pass 2]{map}[2]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   1.33 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   1.06 sec. at Pass 4]{map}[8]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   1.30 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   0.98 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 452  #Luts =   455  Max Lvl =   3  Avg Lvl =   2.96  [   0.44 sec. at Pass 7]{finalMap}[16]

yosys> opt_expr

3.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.

yosys> opt_merge -nomux

3.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsip.
Performed a total of 0 changes.

yosys> opt_merge

3.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsip'.
Removed a total of 0 cells.

yosys> opt_share

3.154. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.155. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..
Removed 0 unused cells and 2043 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsip.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.158. Executing HIERARCHY pass (managing design hierarchy).

3.158.1. Analyzing design hierarchy..
Top module:  \dsip

3.158.2. Analyzing design hierarchy..
Top module:  \dsip
Removed 0 unused modules.

yosys> stat

3.159. Printing statistics.

=== dsip ===

   Number of wires:               1584
   Number of wire bits:           1584
   Number of public wires:         462
   Number of public wire bits:     462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                679
     $lut                          455
     dff                           224


yosys> opt_clean -purge

3.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsip..

yosys> write_verilog -noattr -nohex synthesized.v

3.161. Executing Verilog backend.
Dumping module `\dsip'.

Warnings: 658 unique messages, 658 total
End of script. Logfile hash: e975ff0773, CPU: user 16.33s system 1.23s, MEM: 268.54 MB peak
Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)
Time spent: 85% 6x abc (96 sec), 3% 48x opt_expr (4 sec), ...
real 54.24
user 99.60
sys 13.66
