/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Chip-dependent configuration for mailbox.
 *
 * Copyright (C) 2021 Google, Inc.
 */

#ifndef __RIO_CONFIG_MAILBOX_H__
#define __RIO_CONFIG_MAILBOX_H__

#include <linux/types.h> /* u32 */

#define EDGETPU_NUM_MAILBOXES 19
#define EDGETPU_NUM_EXT_MAILBOXES 3
#define EDGETPU_EXT_MAILBOX_START 16
#define EDGETPU_EXT_DSP_MAILBOX_START EDGETPU_EXT_MAILBOX_START
#define EDGETPU_EXT_DSP_MAILBOX_END (EDGETPU_NUM_EXT_MAILBOXES + EDGETPU_EXT_DSP_MAILBOX_START - 1)

#define RIO_CSR_MBOX3_CONTEXT_ENABLE 0x30000 /* starting kernel mb */
#define EDGETPU_MBOX_CSRS_SIZE 0x2000 /* CSR size of each mailbox */

#define EDGETPU_MBOX_BASE RIO_CSR_MBOX3_CONTEXT_ENABLE

static inline u32 edgetpu_mailbox_get_context_csr_base(u32 index)
{
	return EDGETPU_MBOX_BASE + index * EDGETPU_MBOX_CSRS_SIZE;
}

#endif /* __RIO_CONFIG_MAILBOX_H__ */
