Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan  4 02:01:22 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-324865869.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.179        0.000                      0                15247        0.019        0.000                      0                15247        0.264        0.000                       0                  5014  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           1.223        0.000                      0                   14        0.155        0.000                      0                   14        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                    1.272        0.000                      0                  411        0.024        0.000                      0                  411       18.750        0.000                       0                   163  
eth_tx_clk                    1.262        0.000                      0                  224        0.131        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                       0.179        0.000                      0                14598        0.019        0.000                      0                14598        3.750        0.000                       0                  4650  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.518     6.739 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     6.929    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y41         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     6.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.349 r  BUFG_3/O
                         net (fo=8, routed)           1.521     7.871    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.350     8.221    
                         clock uncertainty           -0.053     8.168    
    SLICE_X64Y41         FDPE (Setup_fdpe_C_D)       -0.016     8.152    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.715ns (29.324%)  route 1.723ns (70.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.877     7.498    netsoc_reset_counter[3]
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.296     7.794 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.846     8.640    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.944    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.715ns (29.324%)  route 1.723ns (70.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.877     7.498    netsoc_reset_counter[3]
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.296     7.794 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.846     8.640    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.944    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.715ns (29.324%)  route 1.723ns (70.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.877     7.498    netsoc_reset_counter[3]
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.296     7.794 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.846     8.640    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.944    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.715ns (29.324%)  route 1.723ns (70.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.877     7.498    netsoc_reset_counter[3]
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.296     7.794 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.846     8.640    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.944    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.478ns (25.379%)  route 1.405ns (74.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.405     8.104    clk200_rst
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X65Y25         FDSE (Setup_fdse_C_S)       -0.600    10.527    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.478ns (25.379%)  route 1.405ns (74.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.405     8.104    clk200_rst
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X65Y25         FDSE (Setup_fdse_C_S)       -0.600    10.527    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.478ns (25.379%)  route 1.405ns (74.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.405     8.104    clk200_rst
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X65Y25         FDSE (Setup_fdse_C_S)       -0.600    10.527    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.478ns (25.379%)  route 1.405ns (74.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.405     8.104    clk200_rst
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X65Y25         FDSE (Setup_fdse_C_S)       -0.600    10.527    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.773ns (33.051%)  route 1.566ns (66.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.566     8.265    clk200_rst
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.295     8.560 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.560    netsoc_ic_reset_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.081    11.208    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  2.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.103     2.102    netsoc_reset_counter[0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.147 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.147    netsoc_ic_reset_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.121     1.991    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.164     2.033 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.089    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y41         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.420    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.551     1.869    
    SLICE_X64Y41         FDPE (Hold_fdpe_C_D)         0.060     1.929    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.283%)  route 0.241ns (56.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.241     2.239    netsoc_reset_counter[2]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.043     2.282 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.282    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.107     1.964    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.241     2.239    netsoc_reset_counter[2]
    SLICE_X65Y25         LUT3 (Prop_lut3_I2_O)        0.045     2.284 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.284    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.092     1.949    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.226ns (37.291%)  route 0.380ns (62.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.380     2.365    netsoc_reset_counter[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.098     2.463 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.463    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.107     1.964    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.727%)  route 0.711ns (79.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.711     2.710    netsoc_reset_counter[0]
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.045     2.755 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.755    netsoc_reset_counter0[0]
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.091     1.948    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.011%)  route 0.589ns (75.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.156    netsoc_reset_counter[0]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.431     2.632    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.011%)  route 0.589ns (75.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.156    netsoc_reset_counter[0]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.431     2.632    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.011%)  route 0.589ns (75.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.156    netsoc_reset_counter[0]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.431     2.632    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.011%)  route 0.589ns (75.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.156    netsoc_reset_counter[0]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.431     2.632    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.814    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y41     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y41     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     netsoc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     netsoc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.566     1.566    eth_rx_clk
    SLICE_X29Y40         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.022 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.212    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X29Y40         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.448     3.448    eth_rx_clk
    SLICE_X29Y40         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.118     3.566    
                         clock uncertainty           -0.035     3.531    
    SLICE_X29Y40         FDPE (Setup_fdpe_C_D)       -0.047     3.484    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.484    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             31.278ns  (required time - arrival time)
  Source:                 clockdomainsrenamer1_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.580ns  (logic 1.726ns (20.117%)  route 6.854ns (79.883%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.565     1.565    eth_rx_clk
    SLICE_X30Y39         FDRE                                         r  clockdomainsrenamer1_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518     2.083 r  clockdomainsrenamer1_state_reg/Q
                         net (fo=77, routed)          1.517     3.601    clockdomainsrenamer1_state
    SLICE_X31Y38         LUT5 (Prop_lut5_I3_O)        0.150     3.751 r  ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=6, routed)           0.985     4.735    ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.326     5.061 r  ethmac_crc32_checker_crc_reg[5]_i_2/O
                         net (fo=2, routed)           1.056     6.118    ethmac_crc32_checker_crc_reg[5]_i_2_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.270 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.644     6.914    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.280     7.526    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.650 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.425     8.075    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.199 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.946    10.145    ethmac_crc32_checker_source_source_payload_error
    SLICE_X9Y28          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.441    41.441    eth_rx_clk
    SLICE_X9Y28          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.035    41.485    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.062    41.423    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.423    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 31.278    

Slack (MET) :             31.484ns  (required time - arrival time)
  Source:                 clockdomainsrenamer1_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 1.726ns (20.571%)  route 6.664ns (79.429%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.565     1.565    eth_rx_clk
    SLICE_X30Y39         FDRE                                         r  clockdomainsrenamer1_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518     2.083 r  clockdomainsrenamer1_state_reg/Q
                         net (fo=77, routed)          1.517     3.601    clockdomainsrenamer1_state
    SLICE_X31Y38         LUT5 (Prop_lut5_I3_O)        0.150     3.751 r  ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=6, routed)           0.985     4.735    ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.326     5.061 r  ethmac_crc32_checker_crc_reg[5]_i_2/O
                         net (fo=2, routed)           1.056     6.118    ethmac_crc32_checker_crc_reg[5]_i_2_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.270 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.644     6.914    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.280     7.526    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.650 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.425     8.075    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.199 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.757     9.956    ethmac_crc32_checker_source_source_payload_error
    SLICE_X8Y28          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.441    41.441    eth_rx_clk
    SLICE_X8Y28          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.035    41.485    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)       -0.045    41.440    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.440    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 31.484    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 1.780ns (22.264%)  route 6.215ns (77.736%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.553     1.553    eth_rx_clk
    SLICE_X11Y26         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.115     3.124    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     3.248 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.670     3.919    storage_12_reg_i_9_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.043 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.107     5.150    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.150     5.300 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.824     6.124    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.326     6.450 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.830     7.279    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.403 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.584     7.988    ethmac_rx_gap_checker_sink_ready
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.150     8.138 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.464     8.601    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.927 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.621     9.548    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.443    41.443    eth_rx_clk
    SLICE_X30Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X30Y36         FDRE (Setup_fdre_C_CE)      -0.169    41.318    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.318    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 1.780ns (22.264%)  route 6.215ns (77.736%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.553     1.553    eth_rx_clk
    SLICE_X11Y26         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.115     3.124    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     3.248 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.670     3.919    storage_12_reg_i_9_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.043 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.107     5.150    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.150     5.300 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.824     6.124    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.326     6.450 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.830     7.279    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.403 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.584     7.988    ethmac_rx_gap_checker_sink_ready
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.150     8.138 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.464     8.601    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.927 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.621     9.548    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.443    41.443    eth_rx_clk
    SLICE_X30Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X30Y36         FDRE (Setup_fdre_C_CE)      -0.169    41.318    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.318    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 1.780ns (22.264%)  route 6.215ns (77.736%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.553     1.553    eth_rx_clk
    SLICE_X11Y26         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.115     3.124    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     3.248 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.670     3.919    storage_12_reg_i_9_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.043 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.107     5.150    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.150     5.300 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.824     6.124    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.326     6.450 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.830     7.279    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.403 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.584     7.988    ethmac_rx_gap_checker_sink_ready
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.150     8.138 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.464     8.601    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.927 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.621     9.548    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.443    41.443    eth_rx_clk
    SLICE_X30Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X30Y36         FDRE (Setup_fdre_C_CE)      -0.169    41.318    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.318    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 1.780ns (22.264%)  route 6.215ns (77.736%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.553     1.553    eth_rx_clk
    SLICE_X11Y26         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.115     3.124    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     3.248 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.670     3.919    storage_12_reg_i_9_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.043 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.107     5.150    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.150     5.300 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.824     6.124    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.326     6.450 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.830     7.279    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.403 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.584     7.988    ethmac_rx_gap_checker_sink_ready
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.150     8.138 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.464     8.601    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.927 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.621     9.548    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.443    41.443    eth_rx_clk
    SLICE_X30Y36         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X30Y36         FDRE (Setup_fdre_C_CE)      -0.169    41.318    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.318    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.890ns  (required time - arrival time)
  Source:                 clockdomainsrenamer1_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 1.726ns (21.669%)  route 6.239ns (78.331%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.565     1.565    eth_rx_clk
    SLICE_X30Y39         FDRE                                         r  clockdomainsrenamer1_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518     2.083 r  clockdomainsrenamer1_state_reg/Q
                         net (fo=77, routed)          1.517     3.601    clockdomainsrenamer1_state
    SLICE_X31Y38         LUT5 (Prop_lut5_I3_O)        0.150     3.751 r  ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=6, routed)           0.985     4.735    ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.326     5.061 r  ethmac_crc32_checker_crc_reg[5]_i_2/O
                         net (fo=2, routed)           1.056     6.118    ethmac_crc32_checker_crc_reg[5]_i_2_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.270 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.644     6.914    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.280     7.526    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.650 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.425     8.075    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.199 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.332     9.531    ethmac_crc32_checker_source_source_payload_error
    SLICE_X9Y27          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.439    41.439    eth_rx_clk
    SLICE_X9Y27          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.518    
                         clock uncertainty           -0.035    41.483    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)       -0.062    41.421    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 31.890    

Slack (MET) :             31.936ns  (required time - arrival time)
  Source:                 clockdomainsrenamer1_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 1.726ns (21.698%)  route 6.228ns (78.302%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.565     1.565    eth_rx_clk
    SLICE_X30Y39         FDRE                                         r  clockdomainsrenamer1_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518     2.083 r  clockdomainsrenamer1_state_reg/Q
                         net (fo=77, routed)          1.517     3.601    clockdomainsrenamer1_state
    SLICE_X31Y38         LUT5 (Prop_lut5_I3_O)        0.150     3.751 r  ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=6, routed)           0.985     4.735    ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.326     5.061 r  ethmac_crc32_checker_crc_reg[5]_i_2/O
                         net (fo=2, routed)           1.056     6.118    ethmac_crc32_checker_crc_reg[5]_i_2_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.270 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.644     6.914    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.280     7.526    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.650 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.425     8.075    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.199 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.321     9.520    ethmac_crc32_checker_source_source_payload_error
    SLICE_X8Y29          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.442    41.442    eth_rx_clk
    SLICE_X8Y29          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)       -0.030    41.456    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.456    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                 31.936    

Slack (MET) :             32.182ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 1.552ns (19.928%)  route 6.236ns (80.072%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.553     1.553    eth_rx_clk
    SLICE_X11Y26         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.115     3.124    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     3.248 f  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.670     3.919    storage_12_reg_i_9_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.043 f  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.107     5.150    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.150     5.300 r  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.824     6.124    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.326     6.450 f  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.830     7.279    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.403 f  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           1.023     8.427    ethmac_rx_gap_checker_sink_ready
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.551 f  ethphy_liteethphymiirx_converter_converter_source_last_i_2/O
                         net (fo=1, routed)           0.667     9.217    ethphy_liteethphymiirx_converter_converter_source_last_i_2_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.341 r  ethphy_liteethphymiirx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     9.341    ethphy_liteethphymiirx_converter_converter_source_last_i_1_n_0
    SLICE_X28Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.448    41.448    eth_rx_clk
    SLICE_X28Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_last_reg/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X28Y39         FDRE (Setup_fdre_C_D)        0.031    41.523    ethphy_liteethphymiirx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                         41.523    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                 32.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X8Y29          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148     0.707 r  ethmac_rx_converter_converter_source_payload_data_reg[19]/Q
                         net (fo=1, routed)           0.170     0.877    ethmac_rx_converter_converter_source_payload_data[19]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.865     0.865    eth_rx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.611    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     0.853    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.299%)  route 0.282ns (66.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     0.561    eth_rx_clk
    SLICE_X29Y34         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.282     0.984    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     0.827    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.299%)  route 0.282ns (66.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     0.561    eth_rx_clk
    SLICE_X29Y34         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.282     0.984    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     0.827    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.299%)  route 0.282ns (66.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     0.561    eth_rx_clk
    SLICE_X29Y34         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.282     0.984    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     0.827    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.299%)  route 0.282ns (66.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     0.561    eth_rx_clk
    SLICE_X29Y34         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.282     0.984    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     0.827    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.299%)  route 0.282ns (66.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     0.561    eth_rx_clk
    SLICE_X29Y34         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.282     0.984    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     0.827    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.299%)  route 0.282ns (66.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     0.561    eth_rx_clk
    SLICE_X29Y34         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.282     0.984    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     0.827    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y33         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.299%)  route 0.282ns (66.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     0.561    eth_rx_clk
    SLICE_X29Y34         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.282     0.984    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y33         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     0.827    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y33         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y33         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.902    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.299%)  route 0.282ns (66.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     0.561    eth_rx_clk
    SLICE_X29Y34         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.282     0.984    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y33         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     0.827    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y33         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y33         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.902    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.763%)  route 0.263ns (67.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.558     0.558    eth_rx_clk
    SLICE_X9Y28          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.128     0.686 r  ethmac_rx_converter_converter_source_payload_data_reg[8]/Q
                         net (fo=1, routed)           0.263     0.948    ethmac_rx_converter_converter_source_payload_data[8]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.865     0.865    eth_rx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.611    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.242     0.853    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y40  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y40  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y39  clockdomainsrenamer1_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y37  clockdomainsrenamer3_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y37  clockdomainsrenamer3_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y36  clockdomainsrenamer5_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y36  clockdomainsrenamer5_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y27  xilinxmultiregimpl6_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y27  xilinxmultiregimpl6_regs0_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y34  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y34  storage_10_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y34  storage_10_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y34  storage_10_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y34  storage_10_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y34  storage_10_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y34  storage_10_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y34  storage_10_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X28Y40         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.456     2.022 r  FDPE_6/Q
                         net (fo=1, routed)           0.199     2.222    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X28Y40         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448     3.448    eth_tx_clk
    SLICE_X28Y40         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.118     3.566    
                         clock uncertainty           -0.035     3.531    
    SLICE_X28Y40         FDPE (Setup_fdpe_C_D)       -0.047     3.484    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.484    
                         arrival time                          -2.222    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             29.175ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.229ns  (logic 2.035ns (19.895%)  route 8.194ns (80.105%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X11Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.117     3.102    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.296     3.398 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.635     4.034    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.158 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.318     5.475    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.124     5.599 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.684     6.283    ethmac_padding_inserter_source_valid
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.146     6.429 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.838     7.267    ethmac_crc32_inserter_source_valid
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.328     7.595 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.986     8.581    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.705 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.118     9.823    ethmac_tx_converter_converter_mux0
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.146     9.969 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.850    10.819    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.328    11.147 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.648    11.795    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                 29.175    

Slack (MET) :             29.178ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 2.035ns (19.900%)  route 8.191ns (80.100%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X11Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.117     3.102    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.296     3.398 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.635     4.034    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.158 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.318     5.475    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.124     5.599 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.684     6.283    ethmac_padding_inserter_source_valid
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.146     6.429 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.838     7.267    ethmac_crc32_inserter_source_valid
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.328     7.595 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.986     8.581    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.705 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.118     9.823    ethmac_tx_converter_converter_mux0
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.146     9.969 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.902    10.871    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.328    11.199 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.593    11.793    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                 29.178    

Slack (MET) :             29.179ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.225ns  (logic 2.035ns (19.902%)  route 8.190ns (80.098%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X11Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.117     3.102    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.296     3.398 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.635     4.034    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.158 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.318     5.475    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.124     5.599 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.684     6.283    ethmac_padding_inserter_source_valid
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.146     6.429 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.838     7.267    ethmac_crc32_inserter_source_valid
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.328     7.595 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.986     8.581    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.705 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.118     9.823    ethmac_tx_converter_converter_mux0
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.146     9.969 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.900    10.869    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y37          LUT3 (Prop_lut3_I1_O)        0.328    11.197 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.594    11.791    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                 29.179    

Slack (MET) :             29.449ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 2.035ns (20.442%)  route 7.920ns (79.558%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X11Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.117     3.102    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.296     3.398 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.635     4.034    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.158 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.318     5.475    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.124     5.599 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.684     6.283    ethmac_padding_inserter_source_valid
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.146     6.429 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.838     7.267    ethmac_crc32_inserter_source_valid
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.328     7.595 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.986     8.581    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.705 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.118     9.823    ethmac_tx_converter_converter_mux0
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.146     9.969 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.622    10.591    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.328    10.919 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.602    11.521    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                 29.449    

Slack (MET) :             29.456ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.403ns  (logic 2.035ns (19.562%)  route 8.368ns (80.438%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X11Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.117     3.102    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.296     3.398 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.635     4.034    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.158 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.318     5.475    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.124     5.599 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.684     6.283    ethmac_padding_inserter_source_valid
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.146     6.429 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.838     7.267    ethmac_crc32_inserter_source_valid
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.328     7.595 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.986     8.581    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.705 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.118     9.823    ethmac_tx_converter_converter_mux0
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.146     9.969 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.900    10.869    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y37          LUT3 (Prop_lut3_I1_O)        0.328    11.197 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.772    11.969    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X9Y36          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X9Y36          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.067    41.425    ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.425    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                 29.456    

Slack (MET) :             29.548ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.856ns  (logic 1.809ns (18.353%)  route 8.047ns (81.647%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X11Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.117     3.102    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.296     3.398 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.635     4.034    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.158 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.318     5.475    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.124     5.599 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.684     6.283    ethmac_padding_inserter_source_valid
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.146     6.429 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.838     7.267    ethmac_crc32_inserter_source_valid
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.328     7.595 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.986     8.581    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.705 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.030     9.735    ethmac_tx_converter_converter_mux0
    SLICE_X9Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.859 r  storage_11_reg_i_48/O
                         net (fo=4, routed)           0.836    10.695    storage_11_reg_i_48_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.124    10.819 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.604    11.423    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                 29.548    

Slack (MET) :             29.641ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 2.035ns (20.844%)  route 7.728ns (79.156%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X11Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.117     3.102    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.296     3.398 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.635     4.034    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.158 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.318     5.475    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.124     5.599 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.684     6.283    ethmac_padding_inserter_source_valid
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.146     6.429 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.838     7.267    ethmac_crc32_inserter_source_valid
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.328     7.595 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.986     8.581    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.705 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.118     9.823    ethmac_tx_converter_converter_mux0
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.146     9.969 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.346    10.315    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y36          LUT6 (Prop_lut6_I1_O)        0.328    10.643 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.686    11.329    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                 29.641    

Slack (MET) :             29.731ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 2.035ns (20.120%)  route 8.079ns (79.880%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X11Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.117     3.102    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.296     3.398 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.635     4.034    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.158 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.318     5.475    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.124     5.599 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.684     6.283    ethmac_padding_inserter_source_valid
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.146     6.429 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.838     7.267    ethmac_crc32_inserter_source_valid
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.328     7.595 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.986     8.581    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.705 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.118     9.823    ethmac_tx_converter_converter_mux0
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.146     9.969 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.850    10.819    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.328    11.147 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.533    11.681    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X9Y36          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X9Y36          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.081    41.411    ethmac_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.411    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                 29.731    

Slack (MET) :             29.749ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 2.035ns (20.059%)  route 8.110ns (79.941%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.566     1.566    eth_tx_clk
    SLICE_X11Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.117     3.102    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.296     3.398 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.635     4.034    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.158 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.318     5.475    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.124     5.599 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.684     6.283    ethmac_padding_inserter_source_valid
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.146     6.429 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.838     7.267    ethmac_crc32_inserter_source_valid
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.328     7.595 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.986     8.581    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.705 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.118     9.823    ethmac_tx_converter_converter_mux0
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.146     9.969 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.902    10.871    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.328    11.199 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.512    11.712    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X8Y36          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X8Y36          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)       -0.031    41.461    ethmac_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.461    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                 29.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X28Y40         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.705 r  FDPE_6/Q
                         net (fo=1, routed)           0.065     0.770    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X28Y40         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X28Y40         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.270     0.564    
    SLICE_X28Y40         FDPE (Hold_fdpe_C_D)         0.075     0.639    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  xilinxmultiregimpl3_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl3_regs0[5]
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[5]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.064     0.628    xilinxmultiregimpl3_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  xilinxmultiregimpl3_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl3_regs0[6]
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.064     0.628    xilinxmultiregimpl3_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X14Y35         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  xilinxmultiregimpl3_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl3_regs0[0]
    SLICE_X14Y35         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X14Y35         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[0]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.060     0.624    xilinxmultiregimpl3_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  xilinxmultiregimpl3_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl3_regs0[1]
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.060     0.624    xilinxmultiregimpl3_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X12Y36         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  xilinxmultiregimpl3_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl3_regs0[3]
    SLICE_X12Y36         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X12Y36         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[3]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.060     0.624    xilinxmultiregimpl3_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clockdomainsrenamer0_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.568     0.568    eth_tx_clk
    SLICE_X11Y44         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     0.709 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.110     0.819    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.864 r  clockdomainsrenamer0_state_i_1/O
                         net (fo=1, routed)           0.000     0.864    clockdomainsrenamer0_state_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  clockdomainsrenamer0_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.838     0.838    eth_tx_clk
    SLICE_X10Y44         FDRE                                         r  clockdomainsrenamer0_state_reg/C
                         clock pessimism             -0.257     0.581    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120     0.701    clockdomainsrenamer0_state_reg
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  xilinxmultiregimpl3_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl3_regs0[2]
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[2]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.053     0.617    xilinxmultiregimpl3_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X12Y36         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  xilinxmultiregimpl3_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl3_regs0[4]
    SLICE_X12Y36         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X12Y36         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[4]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.053     0.617    xilinxmultiregimpl3_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.716%)  route 0.154ns (45.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X9Y36          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=6, routed)           0.154     0.859    ethmac_tx_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.904 r  ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.904    ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X10Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X10Y36         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.120     0.719    ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y40  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y40  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y44  clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y44   clockdomainsrenamer2_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y44   clockdomainsrenamer2_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y43   clockdomainsrenamer4_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y43   clockdomainsrenamer4_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y39  clockdomainsrenamer6_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y35  xilinxmultiregimpl3_regs0_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y40  FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y40  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y40  FDPE_7/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y40  FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44  clockdomainsrenamer0_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y44   clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y44   clockdomainsrenamer2_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y43   clockdomainsrenamer4_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y43   clockdomainsrenamer4_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y39  clockdomainsrenamer6_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y44   clockdomainsrenamer2_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y44   clockdomainsrenamer2_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y43   clockdomainsrenamer4_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y43   clockdomainsrenamer4_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y45   ethmac_preamble_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y45   ethmac_preamble_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y45   ethmac_preamble_inserter_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y44   ethphy_liteethphymiitx_converter_converter_mux_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y40  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y40  FDPE_6/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_13/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.720ns  (logic 0.478ns (5.482%)  route 8.242ns (94.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.641     1.641    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.478     2.119 r  FDPE_1/Q
                         net (fo=3210, routed)        8.242    10.362    sys_rst
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_13/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.538    11.538    sys_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_13/CLKDIV
                         clock pessimism              0.079    11.617    
                         clock uncertainty           -0.057    11.560    
    OLOGIC_X1Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    10.540    OSERDESE2_13
  -------------------------------------------------------------------
                         required time                         10.540    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_7/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.478ns (5.518%)  route 8.184ns (94.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.537 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.641     1.641    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.478     2.119 r  FDPE_1/Q
                         net (fo=3210, routed)        8.184    10.303    sys_rst
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_7/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.537    11.537    sys_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_7/CLKDIV
                         clock pessimism              0.079    11.616    
                         clock uncertainty           -0.057    11.559    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    10.539    OSERDESE2_7
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_6/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 0.478ns (5.608%)  route 8.046ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.641     1.641    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.478     2.119 r  FDPE_1/Q
                         net (fo=3210, routed)        8.046    10.165    sys_rst
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_6/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.538    11.538    sys_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_6/CLKDIV
                         clock pessimism              0.079    11.617    
                         clock uncertainty           -0.057    11.560    
    OLOGIC_X1Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    10.540    OSERDESE2_6
  -------------------------------------------------------------------
                         required time                         10.540    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine1_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 2.930ns (31.241%)  route 6.449ns (68.759%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.568     1.568    sys_clk
    SLICE_X51Y13         FDRE                                         r  netsoc_controllerinjector_bankmachine1_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.419     1.987 r  netsoc_controllerinjector_bankmachine1_consume_reg[0]/Q
                         net (fo=27, routed)          1.198     3.185    storage_3_reg_0_7_18_21/ADDRA0
    SLICE_X50Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.322     3.507 r  storage_3_reg_0_7_18_21/RAMA/O
                         net (fo=4, routed)           0.837     4.344    p_0_in[10]
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.672 r  netsoc_controllerinjector_bankmachine1_count[2]_i_8/O
                         net (fo=1, routed)           0.000     4.672    netsoc_controllerinjector_bankmachine1_count[2]_i_8_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.073 r  netsoc_controllerinjector_bankmachine1_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.073    netsoc_controllerinjector_bankmachine1_count_reg[2]_i_6_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.344 f  netsoc_controllerinjector_bankmachine1_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.610     5.953    netsoc_controllerinjector_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.373     6.326 r  netsoc_controllerinjector_bankmachine1_count[2]_i_4/O
                         net (fo=3, routed)           0.850     7.177    netsoc_controllerinjector_bankmachine1_count[2]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.301 f  netsoc_controllerinjector_choose_req_grant[0]_i_5/O
                         net (fo=9, routed)           0.732     8.033    netsoc_controllerinjector_choose_req_grant[0]_i_5_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.157 f  netsoc_controllerinjector_bankmachine5_consume[2]_i_4/O
                         net (fo=5, routed)           0.648     8.804    netsoc_controllerinjector_bankmachine5_consume[2]_i_4_n_0
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.118     8.922 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_10/O
                         net (fo=1, routed)           0.436     9.359    netsoc_controllerinjector_bankmachine2_do_read
    SLICE_X57Y10         LUT6 (Prop_lut6_I4_O)        0.326     9.685 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_3/O
                         net (fo=1, routed)           0.808    10.493    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_3_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.124    10.617 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_1/O
                         net (fo=1, routed)           0.330    10.947    new_master_rdata_valid00
    SLICE_X56Y11         SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.453    11.453    sys_clk
    SLICE_X56Y11         SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/CLK
                         clock pessimism              0.079    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X56Y11         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    11.429    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_12/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.478ns (5.695%)  route 7.915ns (94.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.537 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.641     1.641    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.478     2.119 r  FDPE_1/Q
                         net (fo=3210, routed)        7.915    10.034    sys_rst
    OLOGIC_X1Y5          OSERDESE2                                    r  OSERDESE2_12/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.537    11.537    sys_clk
    OLOGIC_X1Y5          OSERDESE2                                    r  OSERDESE2_12/CLKDIV
                         clock pessimism              0.079    11.616    
                         clock uncertainty           -0.057    11.559    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    10.539    OSERDESE2_12
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 3.051ns (33.287%)  route 6.115ns (66.713%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.565     1.565    sys_clk
    SLICE_X57Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/Q
                         net (fo=27, routed)          1.222     3.207    storage_6_reg_0_7_6_11/ADDRB0
    SLICE_X56Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.534 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.047     4.581    p_0_in2_in[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.929 r  netsoc_controllerinjector_bankmachine4_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.929    netsoc_controllerinjector_bankmachine4_count[2]_i_11_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.442 r  netsoc_controllerinjector_bankmachine4_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.442    netsoc_controllerinjector_bankmachine4_count_reg[2]_i_6_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.696 r  netsoc_controllerinjector_bankmachine4_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.519     6.215    netsoc_controllerinjector_bankmachine4_hit
    SLICE_X61Y16         LUT5 (Prop_lut5_I3_O)        0.367     6.582 f  netsoc_controllerinjector_bankmachine4_count[2]_i_4/O
                         net (fo=2, routed)           0.407     6.989    netsoc_controllerinjector_bankmachine4_count[2]_i_4_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.119     7.108 r  netsoc_controllerinjector_bandwidth_cmd_is_read_i_2/O
                         net (fo=3, routed)           0.818     7.925    netsoc_controllerinjector_bandwidth_cmd_is_read_i_2_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.332     8.257 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.466     8.723    multiplexer_state[3]_i_17_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.847 f  multiplexer_state[3]_i_8/O
                         net (fo=2, routed)           0.637     9.484    multiplexer_state[3]_i_8_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.608 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.473    10.081    multiplexer_state[3]_i_3_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.205 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.526    10.731    multiplexer_next_state
    SLICE_X62Y15         FDRE                                         r  multiplexer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.516    11.516    sys_clk
    SLICE_X62Y15         FDRE                                         r  multiplexer_state_reg[0]/C
                         clock pessimism              0.079    11.595    
                         clock uncertainty           -0.057    11.539    
    SLICE_X62Y15         FDRE (Setup_fdre_C_CE)      -0.205    11.334    multiplexer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.334    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 3.051ns (33.287%)  route 6.115ns (66.713%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.565     1.565    sys_clk
    SLICE_X57Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/Q
                         net (fo=27, routed)          1.222     3.207    storage_6_reg_0_7_6_11/ADDRB0
    SLICE_X56Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.534 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.047     4.581    p_0_in2_in[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.929 r  netsoc_controllerinjector_bankmachine4_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.929    netsoc_controllerinjector_bankmachine4_count[2]_i_11_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.442 r  netsoc_controllerinjector_bankmachine4_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.442    netsoc_controllerinjector_bankmachine4_count_reg[2]_i_6_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.696 r  netsoc_controllerinjector_bankmachine4_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.519     6.215    netsoc_controllerinjector_bankmachine4_hit
    SLICE_X61Y16         LUT5 (Prop_lut5_I3_O)        0.367     6.582 f  netsoc_controllerinjector_bankmachine4_count[2]_i_4/O
                         net (fo=2, routed)           0.407     6.989    netsoc_controllerinjector_bankmachine4_count[2]_i_4_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.119     7.108 r  netsoc_controllerinjector_bandwidth_cmd_is_read_i_2/O
                         net (fo=3, routed)           0.818     7.925    netsoc_controllerinjector_bandwidth_cmd_is_read_i_2_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.332     8.257 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.466     8.723    multiplexer_state[3]_i_17_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.847 f  multiplexer_state[3]_i_8/O
                         net (fo=2, routed)           0.637     9.484    multiplexer_state[3]_i_8_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.608 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.473    10.081    multiplexer_state[3]_i_3_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.205 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.526    10.731    multiplexer_next_state
    SLICE_X62Y15         FDRE                                         r  multiplexer_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.516    11.516    sys_clk
    SLICE_X62Y15         FDRE                                         r  multiplexer_state_reg[1]/C
                         clock pessimism              0.079    11.595    
                         clock uncertainty           -0.057    11.539    
    SLICE_X62Y15         FDRE (Setup_fdre_C_CE)      -0.205    11.334    multiplexer_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.334    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 3.051ns (33.287%)  route 6.115ns (66.713%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.565     1.565    sys_clk
    SLICE_X57Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/Q
                         net (fo=27, routed)          1.222     3.207    storage_6_reg_0_7_6_11/ADDRB0
    SLICE_X56Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.534 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.047     4.581    p_0_in2_in[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.929 r  netsoc_controllerinjector_bankmachine4_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.929    netsoc_controllerinjector_bankmachine4_count[2]_i_11_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.442 r  netsoc_controllerinjector_bankmachine4_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.442    netsoc_controllerinjector_bankmachine4_count_reg[2]_i_6_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.696 r  netsoc_controllerinjector_bankmachine4_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.519     6.215    netsoc_controllerinjector_bankmachine4_hit
    SLICE_X61Y16         LUT5 (Prop_lut5_I3_O)        0.367     6.582 f  netsoc_controllerinjector_bankmachine4_count[2]_i_4/O
                         net (fo=2, routed)           0.407     6.989    netsoc_controllerinjector_bankmachine4_count[2]_i_4_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.119     7.108 r  netsoc_controllerinjector_bandwidth_cmd_is_read_i_2/O
                         net (fo=3, routed)           0.818     7.925    netsoc_controllerinjector_bandwidth_cmd_is_read_i_2_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.332     8.257 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.466     8.723    multiplexer_state[3]_i_17_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.847 f  multiplexer_state[3]_i_8/O
                         net (fo=2, routed)           0.637     9.484    multiplexer_state[3]_i_8_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.608 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.473    10.081    multiplexer_state[3]_i_3_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.205 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.526    10.731    multiplexer_next_state
    SLICE_X62Y15         FDRE                                         r  multiplexer_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.516    11.516    sys_clk
    SLICE_X62Y15         FDRE                                         r  multiplexer_state_reg[2]/C
                         clock pessimism              0.079    11.595    
                         clock uncertainty           -0.057    11.539    
    SLICE_X62Y15         FDRE (Setup_fdre_C_CE)      -0.205    11.334    multiplexer_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.334    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 3.051ns (33.287%)  route 6.115ns (66.713%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.565     1.565    sys_clk
    SLICE_X57Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/Q
                         net (fo=27, routed)          1.222     3.207    storage_6_reg_0_7_6_11/ADDRB0
    SLICE_X56Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.534 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.047     4.581    p_0_in2_in[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.929 r  netsoc_controllerinjector_bankmachine4_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.929    netsoc_controllerinjector_bankmachine4_count[2]_i_11_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.442 r  netsoc_controllerinjector_bankmachine4_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.442    netsoc_controllerinjector_bankmachine4_count_reg[2]_i_6_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.696 r  netsoc_controllerinjector_bankmachine4_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.519     6.215    netsoc_controllerinjector_bankmachine4_hit
    SLICE_X61Y16         LUT5 (Prop_lut5_I3_O)        0.367     6.582 f  netsoc_controllerinjector_bankmachine4_count[2]_i_4/O
                         net (fo=2, routed)           0.407     6.989    netsoc_controllerinjector_bankmachine4_count[2]_i_4_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.119     7.108 r  netsoc_controllerinjector_bandwidth_cmd_is_read_i_2/O
                         net (fo=3, routed)           0.818     7.925    netsoc_controllerinjector_bandwidth_cmd_is_read_i_2_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.332     8.257 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.466     8.723    multiplexer_state[3]_i_17_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.847 f  multiplexer_state[3]_i_8/O
                         net (fo=2, routed)           0.637     9.484    multiplexer_state[3]_i_8_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.608 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.473    10.081    multiplexer_state[3]_i_3_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.205 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.526    10.731    multiplexer_next_state
    SLICE_X62Y15         FDRE                                         r  multiplexer_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.516    11.516    sys_clk
    SLICE_X62Y15         FDRE                                         r  multiplexer_state_reg[3]/C
                         clock pessimism              0.079    11.595    
                         clock uncertainty           -0.057    11.539    
    SLICE_X62Y15         FDRE (Setup_fdre_C_CE)      -0.205    11.334    multiplexer_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.334    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine1_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine7_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.610ns (28.683%)  route 6.489ns (71.317%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.568     1.568    sys_clk
    SLICE_X51Y13         FDRE                                         r  netsoc_controllerinjector_bankmachine1_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.419     1.987 r  netsoc_controllerinjector_bankmachine1_consume_reg[0]/Q
                         net (fo=27, routed)          1.198     3.185    storage_3_reg_0_7_18_21/ADDRA0
    SLICE_X50Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.322     3.507 r  storage_3_reg_0_7_18_21/RAMA/O
                         net (fo=4, routed)           0.837     4.344    p_0_in[10]
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.672 r  netsoc_controllerinjector_bankmachine1_count[2]_i_8/O
                         net (fo=1, routed)           0.000     4.672    netsoc_controllerinjector_bankmachine1_count[2]_i_8_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.073 r  netsoc_controllerinjector_bankmachine1_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.073    netsoc_controllerinjector_bankmachine1_count_reg[2]_i_6_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.344 f  netsoc_controllerinjector_bankmachine1_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.610     5.953    netsoc_controllerinjector_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.373     6.326 r  netsoc_controllerinjector_bankmachine1_count[2]_i_4/O
                         net (fo=3, routed)           0.850     7.177    netsoc_controllerinjector_bankmachine1_count[2]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.301 r  netsoc_controllerinjector_choose_req_grant[0]_i_5/O
                         net (fo=9, routed)           0.732     8.033    netsoc_controllerinjector_choose_req_grant[0]_i_5_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.157 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_4/O
                         net (fo=5, routed)           0.488     8.645    netsoc_controllerinjector_bankmachine5_consume[2]_i_4_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.769 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_2/O
                         net (fo=40, routed)          1.243    10.012    lm32_cpu/load_store_unit/netsoc_controllerinjector_choose_req_grant_reg[2]_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.124    10.136 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine7_level[3]_i_1/O
                         net (fo=4, routed)           0.532    10.668    lm32_cpu_n_138
    SLICE_X56Y20         FDRE                                         r  netsoc_controllerinjector_bankmachine7_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.445    11.445    sys_clk
    SLICE_X56Y20         FDRE                                         r  netsoc_controllerinjector_bankmachine7_level_reg[2]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X56Y20         FDRE (Setup_fdre_C_CE)      -0.169    11.299    netsoc_controllerinjector_bankmachine7_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  0.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 lm32_cpu/branch_target_x_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.793%)  route 0.188ns (50.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.564     0.564    lm32_cpu/out
    SLICE_X35Y6          FDRE                                         r  lm32_cpu/branch_target_x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  lm32_cpu/branch_target_x_reg[18]/Q
                         net (fo=1, routed)           0.188     0.892    lm32_cpu/mc_arithmetic/Q[16]
    SLICE_X39Y7          LUT4 (Prop_lut4_I2_O)        0.045     0.937 r  lm32_cpu/mc_arithmetic/branch_target_m[18]_i_1/O
                         net (fo=1, routed)           0.000     0.937    lm32_cpu/mc_arithmetic_n_16
    SLICE_X39Y7          FDRE                                         r  lm32_cpu/branch_target_m_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.833     0.833    lm32_cpu/out
    SLICE_X39Y7          FDRE                                         r  lm32_cpu/branch_target_m_reg[18]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.091     0.919    lm32_cpu/branch_target_m_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_interface_dat_w_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_pwm7_period_storage_full_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.565     0.565    sys_clk
    SLICE_X36Y45         FDRE                                         r  netsoc_netsoc_interface_dat_w_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_netsoc_interface_dat_w_reg[5]/Q
                         net (fo=138, routed)         0.227     0.933    netsoc_netsoc_interface_dat_w_reg_n_0_[5]
    SLICE_X35Y46         FDRE                                         r  netsoc_pwm7_period_storage_full_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.833     0.833    sys_clk
    SLICE_X35Y46         FDRE                                         r  netsoc_pwm7_period_storage_full_reg[5]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070     0.898    netsoc_pwm7_period_storage_full_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_6_7/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.830     0.830    storage_reg_0_15_6_7/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_6_7/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.830     0.830    storage_reg_0_15_6_7/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_6_7/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.830     0.830    storage_reg_0_15_6_7/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_6_7/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.830     0.830    storage_reg_0_15_6_7/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_6_7/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.830     0.830    storage_reg_0_15_6_7/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_6_7/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.830     0.830    storage_reg_0_15_6_7/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_6_7/ADDRD0
    SLICE_X50Y31         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.830     0.830    storage_reg_0_15_6_7/WCLK
    SLICE_X50Y31         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_6_7/ADDRD0
    SLICE_X50Y31         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.830     0.830    storage_reg_0_15_6_7/WCLK
    SLICE_X50Y31         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4    lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2    lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   mem_grain0_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   mem_grain0_1_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29  storage_13_reg_0_1_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y30  storage_13_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y30  storage_13_reg_0_1_18_23/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.001 (r) | FAST    |     2.219 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     2.900 (r) | SLOW    |    -0.450 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.046 (r) | SLOW    |    -0.211 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.422 (r) | SLOW    |    -0.379 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     1.897 (r) | SLOW    |    -0.162 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.258 (r) | SLOW    |    -0.274 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.948 (r) | SLOW    |    -0.467 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.002 (r) | SLOW    |    -0.174 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.795 (r) | SLOW    |    -1.372 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.089 (r) | SLOW    |    -0.180 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.126 (r) | SLOW    |      2.616 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      7.938 (r) | SLOW    |      2.538 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      7.946 (r) | SLOW    |      2.542 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      7.945 (r) | SLOW    |      2.526 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      7.745 (r) | SLOW    |      2.473 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.863 (r) | SLOW    |      1.687 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.328 (r) | SLOW    |      1.907 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.468 (r) | SLOW    |      1.960 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.700 (r) | SLOW    |      1.609 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.025 (r) | SLOW    |      1.769 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.470 (r) | SLOW    |      1.981 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.012 (r) | SLOW    |      1.746 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.174 (r) | SLOW    |      1.826 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.583 (r) | SLOW    |      1.629 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.036 (r) | SLOW    |      1.781 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.229 (r) | SLOW    |      1.489 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.733 (r) | SLOW    |      1.689 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.582 (r) | SLOW    |      1.596 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.896 (r) | SLOW    |      1.725 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.372 (r) | SLOW    |      1.527 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.746 (r) | SLOW    |      1.661 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.325 (r) | SLOW    |      1.883 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.874 (r) | SLOW    |      1.718 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.326 (r) | SLOW    |      1.890 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.875 (r) | SLOW    |      1.713 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      8.886 (r) | SLOW    |      2.847 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      8.811 (r) | SLOW    |      2.656 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.408 (r) | SLOW    |      2.949 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[0]    | FDRE           | -     |      8.043 (r) | SLOW    |      2.455 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[1]    | FDRE           | -     |      8.485 (r) | SLOW    |      2.684 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[2]    | FDRE           | -     |      8.071 (r) | SLOW    |      2.456 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[3]    | FDRE           | -     |      8.459 (r) | SLOW    |      2.659 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[0]    | FDRE           | -     |      7.782 (r) | SLOW    |      2.326 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[1]    | FDRE           | -     |      8.400 (r) | SLOW    |      2.690 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[2]    | FDRE           | -     |      8.301 (r) | SLOW    |      2.606 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[3]    | FDRE           | -     |      8.615 (r) | SLOW    |      2.771 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[0]    | FDRE           | -     |      7.937 (r) | SLOW    |      2.430 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[1]    | FDRE           | -     |      8.010 (r) | SLOW    |      2.464 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[2]    | FDRE           | -     |      8.105 (r) | SLOW    |      2.436 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[3]    | FDRE           | -     |      8.492 (r) | SLOW    |      2.692 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.584 (r) | SLOW    |      3.548 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.947 (r) | SLOW    |      2.915 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.467 (r) | SLOW    |      3.136 (r) | FAST    |                      |
sys_clk    | user_led0        | FDRE           | -     |      8.949 (r) | SLOW    |      2.868 (r) | FAST    |                      |
sys_clk    | user_led1        | FDRE           | -     |      8.736 (r) | SLOW    |      2.785 (r) | FAST    |                      |
sys_clk    | user_led2        | FDRE           | -     |      9.325 (r) | SLOW    |      3.118 (r) | FAST    |                      |
sys_clk    | user_led3        | FDRE           | -     |      9.191 (r) | SLOW    |      3.074 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.696 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.722 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.702 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.825 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.706 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         2.215 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.920 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.821 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.260 ns
Ideal Clock Offset to Actual Clock: -1.292 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.046 (r) | SLOW    | -0.211 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.422 (r) | SLOW    | -0.379 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   1.897 (r) | SLOW    | -0.162 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.258 (r) | SLOW    | -0.274 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.422 (r) | SLOW    | -0.162 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.242 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.863 (r) | SLOW    |   1.687 (r) | FAST    |    0.634 |
ddram_dq[1]        |   7.328 (r) | SLOW    |   1.907 (r) | FAST    |    1.099 |
ddram_dq[2]        |   7.468 (r) | SLOW    |   1.960 (r) | FAST    |    1.239 |
ddram_dq[3]        |   6.700 (r) | SLOW    |   1.609 (r) | FAST    |    0.471 |
ddram_dq[4]        |   7.025 (r) | SLOW    |   1.769 (r) | FAST    |    0.796 |
ddram_dq[5]        |   7.470 (r) | SLOW    |   1.981 (r) | FAST    |    1.242 |
ddram_dq[6]        |   7.012 (r) | SLOW    |   1.746 (r) | FAST    |    0.783 |
ddram_dq[7]        |   7.174 (r) | SLOW    |   1.826 (r) | FAST    |    0.945 |
ddram_dq[8]        |   6.583 (r) | SLOW    |   1.629 (r) | FAST    |    0.354 |
ddram_dq[9]        |   7.036 (r) | SLOW    |   1.781 (r) | FAST    |    0.808 |
ddram_dq[10]       |   6.229 (r) | SLOW    |   1.489 (r) | FAST    |    0.000 |
ddram_dq[11]       |   6.733 (r) | SLOW    |   1.689 (r) | FAST    |    0.504 |
ddram_dq[12]       |   6.582 (r) | SLOW    |   1.596 (r) | FAST    |    0.354 |
ddram_dq[13]       |   6.896 (r) | SLOW    |   1.725 (r) | FAST    |    0.668 |
ddram_dq[14]       |   6.372 (r) | SLOW    |   1.527 (r) | FAST    |    0.144 |
ddram_dq[15]       |   6.746 (r) | SLOW    |   1.661 (r) | FAST    |    0.518 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.470 (r) | SLOW    |   1.489 (r) | FAST    |    1.242 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.452 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.325 (r) | SLOW    |   1.883 (r) | FAST    |    0.451 |
ddram_dqs_n[1]     |   6.874 (r) | SLOW    |   1.718 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.326 (r) | SLOW    |   1.890 (r) | FAST    |    0.452 |
ddram_dqs_p[1]     |   6.875 (r) | SLOW    |   1.713 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.326 (r) | SLOW    |   1.713 (r) | FAST    |    0.452 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.189 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.126 (r) | SLOW    |   2.616 (r) | FAST    |    0.189 |
eth_tx_data[1]     |   7.938 (r) | SLOW    |   2.538 (r) | FAST    |    0.012 |
eth_tx_data[2]     |   7.946 (r) | SLOW    |   2.542 (r) | FAST    |    0.016 |
eth_tx_data[3]     |   7.945 (r) | SLOW    |   2.526 (r) | FAST    |    0.007 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.126 (r) | SLOW    |   2.526 (r) | FAST    |    0.189 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.442 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_b[0]      |   8.043 (r) | SLOW    |   2.455 (r) | FAST    |    0.000 |
rgb_leds_b[1]      |   8.485 (r) | SLOW    |   2.684 (r) | FAST    |    0.442 |
rgb_leds_b[2]      |   8.071 (r) | SLOW    |   2.456 (r) | FAST    |    0.028 |
rgb_leds_b[3]      |   8.459 (r) | SLOW    |   2.659 (r) | FAST    |    0.416 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.485 (r) | SLOW    |   2.455 (r) | FAST    |    0.442 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.833 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_g[0]      |   7.782 (r) | SLOW    |   2.326 (r) | FAST    |    0.000 |
rgb_leds_g[1]      |   8.400 (r) | SLOW    |   2.690 (r) | FAST    |    0.618 |
rgb_leds_g[2]      |   8.301 (r) | SLOW    |   2.606 (r) | FAST    |    0.519 |
rgb_leds_g[3]      |   8.615 (r) | SLOW    |   2.771 (r) | FAST    |    0.833 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.615 (r) | SLOW    |   2.326 (r) | FAST    |    0.833 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.555 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_r[0]      |   7.937 (r) | SLOW    |   2.430 (r) | FAST    |    0.000 |
rgb_leds_r[1]      |   8.010 (r) | SLOW    |   2.464 (r) | FAST    |    0.073 |
rgb_leds_r[2]      |   8.105 (r) | SLOW    |   2.436 (r) | FAST    |    0.168 |
rgb_leds_r[3]      |   8.492 (r) | SLOW    |   2.692 (r) | FAST    |    0.555 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.492 (r) | SLOW    |   2.430 (r) | FAST    |    0.555 |
-------------------+-------------+---------+-------------+---------+----------+




