

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Tue Mar 15 15:52:59 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      22|    110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |i_2_fu_82_p2        |         +|   0|  0|  15|           8|           1|
    |icmp_ln10_fu_76_p2  |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|          17|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    8|         16|
    |i_fu_44                      |   9|          2|    8|         16|
    |output_r_address0            |  14|          3|    8|         24|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  82|         18|   29|         67|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_fu_44                      |  8|   0|    8|          0|
    |icmp_ln10_reg_113            |  1|   0|    1|          0|
    |output_r_addr_reg_117        |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 22|   0|   22|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_10_1|  return value|
|numOfOutNeurons_cast  |   in|    8|     ap_none|              numOfOutNeurons_cast|        scalar|
|output_r_address0     |  out|    8|   ap_memory|                          output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|                          output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|                          output_r|         array|
|output_r_d0           |  out|   16|   ap_memory|                          output_r|         array|
|output_r_q0           |   in|   16|   ap_memory|                          output_r|         array|
+----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%numOfOutNeurons_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %numOfOutNeurons_cast"   --->   Operation 9 'read' 'numOfOutNeurons_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [Neuron_1/neural_layer.cpp:10]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln10 = icmp_eq  i8 %i_1, i8 %numOfOutNeurons_cast_read" [Neuron_1/neural_layer.cpp:10]   --->   Operation 13 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%i_2 = add i8 %i_1, i8 1" [Neuron_1/neural_layer.cpp:10]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split, void %_Z4reluP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEh.exit.loopexit.loopexit.exitStub" [Neuron_1/neural_layer.cpp:10]   --->   Operation 15 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %i_1" [Neuron_1/neural_layer.cpp:13]   --->   Operation 16 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln13"   --->   Operation 17 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr"   --->   Operation 18 'load' 'output_r_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln10 = store i8 %i_2, i8 %i" [Neuron_1/neural_layer.cpp:10]   --->   Operation 19 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Neuron_1/neural_layer.cpp:10]   --->   Operation 21 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Neuron_1/neural_layer.cpp:10]   --->   Operation 22 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr"   --->   Operation 23 'load' 'output_r_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %output_r_load, i32 15"   --->   Operation 24 'bitselect' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %tmp, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [Neuron_1/neural_layer.cpp:13]   --->   Operation 25 'br' 'br_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%store_ln15 = store i16 0, i8 %output_r_addr" [Neuron_1/neural_layer.cpp:15]   --->   Operation 26 'store' 'store_ln15' <Predicate = (!icmp_ln10 & tmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%store_ln15 = store i16 0, i8 %output_r_addr" [Neuron_1/neural_layer.cpp:15]   --->   Operation 27 'store' 'store_ln15' <Predicate = (tmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge" [Neuron_1/neural_layer.cpp:16]   --->   Operation 28 'br' 'br_ln16' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numOfOutNeurons_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca       ) [ 0100]
specmemcore_ln0           (specmemcore  ) [ 0000]
specinterface_ln0         (specinterface) [ 0000]
numOfOutNeurons_cast_read (read         ) [ 0000]
store_ln0                 (store        ) [ 0000]
br_ln0                    (br           ) [ 0000]
i_1                       (load         ) [ 0000]
icmp_ln10                 (icmp         ) [ 0110]
i_2                       (add          ) [ 0000]
br_ln10                   (br           ) [ 0000]
zext_ln13                 (zext         ) [ 0000]
output_r_addr             (getelementptr) [ 0111]
store_ln10                (store        ) [ 0000]
br_ln0                    (br           ) [ 0000]
specpipeline_ln10         (specpipeline ) [ 0000]
specloopname_ln10         (specloopname ) [ 0000]
output_r_load             (load         ) [ 0000]
tmp                       (bitselect    ) [ 0111]
br_ln13                   (br           ) [ 0000]
store_ln15                (store        ) [ 0000]
br_ln16                   (br           ) [ 0000]
ret_ln0                   (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numOfOutNeurons_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfOutNeurons_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="numOfOutNeurons_cast_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfOutNeurons_cast_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="output_r_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_r_load/1 store_ln15/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_1_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln10_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln13_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln10_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="113" class="1005" name="icmp_ln10_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="117" class="1005" name="output_r_addr_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="1"/>
<pin id="119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="122" class="1005" name="tmp_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="42" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="48" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="73" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="97"><net_src comp="82" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="61" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="44" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="116"><net_src comp="76" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="54" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="125"><net_src comp="98" pin="3"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 3 }
 - Input state : 
	Port: nnlayer_Pipeline_VITIS_LOOP_10_1 : numOfOutNeurons_cast | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_10_1 : output_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln10 : 2
		i_2 : 2
		br_ln10 : 3
		zext_ln13 : 2
		output_r_addr : 3
		output_r_load : 4
		store_ln10 : 3
	State 2
		tmp : 1
		br_ln13 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |               i_2_fu_82              |    0    |    15   |
|----------|--------------------------------------|---------|---------|
|   icmp   |            icmp_ln10_fu_76           |    0    |    11   |
|----------|--------------------------------------|---------|---------|
|   read   | numOfOutNeurons_cast_read_read_fu_48 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |            zext_ln13_fu_88           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
| bitselect|               tmp_fu_98              |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    26   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_reg_106      |    8   |
|  icmp_ln10_reg_113  |    1   |
|output_r_addr_reg_117|    8   |
|     tmp_reg_122     |    1   |
+---------------------+--------+
|        Total        |   18   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   18   |   35   |
+-----------+--------+--------+--------+
