Warning (10268): Verilog HDL information at PC.v(15): always construct contains both blocking and non-blocking assignments File: C:/projects/fpga/SAP1/rtl/PC.v Line: 15
