{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736122951734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736122951735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  5 21:22:31 2025 " "Processing started: Sun Jan  5 21:22:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736122951735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1736122951735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_sistema_completo_uart -c test_sistema_completo_uart --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_sistema_completo_uart -c test_sistema_completo_uart --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1736122951735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1736122952507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1736122952507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histograma_chat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histograma_chat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histograma_chat-Behavioral " "Found design unit 1: histograma_chat-Behavioral" {  } { { "histograma_chat.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/histograma_chat.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967963 ""} { "Info" "ISGN_ENTITY_NAME" "1 histograma_chat " "Found entity 1: histograma_chat" {  } { { "histograma_chat.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/histograma_chat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122967963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ack_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ack_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ack_sender-Behavioral " "Found design unit 1: ack_sender-Behavioral" {  } { { "ack_sender.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/ack_sender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ack_sender " "Found entity 1: ack_sender" {  } { { "ack_sender.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/ack_sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122967967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_algo_nuevo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_algo_nuevo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_algo_nuevo-rtl " "Found design unit 1: uart_algo_nuevo-rtl" {  } { { "uart_algo_nuevo.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/uart_algo_nuevo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967971 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_algo_nuevo " "Found entity 1: uart_algo_nuevo" {  } { { "uart_algo_nuevo.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/uart_algo_nuevo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122967971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file access_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 access_UART-rtl " "Found design unit 1: access_UART-rtl" {  } { { "access_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/access_UART.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967974 ""} { "Info" "ISGN_ENTITY_NAME" "1 access_UART " "Found entity 1: access_UART" {  } { { "access_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/access_UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122967974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967978 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122967978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/uart_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122967983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967988 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122967988 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(11) " "Verilog HDL information at ram.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ram.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/ram.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1736122967991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122967992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador_controlador_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programador_controlador_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Programador_controlador_block " "Found entity 1: Programador_controlador_block" {  } { { "Programador_controlador_block.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/Programador_controlador_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122967994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/programador.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967998 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122967998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122967998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histograma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histograma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Histograma-rtl " "Found design unit 1: Histograma-rtl" {  } { { "Histograma.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/Histograma.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968003 ""} { "Info" "ISGN_ENTITY_NAME" "1 Histograma " "Found entity 1: Histograma" {  } { { "Histograma.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/Histograma.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122968003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968006 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122968006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_control-arch " "Found design unit 1: decod_control-arch" {  } { { "decod_control.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/decod_control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968010 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_control " "Found entity 1: decod_control" {  } { { "decod_control.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/decod_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122968010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinador_mod_tes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coordinador_mod_tes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coordinador_mod_tes-rtl " "Found design unit 1: coordinador_mod_tes-rtl" {  } { { "coordinador_mod_tes.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/coordinador_mod_tes.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968015 ""} { "Info" "ISGN_ENTITY_NAME" "1 coordinador_mod_tes " "Found entity 1: coordinador_mod_tes" {  } { { "coordinador_mod_tes.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/coordinador_mod_tes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122968015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "catura_pixeles_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file catura_pixeles_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 captura_pixeles_2-arch " "Found design unit 1: captura_pixeles_2-arch" {  } { { "catura_pixeles_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/catura_pixeles_2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968018 ""} { "Info" "ISGN_ENTITY_NAME" "1 captura_pixeles_2 " "Found entity 1: captura_pixeles_2" {  } { { "catura_pixeles_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/catura_pixeles_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122968018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algo_3_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file algo_3_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 algo_3_final-rtl " "Found design unit 1: algo_3_final-rtl" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/algo_3_final.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968023 ""} { "Info" "ISGN_ENTITY_NAME" "1 algo_3_final " "Found entity 1: algo_3_final" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/algo_3_final.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122968023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file access_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 access_ram-rtl " "Found design unit 1: access_ram-rtl" {  } { { "access_ram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/access_ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968027 ""} { "Info" "ISGN_ENTITY_NAME" "1 access_ram " "Found entity 1: access_ram" {  } { { "access_ram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/access_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122968027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gazpa/documents/github/proyecto_final_dome/pruebas/test_sistema_completo/test_sistema_completo_uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/gazpa/documents/github/proyecto_final_dome/pruebas/test_sistema_completo/test_sistema_completo_uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_sistema_completo_uart " "Found entity 1: test_sistema_completo_uart" {  } { { "../test_sistema_completo/test_sistema_completo_uart.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo_uart.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736122968030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736122968030 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(42) " "Verilog HDL Parameter Declaration warning at uart_tx.v(42): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/uart_tx.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1736122968038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "histograma_chat " "Elaborating entity \"histograma_chat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1736122968207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "histogram histograma_chat.vhd(28) " "Verilog HDL or VHDL warning at histograma_chat.vhd(28): object \"histogram\" assigned a value but never read" {  } { { "histograma_chat.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/histograma_chat.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1736122968209 "|histograma_chat"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/output_files/test_sistema_completo_uart.map.smsg " "Generated suppressed messages file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_uart/output_files/test_sistema_completo_uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1736122968488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736122968508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  5 21:22:48 2025 " "Processing ended: Sun Jan  5 21:22:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736122968508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736122968508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736122968508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1736122968508 ""}
