// Seed: 2991471882
module module_0 (
    output wire id_0,
    output wor id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4,
    input supply1 id_5,
    output tri1 id_6
    , id_14,
    output tri1 id_7,
    input supply1 id_8,
    input wor id_9,
    input wire id_10,
    input supply0 id_11,
    output uwire id_12
);
  always_latch @(posedge (1) or id_9) begin
    assign id_14 = id_2 > 1;
  end
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1
);
  wire id_3;
  module_0(
      id_1, id_1, id_0, id_0, id_0, id_0, id_1, id_1, id_0, id_0, id_0, id_0, id_1
  );
endmodule
