ispEXPERT Compiler Release 1.8.00.04.29.14, May 20 2002 13:06:40


Design Parameters
-----------------

EFFORT:                         MEDIUM (2)
IGNORE_FIXED_PIN:               OFF
MAX_GLB_IN:                     16
MAX_GLB_OUT:                    4
OUTPUT_FORM:                    VERILOG, VHDL
OS_VERSION:                     Windows NT 6.1
PARAM_FILE:                     'c:\users\eleve\desktop\ptsi\decouverteptsi\ispxpert'
PIN_FILE:                       'c:\users\eleve\desktop\ptsi\decouverteptsi\DecouverteISP.xpn'
STRATEGY:                       DELAY
TIMING_ANALYZER:                ON 
USE_GLOBAL_RESET:               ON


Design Specification
--------------------

Design:                         decouverteisp
Part:                           ispLSI1016-60LH44/883


ISP:                            ON
ISP_EXCEPT_Y2:                  OFF
PULL:                           UP
SECURITY:                       OFF
Y1_AS_RESET:                    ON


Number of Critical Pins:        0
Number of Free Pins:            0
Number of Locked Pins:          2
Number of Reserved Pins:        0


Input Pins

    Pin Name                Pin Attribute

        SW1                     LOCK 3, PULLUP


Output Pins

    Pin Name                Pin Attribute

        LED1                    LOCK 44, PULLUP


Pre-Route Design Statistics
---------------------------

Number of Macrocells:           1
Number of GLBs:                 1
Number of I/Os:                 2
Number of Nets:                 2

Number of Free Inputs:          0
Number of Free Outputs:         0
Number of Free Three-States:    0
Number of Free Bidi's:          0

Number of Locked Input IOCs:    1
Number of Locked DIs:           0
Number of Locked Outputs:       1
Number of Locked Three-States:  0
Number of Locked Bidi's:        0

Number of CRIT Outputs:         0
Number of Global OEs:           0
Number of External Clocks:      0


GLB Utilization (Out of 16):	6%
I/O Utilization (Out of 33):	6%
Net Utilization (Out of 97):	2%


Nets with Fanout of  1:         2

Average Fanout per Net:         1.00


GLBs with  1 Input(s):          1

Average Inputs per GLB:         1.00


GLBs with  1 Output(s):         1

Average Outputs per GLB:        1.00


Number of GLB Registers:        0
Number of IOC Registers:        0


Post-Route Design Implementation
--------------------------------

Number of Macrocells:		1
Number of GLBs:			1
Number of IOCs:			2
Number of DIs:			0
Number of GLB Levels:		1


GLB glb00, B6

    1 Input(s)
        (SW1.O, SW1X, I7)
    1 Output(s)
        (BUF_663, O3)
    1 Product Term(s)

    Output BUF_663

        1 Input(s)
            SW1X
        1 Fanout(s)
            LED1.IR
        1 Product Term(s)
        1 GLB Level(s)

        BUF_663 = SW1X


Output LED1, IO23

    Input (glb00.O3, BUF_663)

    LED1 = BUF_663


Input SW1, IO24

    Output SW1X
        1 Fanout(s)
            glb00.I7


GLB and GLB Output Statistics

    GLB Name, Location      GLB Statistics          GLB Output Statistics
    GLB Output Name         Ins, Outs, PTs          Ins, FOs, PTs, Levels, PTSABP

        glb00, B6                1,  1,  1          
            BUF_663                                      1,  1,  1,  1, 1PT 


Pin Assignments

    Pin Name                Pin Assignment          Pin Type, Pin Attribute

        SW1                     3                       Input, PULLUP
        LED1                    44                      Output, PULLUP


Design process management completed successfully
