// Seed: 449671707
module module_0 (
    input supply1 id_0
    , id_3,
    input tri0 id_1
);
  assign id_3 = 1;
  id_4 :
  assert property (@(posedge id_1) ~id_3)
  else $display;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1
);
  always @(1 or negedge id_1) begin : LABEL_0
    id_0 = {1, id_1};
    id_0 = 1;
  end
  wire id_3;
  id_4(
      .id_0(1'b0), .id_1(id_0)
  );
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_7;
  assign id_6 = id_5;
  specify
    specparam id_8 = !1;
  endspecify
endmodule
