
---------- Begin Simulation Statistics ----------
final_tick                                 9664620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    237                       # Simulator instruction rate (inst/s)
host_mem_usage                                7894096                       # Number of bytes of host memory used
host_op_rate                                      243                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29717.14                       # Real time elapsed on the host
host_tick_rate                                 203172                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7039755                       # Number of instructions simulated
sim_ops                                       7218842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006038                       # Number of seconds simulated
sim_ticks                                  6037686875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.718547                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  204719                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               213876                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                390                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3494                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            215809                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3328                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3810                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              482                       # Number of indirect misses.
system.cpu.branchPred.lookups                  244794                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10053                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          465                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1466202                       # Number of instructions committed
system.cpu.committedOps                       1496597                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.146930                       # CPI: cycles per instruction
system.cpu.discardedOps                          8698                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             816811                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74851                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           383010                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1520825                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317770                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          4614035                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1020383     68.18%     68.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                    825      0.06%     68.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                  78557      5.25%     73.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite                396832     26.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1496597                       # Class of committed instruction
system.cpu.quiesceCycles                      5046264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3093210                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          557                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        352367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             135526                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          270                       # Transaction distribution
system.membus.trans_dist::WriteClean              109                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2748                       # Transaction distribution
system.membus.trans_dist::ReadExReq               113                       # Transaction distribution
system.membus.trans_dist::ReadExResp              114                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2806                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           311                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       173056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        173056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       347449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       353991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 708310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       179584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       179584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        60846                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11316014                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            525714                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001092                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033025                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  525140     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     574      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              525714                       # Request fanout histogram
system.membus.reqLayer6.occupancy           815664691                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6618250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7936734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1206125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5997425                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          769842060                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14445500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1219505625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1004716361                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       199818                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       199818    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       199818                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    409694250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2691913035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    434179522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3126092557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1563046278                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1400228958                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2963275236                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4254959313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1834408479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6089367793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       179584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       180864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       179584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       179584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2806                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2826                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     29743841                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       212002                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       29955843                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     29743841                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     29743841                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     29743841                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       212002                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      29955843                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8480064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2645696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41339                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1400228958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4293035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1404521993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4017433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    434179522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            438196954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4017433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1834408479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4293035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1842718947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000439798250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           47                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           47                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237992                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132500                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41339                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132500                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41339                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    266                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4261525545                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7732668045                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32227.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58477.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        60                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123264                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38363                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132500                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41339                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    121                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.429958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.554787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.269586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          373      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          406      3.40%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          163      1.36%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          152      1.27%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          179      1.50%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          166      1.39%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          170      1.42%     13.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          221      1.85%     15.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10120     84.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11950                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           47                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2813.617021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1996.248248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            12     25.53%     25.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.13%     27.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      4.26%     31.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     34.04%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      4.26%     70.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     17.02%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6     12.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            47                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           47                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     879.617021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    568.290306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    363.935228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7     14.89%     14.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      4.26%     19.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           38     80.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            47                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8462976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2645888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8480000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2645696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1401.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       438.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1404.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    438.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6037541875                       # Total gap between requests
system.mem_ctrls.avgGap                      34730.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8437120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1397409334.845639944077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4282434.736233319156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4208234.134367890656                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 434020520.482854604721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          379                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7715664720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17003325                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16474753250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  98708342250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58409.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42087.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43469005.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2409871.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3392731445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    326550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2319322555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10076817.492013                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1972974.534075                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5608625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11971625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6510576125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3154043875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       710831                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           710831                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       710831                       # number of overall hits
system.cpu.icache.overall_hits::total          710831                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2806                       # number of overall misses
system.cpu.icache.overall_misses::total          2806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    122340625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122340625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    122340625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122340625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       713637                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       713637                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       713637                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       713637                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003932                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003932                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003932                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003932                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43599.652530                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43599.652530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43599.652530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43599.652530                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    118084625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118084625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    118084625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118084625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003932                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003932                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003932                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003932                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42082.902708                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42082.902708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42082.902708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42082.902708                       # average overall mshr miss latency
system.cpu.icache.replacements                   2595                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       710831                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          710831                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    122340625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122340625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       713637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       713637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003932                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003932                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43599.652530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43599.652530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    118084625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118084625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42082.902708                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42082.902708                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           384.365768                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1457097                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2595                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            561.501734                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   384.365768                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.750714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.750714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1430080                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1430080                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       127272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           127272                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       127272                       # number of overall hits
system.cpu.dcache.overall_hits::total          127272                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          531                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          531                       # number of overall misses
system.cpu.dcache.overall_misses::total           531                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40019875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40019875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40019875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40019875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       127803                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       127803                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       127803                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       127803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004155                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004155                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004155                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004155                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75366.996234                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75366.996234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75366.996234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75366.996234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          270                       # number of writebacks
system.cpu.dcache.writebacks::total               270                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31101500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31101500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31101500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31101500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6760625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6760625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003318                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003318                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003318                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003318                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73352.594340                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73352.594340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73352.594340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73352.594340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2080.832564                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2080.832564                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    423                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23221875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23221875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74668.408360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74668.408360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22743875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22743875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6760625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6760625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003878                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003878                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73131.430868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73131.430868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21599.440895                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21599.440895                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16798000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16798000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76354.545455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76354.545455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8357625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8357625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73961.283186                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73961.283186                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1798586250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1798586250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10393.088076                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10393.088076                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        45365                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        45365                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       127691                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       127691                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1747556691                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1747556691                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13685.825086                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13685.825086                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.862261                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.229323                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.862261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1896085                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1896085                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9664620000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9664707500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    237                       # Simulator instruction rate (inst/s)
host_mem_usage                                7894096                       # Number of bytes of host memory used
host_op_rate                                      243                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29717.30                       # Real time elapsed on the host
host_tick_rate                                 203174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7039764                       # Number of instructions simulated
sim_ops                                       7218857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006038                       # Number of seconds simulated
sim_ticks                                  6037774375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.715882                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  204720                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               213883                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                391                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3496                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            215809                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3328                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3810                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              482                       # Number of indirect misses.
system.cpu.branchPred.lookups                  244803                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10055                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          465                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1466211                       # Number of instructions committed
system.cpu.committedOps                       1496612                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.147006                       # CPI: cycles per instruction
system.cpu.discardedOps                          8705                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             816832                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74851                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           383011                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1520919                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317762                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          4614175                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1020391     68.18%     68.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                    825      0.06%     68.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                  78563      5.25%     73.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite                396832     26.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1496612                       # Class of committed instruction
system.cpu.quiesceCycles                      5046264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3093256                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          557                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        352369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             135527                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          271                       # Transaction distribution
system.membus.trans_dist::WriteClean              109                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2748                       # Transaction distribution
system.membus.trans_dist::ReadExReq               113                       # Transaction distribution
system.membus.trans_dist::ReadExResp              114                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2806                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           312                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       173056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        173056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       347452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       353994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 708313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       179584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       179584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        60974                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11316142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            525715                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001092                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033025                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  525141     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     574      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              525715                       # Request fanout histogram
system.membus.reqLayer6.occupancy           815672066                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6618250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7936734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1206125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6003175                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          769842060                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14445500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1219505625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1004716361                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       199818                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       199818    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       199818                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    409694250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2691874024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    434173230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3126047253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1563023627                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1400208665                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2963232292                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4254897650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1834381895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6089279545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       179584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       180864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       179584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       179584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2806                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2826                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     29743410                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       211999                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       29955409                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     29743410                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     29743410                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     29743410                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       211999                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      29955409                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8480128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2645760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1400208665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4303573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1404512238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4027974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    434173230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            438201204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4027974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1834381895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4303573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1842713442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000439798250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           47                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           47                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237995                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41340                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41340                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    266                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4261525545                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7732694295                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32226.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58476.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        60                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123265                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38363                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41340                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    121                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.429958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.554787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.269586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          373      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          406      3.40%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          163      1.36%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          152      1.27%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          179      1.50%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          166      1.39%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          170      1.42%     13.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          221      1.85%     15.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10120     84.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11950                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           47                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2813.617021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1996.248248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            12     25.53%     25.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.13%     27.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      4.26%     31.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     34.04%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      4.26%     70.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     17.02%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6     12.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            47                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           47                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     879.617021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    568.290306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    363.935228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7     14.89%     14.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      4.26%     19.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           38     80.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            47                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8463040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2645888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8480064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2645760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1401.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       438.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1404.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    438.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6037800000                       # Total gap between requests
system.mem_ctrls.avgGap                      34731.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8437120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1397389083.456766366959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4292972.607145492919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4208173.148238915950                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 434014230.616227686405                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          380                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7715664720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17029575                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16474753250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  98708342250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58409.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42048.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43354613.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2409871.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3392731445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    326550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2319410055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10076817.492013                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1972974.534075                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5608625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11971625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6510663625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3154043875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       710843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           710843                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       710843                       # number of overall hits
system.cpu.icache.overall_hits::total          710843                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2806                       # number of overall misses
system.cpu.icache.overall_misses::total          2806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    122340625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122340625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    122340625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122340625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       713649                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       713649                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       713649                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       713649                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003932                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003932                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003932                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003932                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43599.652530                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43599.652530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43599.652530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43599.652530                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    118084625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118084625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    118084625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118084625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003932                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003932                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003932                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003932                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42082.902708                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42082.902708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42082.902708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42082.902708                       # average overall mshr miss latency
system.cpu.icache.replacements                   2595                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       710843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          710843                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    122340625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122340625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       713649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       713649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003932                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003932                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43599.652530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43599.652530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    118084625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118084625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42082.902708                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42082.902708                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           384.365820                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2292017                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2983                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            768.359705                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   384.365820                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.750714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.750714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1430104                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1430104                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       127277                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           127277                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       127277                       # number of overall hits
system.cpu.dcache.overall_hits::total          127277                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          532                       # number of overall misses
system.cpu.dcache.overall_misses::total           532                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40080500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40080500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40080500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40080500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       127809                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       127809                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       127809                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       127809                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004162                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004162                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75339.285714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75339.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75339.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75339.285714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          271                       # number of writebacks
system.cpu.dcache.writebacks::total               271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31160625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31160625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31160625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31160625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6760625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6760625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003325                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003325                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003325                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003325                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73319.117647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73319.117647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73319.117647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73319.117647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2080.832564                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2080.832564                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23282500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23282500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74623.397436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74623.397436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22803000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22803000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6760625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6760625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73086.538462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73086.538462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21599.440895                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21599.440895                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16798000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16798000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76354.545455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76354.545455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8357625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8357625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73961.283186                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73961.283186                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1798586250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1798586250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10393.088076                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10393.088076                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        45365                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        45365                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       127691                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       127691                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1747556691                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1747556691                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13685.825086                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13685.825086                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.860901                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              132299                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               938                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            141.043710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.860901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1896110                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1896110                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9664707500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
