tcl_intrpr.call('main')
#compare_ports testcases/testcase1/port_info.json testcases/testcase1/and2VErilog1_post_synth_ports.json