Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul  4 00:46:23 2019
| Host         : jinyeeng-Inspiron-3421 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   191 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            7 |
|      8 |           71 |
|     12 |           74 |
|    16+ |           38 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1142 |          229 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2822 |          513 |
| Yes          | No                    | No                     |            1666 |          248 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             276 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                  Enable Signal                                                                                 |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_state7                                                                                     |                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_state10                                                                                    |                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_state13                                                                                    |                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_findCorner_fu_100/ap_CS_fsm_state2                                                                                      |                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_state4                                                                                     |                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_edgeCorrect_fu_75/ap_CS_fsm_state6                                                                                     |                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/cubieColor_V_load_2_reg_510                                                                                                |                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_state3                                                                            |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_findCorner_fu_100/E[0]                                                                                                  |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_edgeCorrect_fu_75/ap_CS_fsm_state7                                                                                     |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_turnCube_fu_61/j_V_reg_1309_reg[3]_0[0]                                                                                |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/ap_CS_fsm_state4                                                                                         | design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/p_1_reg_869                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_turnCube_fu_61/ap_CS_fsm_state4                                                                                        | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_turnCube_fu_61/p_1_reg_869                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/ap_CS_fsm_state3                                                                                         |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/ap_CS_fsm_state4                                                                 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/p_1_reg_869                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_state4                                                                            | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/p_4_reg_803                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_turnCube_fu_75/ap_CS_fsm_state4                                                                                         | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_turnCube_fu_75/p_1_reg_869                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeVertical_fu_353/E[0]                                                                                                                 |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeVertical_fu_353/ap_CS_fsm_state3                                                                                                     |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeVertical_fu_353/ap_CS_fsm_state4                                                                                                     | design_1_i/solveCube_0/inst/grp_rotateCubeVertical_fu_353/ap_NS_fsm10_out                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/ap_CS_fsm_state3                                                                            |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/ap_CS_fsm_state4                                                                            | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/p_4_reg_803                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/ap_CS_fsm_state3                                                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_turnCube_fu_75/ap_CS_fsm_state3                                                                                         |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/ap_CS_fsm_state4                                                                                                   | design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/p_4_reg_803                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/Q[0]                                                                                                                       |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_state10                                                                                        |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_state4                                                                                         |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/grp_rotateCubeHorizontal_fu_49_ap_start_reg_reg[1]                                          |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_state8                                                                                         |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/ap_CS_fsm_state4                                                                            | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/p_4_reg_803                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_state12                                                                                        |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_state6                                                                                         |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_findEdge_fu_54/grp_findEdge_fu_54_ap_ready                                                                              | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/SR[0]                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_cornerCorrect_fu_59/ap_CS_fsm_state5                                                                                   |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/ap_CS_fsm_state3                                                                            |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/ap_CS_fsm_state2                                                                                                           |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/ap_CS_fsm_state3                                                                             |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/ap_CS_fsm_state4                                                                             | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/p_4_reg_803                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_turnCube_fu_71/ap_CS_fsm_state3                                                                                        |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_turnCube_fu_71/ap_CS_fsm_state4                                                                                        | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_turnCube_fu_71/p_1_reg_869                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_turnCube_fu_32/ap_CS_fsm_state4                                                                                        | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_turnCube_fu_32/p_1_reg_869                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_turnCube_fu_32/ap_CS_fsm_state3                                                                                        |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/ap_CS_fsm_state4                                                                            | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/p_4_reg_803                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_cornerCorrect_fu_400/ap_CS_fsm_state5                                                                                                          |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_findEdge_fu_372/ap_CS_fsm_state8                                                                                                               |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_findEdge_fu_372/ap_CS_fsm_state12                                                                                                              |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_state3                                                                                     |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_findEdge_fu_372/ap_CS_fsm_state4                                                                                                               |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_findEdge_fu_372/ap_CS_fsm_state10                                                                                                              |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_findEdge_fu_372/ap_CS_fsm_state6                                                                                                               |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_edgeCorrect_fu_385/ap_CS_fsm_state7                                                                                                            |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_edgeCorrect_fu_385/ap_CS_fsm_state6                                                                                                            |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_findEdge_fu_88/ap_CS_fsm_state6                                                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/ap_CS_fsm_state3                                                                  |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/ap_CS_fsm_state4                                                                  | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/p_1_reg_869                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_turnCube_fu_320/ap_CS_fsm_state4                                                                                                               | design_1_i/solveCube_0/inst/grp_turnCube_fu_320/p_1_reg_869                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/ap_CS_fsm_state4                                                                                                                                   | design_1_i/solveCube_0/inst/p_2_reg_2200                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_turnCube_fu_320/ap_CS_fsm_state3                                                                                                               |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/ap_CS_fsm_state3                                                                                                   |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/ap_CS_fsm_state3                                                                                        |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/j_V_reg_1191_reg[3]_0[1]                                             |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/Q[0]                                                                                                                       |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_state4                                                     | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/p_4_reg_803                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/q0_reg[3]_2                                                                                                                |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/ap_CS_fsm_state4                                                                                        | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/p_1_reg_869                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/q0_reg[3]                                                                                                                  |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_findEdge_fu_372/E[0]                                                                                                                           |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_findEdge_fu_88/E[0]                                                                             |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_findEdge_fu_88/ap_CS_fsm_state8                                                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_findEdge_fu_88/ap_CS_fsm_state12                                                                |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_findEdge_fu_88/ap_CS_fsm_state4                                                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_findEdge_fu_88/ap_CS_fsm_state10                                                                |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_1__7_n_0                                                           |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_1__14_n_0                       |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/ap_NS_fsm[3]                                                                                 |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_turnCube_fu_75/q1_reg[2]                                                                                                |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_turnCube_fu_75/ap_NS_fsm[3]                                                                                             |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_turnCube_fu_320/ap_NS_fsm[3]                                                                                                                   |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_turnCube_fu_75/q1_reg[2]_0                                                                                              |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_turnCube_fu_75/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]_3                                                     |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeVertical_fu_353/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0_i_1__5_n_0                                                 |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/ap_NS_fsm[3]                                                                                                                                       |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/ap_CS_fsm_state3                                                                                                                                   |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_findEdge_fu_372/ap_CS_fsm_state2                                                                                                               |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0_i_1__4_n_0                                            |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0_i_1__4_n_0                                               |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_1__9_n_0                                               |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/ap_NS_fsm[3]                                                                                                       |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeVertical_fu_353/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_1__10_n_0                                                |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_state2                                                                                         |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeVertical_fu_353/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0_i_1__5_n_0                                              |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeVertical_fu_353/ap_NS_fsm[3]                                                                                                         |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]_2                                                     |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/q1_reg[2]_1                                                                                              |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/q1_reg[2]_0                                                                                              |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/ap_NS_fsm[3]                                                                                             |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0_i_1__0_n_0                      |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0_i_1__0_n_0                         |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_1__3_n_0                         |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/ap_NS_fsm[3]                                                                     |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/ap_NS_fsm[3]                                                                                |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_1__6_n_0                        |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0_i_1__2_n_0                     |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_turnCube_fu_61/ap_NS_fsm[3]                                                                                            |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_turnCube_fu_61/q1_reg[2]                                                                                               |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_turnCube_fu_61/q1_reg[2]_0                                                                                             |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]_0                                                    |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_NS_fsm[3]                                                                                |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_1__4_n_0                        |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0_i_1__1_n_0                        |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0_i_1__1_n_0                     |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_rotateCubeHorizontal_fu_85/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0_i_1__2_n_0                        |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/q1_reg[2]_0                                                                      |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/q1_reg[2]                                                                        |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/q1_reg[2]                                                                         |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]_5                              |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/ap_NS_fsm[3]                                                                      |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_findEdge_fu_88/ap_CS_fsm_state2                                                                 |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0_i_1_n_0 |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0_i_1_n_0    |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]_2                             |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/ap_NS_fsm[3]                                                         |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_1__0_n_0 |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_turnCube_fu_32/q1_reg[2]_0                                                                                             |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0_i_1__3_n_0                                                        |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/ap_NS_fsm[3]                                                                                            |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/q1_reg[2]_0                                                                                             |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/q1_reg[2]                                                                                               |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]_4                                                    |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/ap_NS_fsm[3]                                                                                |                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0_i_1__3_n_0                                                           |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0_i_1__8_n_0                        |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0_i_1__7_n_0                     |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_turnCube_fu_32/q1_reg[2]_1                                                                                             |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_turnCube_fu_71/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]_1                                                    |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_turnCube_fu_32/ap_CS_fsm[3]_i_1__24_n_0                                                                                |                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_turnCube_fu_32/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]_3                                                    |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/ap_NS_fsm[3]                                                                                |                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_1__12_n_0                       |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0_i_1__7_n_0                        |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage5a_fu_290/grp_rotateCubeHorizontal_fu_49/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0_i_1__6_n_0                     |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/q1_reg[2]_0                                                                       |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_turnCube_fu_71/ap_NS_fsm[3]                                                                                            |                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_turnCube_fu_71/q1_reg[2]_0                                                                                             |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_solveStage4b_fu_310/grp_turnCube_fu_71/q1_reg[2]_1                                                                                             |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/ap_CS_fsm_state143                                                                                                                                 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/SR[0]                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/ap_CS_fsm_state142                                                                                                                                 |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/ap_CS_fsm_state11                                                                                                          | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/p_s_reg_121                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/ap_NS_fsm[142]                                                                                                                                     |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/grp_optimizeCube_fu_363_moves_V_we0                                                                                        | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/order_V_1_fu_32                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/lhs_V_4_cast_reg_457_reg0                                                                                                  |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/E[0]                                                                                                                       | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/SR[0]                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/E[0]                                                                                                                       |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/ap_NS_fsm[8]                                                                                                               |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_optimizeCube_fu_363/t_V_1_reg_133[7]_i_1_n_0                                                                                                   |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/E[0]                                                                                                               | design_1_i/solveCube_0/inst/ap_NS_fsm187_out                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/q0_reg[0]                                                                                                          |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/aw_hs                                                                                                                     |                                                                                                                                            |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                 |                                                                                                                                            |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/ram_reg_i_785_n_0                                                                                                                                  |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                      |                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                  |                                                                                                                                            |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                   |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                             |                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                |                                                                                                                                            |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                              |                                                                                                                                            |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                   |                                                                                                                                            |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                 |                                                                                                                                            |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                     |                                                                                                                                            |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/rdata[31]_i_1_n_0                                                                                                         |                                                                                                                                            |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                |                                                                                                                                            |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                     |                                                                                                                                            |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                |                                                                                                                                            |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                  |                                                                                                                                            |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/rdata_reg[31]_i_4_n_0                                                                                                                              |                                                                                                                                            |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/solveCube_0/inst/rdata_reg[31]_i_9_n_0                                                                                                                              |                                                                                                                                            |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                              |                                                                                                                                            |                8 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                |                                                                                                                                            |                8 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               12 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                |                                                                                                                                            |              230 |           1144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/SR[0]                                         |              495 |           2678 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


