<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>verilog_[1]基本概念 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="HDL的设计流程：Top-Dowm   Verilog HDL基本概念 可以将电路设计抽象为5个层次：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog_[1]基本概念">
<meta property="og:url" content="http://example.com/2023/11/25/verilog_[1]%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="HDL的设计流程：Top-Dowm   Verilog HDL基本概念 可以将电路设计抽象为5个层次：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2023-11-25T01:00:11.000Z">
<meta property="article:modified_time" content="2025-09-10T07:47:51.868Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/11/25/verilog_[1]%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'verilog_[1]基本概念',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  isShuoshuo: false
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-color: #4582A0;"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">90</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">93</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/private_img/cover.svg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">YILON</span></a><a class="nav-page-title" href="/"><span class="site-name">verilog_[1]基本概念</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">verilog_[1]基本概念</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-11-25T01:00:11.000Z" title="发表于 2023-11-25 09:00:11">2023-11-25</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-09-10T07:47:51.868Z" title="更新于 2025-09-10 15:47:51">2025-09-10</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1>HDL的设计流程：Top-Dowm</h1>
<p><img src="./%E8%87%AA%E4%B8%8A%E8%80%8C%E4%B8%8B%E8%AE%BE%E8%AE%A1%E6%80%9D%E6%83%B3.png" alt="自上而下设计思想"></p>
<p><img src="./HDL%E7%9A%84%E8%AE%BE%E8%AE%A1%E6%B5%81%E7%A8%8B.png" alt="HDL的设计流程"></p>
<h1>Verilog HDL基本概念</h1>
<p>可以将电路设计抽象为5个层次：</p>
<ul>
<li>系统级（System-level）：<br>
用Verilog提供的高级结构能够实现所设计模块<code>外部性能</code>的模型；</li>
<li>算法级（algorithm-level）：<br>
用Verilog提供的高级结构能<code>实现算法</code>的模型；</li>
<li>寄存器传输级（RTL）：<br>
描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型；</li>
<li>门级（gate-level）：<br>
描述逻辑门以及逻辑门之间连接的模型；</li>
<li>开关级（switch-level）：<br>
描述器件中三极管和存储节点以及它们之间连接的模型。</li>
</ul>
<h1>模块的基本概念</h1>
<p>一个二选一多路器：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//例1</span></span><br><span class="line"><span class="keyword">module</span> muxtwo(out,a,b,sl);  </span><br><span class="line">    <span class="keyword">input</span> a,b,sl;            </span><br><span class="line">    <span class="keyword">output</span> out;             </span><br><span class="line">    <span class="keyword">reg</span> out;                </span><br><span class="line">    <span class="keyword">always</span> @(sl <span class="keyword">or</span> a <span class="keyword">or</span> b)  </span><br><span class="line">        <span class="keyword">if</span>(! sl) out = a;</span><br><span class="line">        <span class="keyword">else</span>     out = b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>即使不清楚语法，<br>
也很容易就能搞清楚上面例子的要实现的逻辑：<br>
如果sl为非（低电平0），输出out=a，<br>
否则out = b。</p>
<p>上面的逻辑可以通过门电路实现：<br>
<img src="./%E4%BA%8C%E9%80%89%E4%B8%80%E5%A4%9A%E8%B7%AF%E5%99%A8%E9%97%A8%E7%94%B5%E8%B7%AF.png" alt="二选一多路器门电路"></p>
<p>该门电路同样可由Verilog HDL描述：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//例2</span></span><br><span class="line"><span class="keyword">module</span> muxtwo(out,a,b,sl)</span><br><span class="line">    <span class="keyword">input</span> a,b,sl;</span><br><span class="line">    <span class="keyword">output</span> out;</span><br><span class="line">    <span class="keyword">not</span>    u1(nsl,sl);</span><br><span class="line">    <span class="keyword">and</span>    u2(sela,a,nsl);</span><br><span class="line">    <span class="keyword">and</span>    u3(selb,b,sl);</span><br><span class="line">    <span class="keyword">or</span>     u4(out,sela,selb);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>上面的逻辑字and、not、or在Verilog中是保留字，<br>
由Verilog的<code>原语(primitive)</code>规定它们的接口顺序和用法。</p>
<p>只要符合<kbd>一定的规则<kbd>，就可通过工具将程序转换为能用逻辑门表示的形式，<br>
这个过程叫<code>综合(Synthesis)</code>。<br>
有些模块是可以综合的，有些模块不可以。</p>
<p>Verilog还可以用来描述变化的测试信号，<br>
描述测试信号的变换和测试过程的模块成为<code>测试平台(Testbench/Testfixture)</code>。</p>
<p>比如定义对上面的例2进行测试的模块t：<br>
<img src="./%E6%B5%8B%E8%AF%95%E6%A8%A1%E5%9D%97.png" alt="测试模块"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 指定单位时间为1ns，最高精度为1ps</span></span><br><span class="line">`timecsale <span class="number">1</span>ns/<span class="number">1</span>ps</span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;muxtwo.v&quot;</span></span><br><span class="line"><span class="keyword">module</span> t;</span><br><span class="line">    <span class="keyword">reg</span> ain,bin,select;</span><br><span class="line">    <span class="keyword">reg</span> clock;</span><br><span class="line">    <span class="keyword">wire</span> outw;</span><br><span class="line">    <span class="keyword">initial</span>        <span class="comment">//将寄存器变量初始化为确定值</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        ain = <span class="number">0</span>;</span><br><span class="line">        bin = <span class="number">0</span>;</span><br><span class="line">        selcet = <span class="number">0</span>;</span><br><span class="line">        clock = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//产生周期为100个单位时间的时钟信号</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">50</span> clock = ~clock; <span class="comment">//每50个单位时间翻转clock状态</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clock)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//产生随机的位信号流ain</span></span><br><span class="line">        ain = &#123;<span class="built_in">$random</span>&#125; % <span class="number">2</span>;     <span class="comment">//&#123;$random&#125;为系统任务，会产生一个随机数</span></span><br><span class="line">        <span class="comment">//延迟3个时间单位后产生随机的位信号流ain</span></span><br><span class="line">        #<span class="number">3</span>  bin = &#123;<span class="built_in">$random</span>&#125; % <span class="number">2</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//产生周期位10000个单位时间的选通信号变化</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10000</span> select = !select;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//实例化二选一多路器为m，并载入测试信号流</span></span><br><span class="line">    muxtwo m (<span class="variable">.out</span>(outw),<span class="variable">.a</span>(ain),<span class="variable">.b</span>(bin),<span class="variable">.sl</span>(slect));</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>这种测试可以在功能级进行，称为<code>前仿真</code>；<br>
也可以在门级进行，称为<code>门级仿真</code>。</p>
<p>如果门级结构模块与具体的工艺技术对应起来，并加上布局布线引入的延迟模型，<br>
此时进行的仿真称为<code>布线后仿真</code>，与实际电路情况非常接近。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="YILON">YILON</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2023/11/25/verilog_[1]%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/">http://example.com/2023/11/25/verilog_[1]%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://example.com" target="_blank">YILON</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post-share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/11/11/TI_DSP_TMS320F2812_CCS%E5%B7%A5%E4%BD%9C%E6%B5%81/" title="TI_DSP_TMS320F2812_CCS工作流"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">TI_DSP_TMS320F2812_CCS工作流</div></div><div class="info-2"><div class="info-item-1">非源工程下刷入固件 如果没有源工程而只有固件，通过配置.ccxml文件可以实现直接刷入。 打开CCS：  点击上方工具栏view-&gt;Target Cofigurations，会跳出对应窗口， 右键点击该窗口的User Defined文件夹，点击New Target Cofigurations, 弹出新建ccxml文件窗口。 命名完成后，弹出配置窗口：  当保存ccxml文件后， 当需要进行烧录时，先将设备通过烧录器连接到电脑上， 在User Defined文件夹找到对应的ccxml文件， 右键，点击&quot;Launch selected Cofiguration&quot;， 即跳出烧录界面：  点击Connect...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%5B2%5D%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/" title="verilog_[2]数据类型与基本语法"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">verilog_[2]数据类型与基本语法</div></div><div class="info-2"><div class="info-item-1">模块的结构 模块（block）由由两部分组成， 一部分描述接口， 一部分描述逻辑功能。 端口 12345678910111213141516171819//定义模块时要列出所有的输入输出接口module block_1(port_1,port_2,port_3,port_4,port_5,port_6);   //输入输出没有顺序要求    //声明输入端口    input port_1;       //不声明端口位宽时默认为1bit    input[2:0] port_2;  //声明端口位宽为3        //声明输出端口    output port_3;    output[2:0] port_4    //声明输入输出口    inout[1:0] port_5;    // 未指定时默认为wire，可显式指定其信号类型    input reg [15:0]  port_6;    //逻辑部分endmodule 也可以直接在模块声明中直接指明接口类型： 1234567891011121314module block_1(    input        ...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2025/09/10/FPGA%5B3%5D_%E5%BC%80%E5%8F%91%E5%B7%A5%E4%BD%9C%E6%B5%81%E4%B8%8E%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9/" title="FPGA[3]_开发工作流与注意事项"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-10</div><div class="info-item-2">FPGA[3]_开发工作流与注意事项</div></div><div class="info-2"><div class="info-item-1">FPGA工作流 1234567891011121314151617181920212223242526272829303132333435timeline    title FPGA详细开发工作流    section 设计 (Design)        RTL编写        : 选择与生成时钟        : 生成并调用IP核        : 使用HDL语言描述逻辑        功能仿真         : 编写Testbench        : 使用ModelSim/VCS等工具&lt;br&gt;验证逻辑正确性    section 综合 (Synthesis)        转译与优化&lt;br&gt;工具将RTL转换为&lt;br&gt;门级网表netlist        映射&lt;br&gt;将门级网表映射到&lt;br&gt;目标FPGA的原语    section 约束 (Constraints)        时序约束         : 创建时钟定义        : 定义输入/输出延迟        :...</div></div></div></a><a class="pagination-related" href="/2025/10/10/FPGA%5B4%5D_%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9FCDC/" title="FPGA[4]_跨时钟域CDC"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-10-10</div><div class="info-item-2">FPGA[4]_跨时钟域CDC</div></div><div class="info-2"><div class="info-item-1">前言  可参考此文章  当信号跨时钟域时，通常采用缓冲避免亚稳态。 并在约束文件中set_false_path指示不需要同步的路径。 （该步骤有些繁琐，对于在vivado开发，可以在源码中使用(* ASYNC_REG = &quot;TRUE&quot; *)直接指示异步信号）  单比特信号的CDC 对于单比特的跨时钟域电平信号， 即信号电平不管在原时钟域还是新时钟域维持的时间都足够长，以至于不用担心时钟频率和时钟相位的不同导致漏采样， 可以使用两级缓冲器避免亚稳态（会引入一定的延时）： 123456789101112131415161718192021222324252627module bit_cdc(    input reset_n,  // 这也是电平信号，维持时间足够长    input  bit_clka, // from clk_a domain    input  clkb,    output bit_clkb);reg sync_ff1 = 0;reg sync_ff2 = 0;always @(posedge clkb) begin   ...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%5B2%5D%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/" title="verilog_[2]数据类型与基本语法"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="info-item-2">verilog_[2]数据类型与基本语法</div></div><div class="info-2"><div class="info-item-1">模块的结构 模块（block）由由两部分组成， 一部分描述接口， 一部分描述逻辑功能。 端口 12345678910111213141516171819//定义模块时要列出所有的输入输出接口module block_1(port_1,port_2,port_3,port_4,port_5,port_6);   //输入输出没有顺序要求    //声明输入端口    input port_1;       //不声明端口位宽时默认为1bit    input[2:0] port_2;  //声明端口位宽为3        //声明输出端口    output port_3;    output[2:0] port_4    //声明输入输出口    inout[1:0] port_5;    // 未指定时默认为wire，可显式指定其信号类型    input reg [15:0]  port_6;    //逻辑部分endmodule 也可以直接在模块声明中直接指明接口类型： 1234567891011121314module block_1(    input        ...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA/" title="verilog_同步状态机"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_同步状态机</div></div><div class="info-2"><div class="info-item-1">概述 数字逻辑本质上可分为组合逻辑和时序逻辑两大类。 组合逻辑可以用来完成简单的逻辑功能，比如多路器、与或非逻辑、加法乘法器等； 时序逻辑则可以用来产生于运算过程有关的对各控制信号序列。 在复杂运算逻辑系统中， 往往用同步状态机来产生于时钟节拍密切相关的多个控制信号序列， 用它来控制多路器或数据通道的开启/关闭， 来使有限的组合逻辑运算器资源得到充分的运行。 用可综合的Verilog...</div></div></div></a><a class="pagination-related" href="/2024/12/26/FPGA%5B1%5D_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="FPGA[1]_基本结构"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-12-26</div><div class="info-item-2">FPGA[1]_基本结构</div></div><div class="info-2"><div class="info-item-1">FPGA的基本结构 参考链接 参考了书籍《principles-and-structures-of-fpgas》  由上图可见，FPGA的各结构分为：   逻辑单元 基本组成逻辑结构BLE：  BLE组成为：    查找表LUT  大多数FPGA的LUT本质上都是RAM，其中存储着基于输入的输出真值表， 一个k输入的LUT可以存储2^k个可能的输出值，从而实现任意的k输入逻辑函数。    触发器FF   多路复用器MUX     在Xilinx的FPGA中，其与BLE功能类似的结构称为Slice。 有不同功能的Slice。 多个Slice和进位链、路由资源等构成可编辑逻辑块CLB， 有点类似于上面FPGA结构框图的logic Tile。     互联资源 用于实现各模块的互联。  开关单元(SB) 连接单元(CB) 布线通道    IO 基本结构 IOB...</div></div></div></a><a class="pagination-related" href="/2025/09/29/FPGA%5B2%5D_Xilinx%E5%99%A8%E4%BB%B6%E4%BB%8B%E7%BB%8D/" title="FPGA[2]_Xilinx器件介绍"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-29</div><div class="info-item-2">FPGA[2]_Xilinx器件介绍</div></div><div class="info-2"><div class="info-item-1">Xilinx (AMD) FPGA 产品系列介绍  1. 成本优化型产品组合 该产品组合专注于为大批量、成本敏感型应用提供最佳的功耗和性能表现。 1.1 Spartan®-7 系列 Spartan-7是Xilinx的入门级FPGA，基于28nm工艺，以极高的性价比和低功耗著称，是成本敏感型应用的理想选择。   核心资源与特色功能:  逻辑资源: 提供约 6,000 到 102,000 个逻辑单元 (LC)，相当于约 4K 到 64K LUTs。 Block RAM: 高达 4.8 Mb。 DSP Slices: 高达 240 个，可用于基础的信号处理和计算加速。 I/O 数量: 高达 500 个，提供丰富的连接性。 特色功能: 部分型号集成了片上ADC，可用于模拟信号采集，进一步降低系统成本；采用小尺寸封装，适合空间受限的设计。    目标应用: 消费电子（如显示接口、传感器融合）、汽车电子（如车载信息娱乐、车身控制）、工业控制（如简单的马达控制、I/O扩展）、任何需要替代ASIC的低成本场景。   1.2 Artix®-7...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">YILON</div><div class="author-info-description">YILON的技术小窝</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">90</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">93</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Welcome</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">HDL的设计流程：Top-Dowm</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">Verilog HDL基本概念</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">模块的基本概念</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2025/10/10/FPGA%5B4%5D_%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9FCDC/" title="FPGA[4]_跨时钟域CDC"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA[4]_跨时钟域CDC"/></a><div class="content"><a class="title" href="/2025/10/10/FPGA%5B4%5D_%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9FCDC/" title="FPGA[4]_跨时钟域CDC">FPGA[4]_跨时钟域CDC</a><time datetime="2025-10-10T03:00:11.000Z" title="发表于 2025-10-10 11:00:11">2025-10-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/09/29/FPGA%5B2%5D_Xilinx%E5%99%A8%E4%BB%B6%E4%BB%8B%E7%BB%8D/" title="FPGA[2]_Xilinx器件介绍"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA[2]_Xilinx器件介绍"/></a><div class="content"><a class="title" href="/2025/09/29/FPGA%5B2%5D_Xilinx%E5%99%A8%E4%BB%B6%E4%BB%8B%E7%BB%8D/" title="FPGA[2]_Xilinx器件介绍">FPGA[2]_Xilinx器件介绍</a><time datetime="2025-09-29T03:50:15.000Z" title="发表于 2025-09-29 11:50:15">2025-09-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/09/10/FPGA%5B3%5D_%E5%BC%80%E5%8F%91%E5%B7%A5%E4%BD%9C%E6%B5%81%E4%B8%8E%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9/" title="FPGA[3]_开发工作流与注意事项"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA[3]_开发工作流与注意事项"/></a><div class="content"><a class="title" href="/2025/09/10/FPGA%5B3%5D_%E5%BC%80%E5%8F%91%E5%B7%A5%E4%BD%9C%E6%B5%81%E4%B8%8E%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9/" title="FPGA[3]_开发工作流与注意事项">FPGA[3]_开发工作流与注意事项</a><time datetime="2025-09-10T02:00:11.000Z" title="发表于 2025-09-10 10:00:11">2025-09-10</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url(/private_img/Top.svg);"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2025 By YILON</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(() => {
  const runMermaid = ele => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    ele.forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = `%%{init:{ 'theme':'${theme}'}}%%\n`
      const mermaidID = `mermaid-${index}`
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)
      const renderMermaid = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      // mermaid v9 and v10 compatibility
      typeof renderFn === 'string' ? renderMermaid(renderFn) : renderFn.then(({ svg }) => renderMermaid(svg))
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return

    codeMermaidEle.forEach(ele => {
      const preEle = document.createElement('pre')
      preEle.className = 'mermaid-src'
      preEle.hidden = true
      preEle.textContent = ele.textContent
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.appendChild(preEle)
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (true) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaidFn)
  }

  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>