$date
	Mon Nov  4 16:06:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_or2 $end
$var wire 32 ! y_tb [31:0] $end
$var reg 32 " a_tb [31:0] $end
$var reg 32 # b_tb [31:0] $end
$scope module dut $end
$var wire 32 $ a [31:0] $end
$var wire 32 % b [31:0] $end
$var wire 32 & y [31:0] $end
$scope module _00_ $end
$var wire 1 ' A $end
$var wire 1 ( SLEEP $end
$var wire 1 ) X $end
$upscope $end
$scope module _01_ $end
$var wire 1 * A $end
$var wire 1 + SLEEP $end
$var wire 1 , X $end
$upscope $end
$scope module _02_ $end
$var wire 1 - A $end
$var wire 1 . SLEEP $end
$var wire 1 / X $end
$upscope $end
$scope module _03_ $end
$var wire 1 0 A $end
$var wire 1 1 SLEEP $end
$var wire 1 2 X $end
$upscope $end
$scope module _04_ $end
$var wire 1 3 A $end
$var wire 1 4 SLEEP $end
$var wire 1 5 X $end
$upscope $end
$scope module _05_ $end
$var wire 1 6 A $end
$var wire 1 7 SLEEP $end
$var wire 1 8 X $end
$upscope $end
$scope module _06_ $end
$var wire 1 9 A $end
$var wire 1 : SLEEP $end
$var wire 1 ; X $end
$upscope $end
$scope module _07_ $end
$var wire 1 < A $end
$var wire 1 = SLEEP $end
$var wire 1 > X $end
$upscope $end
$scope module _08_ $end
$var wire 1 ? A $end
$var wire 1 @ SLEEP $end
$var wire 1 A X $end
$upscope $end
$scope module _09_ $end
$var wire 1 B A $end
$var wire 1 C SLEEP $end
$var wire 1 D X $end
$upscope $end
$scope module _10_ $end
$var wire 1 E A $end
$var wire 1 F SLEEP $end
$var wire 1 G X $end
$upscope $end
$scope module _11_ $end
$var wire 1 H A $end
$var wire 1 I SLEEP $end
$var wire 1 J X $end
$upscope $end
$scope module _12_ $end
$var wire 1 K A $end
$var wire 1 L SLEEP $end
$var wire 1 M X $end
$upscope $end
$scope module _13_ $end
$var wire 1 N A $end
$var wire 1 O SLEEP $end
$var wire 1 P X $end
$upscope $end
$scope module _14_ $end
$var wire 1 Q A $end
$var wire 1 R SLEEP $end
$var wire 1 S X $end
$upscope $end
$scope module _15_ $end
$var wire 1 T A $end
$var wire 1 U SLEEP $end
$var wire 1 V X $end
$upscope $end
$scope module _16_ $end
$var wire 1 W A $end
$var wire 1 X SLEEP $end
$var wire 1 Y X $end
$upscope $end
$scope module _17_ $end
$var wire 1 Z A $end
$var wire 1 [ SLEEP $end
$var wire 1 \ X $end
$upscope $end
$scope module _18_ $end
$var wire 1 ] A $end
$var wire 1 ^ SLEEP $end
$var wire 1 _ X $end
$upscope $end
$scope module _19_ $end
$var wire 1 ` A $end
$var wire 1 a SLEEP $end
$var wire 1 b X $end
$upscope $end
$scope module _20_ $end
$var wire 1 c A $end
$var wire 1 d SLEEP $end
$var wire 1 e X $end
$upscope $end
$scope module _21_ $end
$var wire 1 f A $end
$var wire 1 g SLEEP $end
$var wire 1 h X $end
$upscope $end
$scope module _22_ $end
$var wire 1 i A $end
$var wire 1 j SLEEP $end
$var wire 1 k X $end
$upscope $end
$scope module _23_ $end
$var wire 1 l A $end
$var wire 1 m SLEEP $end
$var wire 1 n X $end
$upscope $end
$scope module _24_ $end
$var wire 1 o A $end
$var wire 1 p SLEEP $end
$var wire 1 q X $end
$upscope $end
$scope module _25_ $end
$var wire 1 r A $end
$var wire 1 s SLEEP $end
$var wire 1 t X $end
$upscope $end
$scope module _26_ $end
$var wire 1 u A $end
$var wire 1 v SLEEP $end
$var wire 1 w X $end
$upscope $end
$scope module _27_ $end
$var wire 1 x A $end
$var wire 1 y SLEEP $end
$var wire 1 z X $end
$upscope $end
$scope module _28_ $end
$var wire 1 { A $end
$var wire 1 | SLEEP $end
$var wire 1 } X $end
$upscope $end
$scope module _29_ $end
$var wire 1 ~ A $end
$var wire 1 !" SLEEP $end
$var wire 1 "" X $end
$upscope $end
$scope module _30_ $end
$var wire 1 #" A $end
$var wire 1 $" SLEEP $end
$var wire 1 %" X $end
$upscope $end
$scope module _31_ $end
$var wire 1 &" A $end
$var wire 1 '" SLEEP $end
$var wire 1 (" X $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1("
1'"
1&"
0%"
0$"
0#"
1""
1!"
1~
0}
0|
0{
0z
0y
0x
0w
0v
0u
1t
1s
1r
0q
0p
0o
1n
1m
1l
0k
0j
0i
1h
1g
1f
1e
1d
1c
0b
0a
0`
0_
0^
0]
1\
1[
1Z
1Y
1X
1W
1V
1U
1T
1S
1R
1Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
1>
1=
1<
0;
0:
09
08
07
06
15
14
13
02
01
00
0/
0.
0-
0,
0+
0*
1)
1(
1'
b10010001101000101011001111000 &
b10010001101000101011001111000 %
b10010001101000101011001111000 $
b10010001101000101011001111000 #
b10010001101000101011001111000 "
b10010001101000101011001111000 !
$end
#1000
1,
1/
12
18
1;
1A
1D
1G
1J
1M
1P
1_
1b
1k
1q
1w
1z
1}
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
1%"
1*
1-
10
16
19
1?
1B
1E
1H
1K
1N
1]
1`
1i
1o
1u
1x
1{
1#"
0(
04
0=
0R
0U
0X
0[
0d
0g
0m
0s
0!"
0'"
b11111111111111111111111111111111 #
b11111111111111111111111111111111 %
b0 "
b0 $
#2000
