#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 12 11:05:09 2022
# Process ID: 9744
# Current directory: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20868 D:\work\college\5-Senior 2\Semester 2\Graduation Project 2\GP Codes\Hardware-CNN-Acceleration-\project_1\project_1.xpr
# Log file: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/vivado.log
# Journal file: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
report_drc -name drc_1 -ruledecks {default}
report_ssn -name ssn_1
set_property package_pin "" [get_ports [list  INPUTCLK]]
set_property package_pin "" [get_ports [list  reset]]
set_property package_pin "" [get_ports [list  INPUTCLK]]
place_ports reset AR40
place_ports INPUTCLK AK34
close [ open {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/constrs_1/new/ClkReset.xdc} w ]
add_files -fileset constrs_1 {{D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/constrs_1/new/ClkReset.xdc}}
set_property target_constrs_file {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/constrs_1/new/ClkReset.xdc} [current_fileset -constrset]
save_constraints -force
open_run synth_1 -name synth_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
current_design impl_1
current_design rtl_1
current_design impl_1
