// Seed: 936276800
module module_0;
  assign id_1 = -1'd0;
  wire id_2;
  wire id_4;
  wire id_5;
  module_2 modCall_1 ();
  wire id_6 = id_4;
  parameter id_7 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_4 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  if (-1) tri id_5 = {id_4 == id_4, -1'b0 === id_4, id_5, 1'b0} ? 1 : id_4;
endmodule
module module_2;
  wire id_1;
  logic [7:0] id_2;
  id_3(
      id_2[""][-1'b0 : 1], 1
  );
endmodule
