Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : lab

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../lab.vhd" into library work
Parsing entity <lab>.
Parsing architecture <Behavioral> of entity <lab>.
Parsing VHDL file "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../leddriver.vhd" into library work
Parsing entity <leddriver>.
Parsing architecture <Behavioral> of entity <leddriver>.
Parsing VHDL file "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../KBD_ENC.vhd" into library work
Parsing entity <KBD_ENC>.
Parsing architecture <behavioral> of entity <kbd_enc>.
Parsing VHDL file "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../cpu.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <rtl> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../lab.vhd" Line 102: Using initial value ('0','0','0','0','0','0','0','0','0','0','1','1','1','1','0','0') for playerposx since it is never assigned
WARNING:HDLCompiler:1127 - "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../lab.vhd" Line 335: Assignment to ducka ignored, since the identifier is never used

Elaborating entity <KBD_ENC> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../KBD_ENC.vhd" Line 212: Assignment to curmovement ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../KBD_ENC.vhd" Line 250. Case statement is complete. others clause is never selected

Elaborating entity <leddriver> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:746 - "/build/xfndry10/M.81d/rtf/vhdl/src/ieee_proposed/fixed_pkg_c.vhd" Line 1298: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/M.81d/rtf/vhdl/src/ieee_proposed/fixed_pkg_c.vhd" Line 1299: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/M.81d/rtf/vhdl/src/ieee_proposed/fixed_pkg_c.vhd" Line 1300: Range is empty (null range)

Elaborating entity <CPU> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../cpu.vhd" Line 26: Using initial value '0' for flag_newframe since it is never assigned
INFO:HDLCompiler:679 - "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../cpu.vhd" Line 351. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../cpu.vhd" Line 387: Assignment to lc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab-synthdir/xst/synth/../../../cpu.vhd" Line 389: Assignment to s ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab>.
    Related source file is "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab.vhd".
INFO:Xst:3010 - "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab.vhd" line 407: Output port <addr> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/lab.vhd" line 407: Output port <we> of the instance <U0> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'colors', unconnected in block 'lab', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <colors>, simulation mismatch.
    Found 5x8-bit single-port Read Only RAM <Mram_colors> for signal <colors>.
    Found 10-bit register for signal <xctr>.
    Found 1-bit register for signal <Hsync>.
    Found 10-bit register for signal <yctr>.
    Found 1-bit register for signal <Vsync>.
    Found 8-bit register for signal <farg>.
    Found 9-bit register for signal <pix_counter>.
    Found 1-bit register for signal <collision>.
    Found 20-bit register for signal <jumpctr>.
    Found 1-bit register for signal <knapp>.
    Found 1-bit register for signal <turnaround>.
    Found 16-bit register for signal <ypos>.
    Found 16-bit register for signal <boxpos>.
    Found 16-bit register for signal <ctr>.
    Found 2-bit register for signal <pixel>.
    Found 2-bit adder for signal <pixel[1]_GND_6_o_add_0_OUT> created at line 212.
    Found 10-bit adder for signal <xctr[9]_GND_6_o_add_5_OUT> created at line 226.
    Found 10-bit adder for signal <yctr[9]_GND_6_o_add_15_OUT> created at line 246.
    Found 16-bit adder for signal <ypos[15]_GND_6_o_add_35_OUT> created at line 283.
    Found 9-bit adder for signal <pix_counter[8]_GND_6_o_add_39_OUT> created at line 287.
    Found 16-bit adder for signal <boxpos[15]_GND_6_o_add_50_OUT> created at line 305.
    Found 20-bit adder for signal <jumpctr[19]_GND_6_o_add_67_OUT> created at line 337.
    Found 16-bit adder for signal <ypos[15]_GND_6_o_add_84_OUT> created at line 362.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_81_OUT<15:0>> created at line 360.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_98_OUT<15:0>> created at line 384.
    Found 512x3-bit Read Only RAM for signal <pix_counter[8]_X_6_o_wide_mux_41_OUT>
    Found 10-bit comparator lessequal for signal <n0032> created at line 265
    Found 10-bit comparator lessequal for signal <n0034> created at line 265
    Found 10-bit comparator greater for signal <yctr[9]_GND_6_o_LessThan_30_o> created at line 270
    Found 10-bit comparator greater for signal <GND_6_o_yctr[9]_LessThan_31_o> created at line 270
    Found 10-bit comparator lessequal for signal <n0048> created at line 283
    Found 10-bit comparator greater for signal <xctr[9]_GND_6_o_LessThan_34_o> created at line 283
    Found 16-bit comparator lessequal for signal <n0051> created at line 283
    Found 16-bit comparator greater for signal <GND_6_o_ypos[15]_LessThan_37_o> created at line 283
    Found 16-bit comparator equal for signal <GND_6_o_ypos[15]_equal_39_o> created at line 284
    Found 16-bit comparator lessequal for signal <n0067> created at line 296
    Found 16-bit comparator lessequal for signal <n0069> created at line 296
    Found 16-bit comparator greater for signal <GND_6_o_ypos[15]_LessThan_49_o> created at line 296
    Found 16-bit comparator greater for signal <boxpos[15]_GND_6_o_LessThan_50_o> created at line 305
    Found 16-bit comparator greater for signal <GND_6_o_boxpos[15]_LessThan_52_o> created at line 305
    Found 10-bit comparator greater for signal <GND_6_o_yctr[9]_LessThan_53_o> created at line 305
    Found 16-bit comparator lessequal for signal <n0105> created at line 356
    Found 16-bit comparator lessequal for signal <n0116> created at line 361
    Found 16-bit comparator greater for signal <ypos[15]_GND_6_o_LessThan_87_o> created at line 369
    Found 16-bit comparator greater for signal <n0147> created at line 387
    Summary:
	inferred   2 RAM(s).
	inferred  10 Adder/Subtractor(s).
	inferred 112 D-type flip-flop(s).
	inferred  19 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <lab> synthesized.

Synthesizing Unit <KBD_ENC>.
    Related source file is "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/KBD_ENC.vhd".
WARNING:Xst:653 - Signal <addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <PS2Data>.
    Found 1-bit register for signal <PS2Clk_Q1>.
    Found 1-bit register for signal <PS2Clk_Q2>.
    Found 11-bit register for signal <PS2Data_sr>.
    Found 4-bit register for signal <PS2BitCounter>.
    Found 2-bit register for signal <PS2state>.
    Found 2-bit register for signal <WRstate>.
    Found 1-bit register for signal <PS2Clk>.
    Found finite state machine <FSM_0> for signal <PS2state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <WRstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | standby                                        |
    | Power Up State     | standby                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <PS2BitCounter[3]_GND_7_o_add_3_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <KBD_ENC> synthesized.

Synthesizing Unit <leddriver>.
    Related source file is "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/leddriver.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <segments>.
    Found 4-bit register for signal <an>.
    Found 18-bit register for signal <counter_r>.
    Found 18-bit adder for signal <counter_r[17]_GND_8_o_add_1_OUT> created at line 1241.
    Found 16x7-bit Read Only RAM for signal <v[3]_GND_8_o_wide_mux_2_OUT>
    Found 4x4-bit Read Only RAM for signal <counter_r[17]_PWR_9_o_wide_mux_3_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <v<3>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <v<2>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <v<1>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <v<0>> created at line 43.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <leddriver> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "/edu/chrpe104/Desktop/Jumpy-Jumpy-Box-Box/GPU/cpu.vhd".
    Found 16-bit register for signal <ram<0>>.
    Found 16-bit register for signal <ram<1>>.
    Found 16-bit register for signal <ram<2>>.
    Found 16-bit register for signal <ram<3>>.
    Found 16-bit register for signal <ram<4>>.
    Found 16-bit register for signal <ram<5>>.
    Found 16-bit register for signal <ram<6>>.
    Found 16-bit register for signal <ram<7>>.
    Found 16-bit register for signal <ram<8>>.
    Found 16-bit register for signal <ram<9>>.
    Found 16-bit register for signal <ram<10>>.
    Found 16-bit register for signal <ram<11>>.
    Found 16-bit register for signal <ram<12>>.
    Found 16-bit register for signal <ram<13>>.
    Found 16-bit register for signal <ram<14>>.
    Found 16-bit register for signal <ram<15>>.
    Found 16-bit register for signal <ram<16>>.
    Found 16-bit register for signal <ram<17>>.
    Found 16-bit register for signal <ram<18>>.
    Found 16-bit register for signal <ram<19>>.
    Found 16-bit register for signal <ram<20>>.
    Found 16-bit register for signal <ram<21>>.
    Found 16-bit register for signal <ram<22>>.
    Found 16-bit register for signal <ram<23>>.
    Found 16-bit register for signal <ram<24>>.
    Found 16-bit register for signal <ram<25>>.
    Found 16-bit register for signal <ram<26>>.
    Found 16-bit register for signal <ram<27>>.
    Found 16-bit register for signal <ram<28>>.
    Found 16-bit register for signal <ram<29>>.
    Found 16-bit register for signal <ram<30>>.
    Found 16-bit register for signal <ram<31>>.
    Found 16-bit register for signal <ram<32>>.
    Found 16-bit register for signal <ram<33>>.
    Found 16-bit register for signal <ram<34>>.
    Found 16-bit register for signal <ram<35>>.
    Found 16-bit register for signal <ram<36>>.
    Found 16-bit register for signal <ram<37>>.
    Found 16-bit register for signal <ram<38>>.
    Found 16-bit register for signal <ram<39>>.
    Found 16-bit register for signal <ram<40>>.
    Found 16-bit register for signal <ram<41>>.
    Found 16-bit register for signal <ram<42>>.
    Found 16-bit register for signal <ram<43>>.
    Found 16-bit register for signal <ram<44>>.
    Found 16-bit register for signal <ram<45>>.
    Found 16-bit register for signal <ram<46>>.
    Found 16-bit register for signal <ram<47>>.
    Found 16-bit register for signal <ram<48>>.
    Found 16-bit register for signal <ram<49>>.
    Found 16-bit register for signal <ram<50>>.
    Found 16-bit register for signal <ram<51>>.
    Found 16-bit register for signal <ram<52>>.
    Found 16-bit register for signal <ram<53>>.
    Found 16-bit register for signal <ram<54>>.
    Found 16-bit register for signal <ram<55>>.
    Found 16-bit register for signal <ram<56>>.
    Found 16-bit register for signal <ram<57>>.
    Found 16-bit register for signal <ram<58>>.
    Found 16-bit register for signal <ram<59>>.
    Found 16-bit register for signal <ram<60>>.
    Found 16-bit register for signal <ram<61>>.
    Found 16-bit register for signal <ram<62>>.
    Found 16-bit register for signal <ram<63>>.
    Found 16-bit register for signal <ram<64>>.
    Found 16-bit register for signal <ram<65>>.
    Found 16-bit register for signal <ram<66>>.
    Found 16-bit register for signal <ram<67>>.
    Found 16-bit register for signal <IR_REG>.
    Found 16-bit register for signal <PC_REG>.
    Found 16-bit register for signal <HR_REG>.
    Found 16-bit register for signal <GR0_REG>.
    Found 16-bit register for signal <GR1_REG>.
    Found 16-bit register for signal <GR2_REG>.
    Found 16-bit register for signal <GR3_REG>.
    Found 8-bit register for signal <MPC>.
    Found 16-bit register for signal <AR_REG>.
    Found 1-bit register for signal <z_flag>.
    Found 16-bit register for signal <ASR_REG>.
    Found 16-bit adder for signal <PC_REG[15]_GND_13_o_add_214_OUT> created at line 320.
    Found 8-bit adder for signal <MPC[7]_GND_13_o_add_246_OUT> created at line 396.
    Found 16-bit adder for signal <AR_REG[15]_buss[15]_add_262_OUT> created at line 434.
    Found 16-bit subtractor for signal <GND_13_o_GND_13_o_sub_264_OUT<15:0>> created at line 440.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 64x25-bit Read Only RAM for signal <myM>
    Found 16x8-bit Read Only RAM for signal <IR_REG[15]_GND_13_o_wide_mux_247_OUT>
    Found 4x8-bit Read Only RAM for signal <GND_13_o_GND_13_o_wide_mux_248_OUT>
    Found 16-bit 68-to-1 multiplexer for signal <ASR_REG[6]_X_13_o_wide_mux_235_OUT> created at line 364.
    Found 16-bit 8-to-1 multiplexer for signal <buss> created at line 360.
    Found 16-bit 4-to-1 multiplexer for signal <current_GR> created at line 373.
    Summary:
	inferred   3 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 1241 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <CPU> synthesized.
RTL-Simplification CPUSTAT: 1.37 
RTL-BasicInf CPUSTAT: 0.52 
RTL-BasicOpt CPUSTAT: 0.01 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x7-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
 4x8-bit single-port Read Only RAM                     : 1
 512x3-bit single-port Read Only RAM                   : 1
 5x8-bit single-port Read Only RAM                     : 1
 64x25-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 3
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 102
 1-bit register                                        : 10
 10-bit register                                       : 2
 11-bit register                                       : 1
 16-bit register                                       : 80
 18-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 4-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 19
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 6
 16-bit comparator lessequal                           : 5
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 9
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 68-to-1 multiplexer                            : 1
 16-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into counter <PC_REG>: 1 register on signal <PC_REG>.
INFO:Xst:3048 - The small RAM <Mram_myM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 25-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <MPC<5:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <myM>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_IR_REG[15]_GND_13_o_wide_mux_247_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR_REG<15:12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_GND_13_o_GND_13_o_wide_mux_248_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",IR_REG<9>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <KBD_ENC>.
The following registers are absorbed into counter <PS2BitCounter>: 1 register on signal <PS2BitCounter>.
Unit <KBD_ENC> synthesized (advanced).

Synthesizing (advanced) Unit <lab>.
The following registers are absorbed into counter <jumpctr>: 1 register on signal <jumpctr>.
The following registers are absorbed into counter <pix_counter>: 1 register on signal <pix_counter>.
The following registers are absorbed into counter <pixel>: 1 register on signal <pixel>.
The following registers are absorbed into counter <boxpos>: 1 register on signal <boxpos>.
The following registers are absorbed into counter <xctr>: 1 register on signal <xctr>.
The following registers are absorbed into counter <yctr>: 1 register on signal <yctr>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_pix_counter[8]_X_6_o_wide_mux_41_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 3-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pix_counter>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_colors> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pix_counter[8]_X_6_o_wide_mux_41_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lab> synthesized (advanced).

Synthesizing (advanced) Unit <leddriver>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
INFO:Xst:3048 - The small RAM <Mram_v[3]_GND_8_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <v>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_counter_r[17]_PWR_9_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_r>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <leddriver> synthesized (advanced).
WARNING:Xst:2677 - Node <PS2Data_sr_0> of sequential type is unconnected in block <KBD_ENC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x7-bit single-port distributed Read Only RAM        : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 4x8-bit single-port distributed Read Only RAM         : 1
 512x3-bit single-port distributed Read Only RAM       : 1
 5x8-bit single-port distributed Read Only RAM         : 1
 64x25-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 8-bit adder                                           : 1
# Counters                                             : 9
 10-bit up counter                                     : 2
 16-bit down counter                                   : 1
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 1295
 Flip-Flops                                            : 1295
# Comparators                                          : 19
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 6
 16-bit comparator lessequal                           : 5
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 20
 1-bit 8-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 8
 16-bit 68-to-1 multiplexer                            : 1
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U0/FSM_0> on signal <PS2state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 make  | 01
 break | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U0/FSM_1> on signal <WRstate[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 standby | 00
 wrchar  | 01
 wrcur   | 10
---------------------
WARNING:Xst:2677 - Node <MPC_6> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <MPC_7> of sequential type is unconnected in block <CPU>.
INFO:Xst:2261 - The FF/Latch <farg_0> in Unit <lab> is equivalent to the following FF/Latch, which will be removed : <farg_1> 
INFO:Xst:2261 - The FF/Latch <farg_5> in Unit <lab> is equivalent to the following 2 FFs/Latches, which will be removed : <farg_6> <farg_7> 
INFO:Xst:2261 - The FF/Latch <farg_2> in Unit <lab> is equivalent to the following 2 FFs/Latches, which will be removed : <farg_3> <farg_4> 

Optimizing unit <lab> ...

Optimizing unit <KBD_ENC> ...

Optimizing unit <leddriver> ...

Optimizing unit <CPU> ...
WARNING:Xst:2677 - Node <U0/WRstate_FSM_FFd1> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/WRstate_FSM_FFd2> of sequential type is unconnected in block <lab>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block lab, actual ratio is 27.
FlipFlop skicka/ASR_REG_1 has been replicated 9 time(s)

Final Macro Processing ...

Processing Unit <lab> :
	Found 3-bit shift register for signal <U0/PS2Data_sr_8>.
Unit <lab> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1401
 Flip-Flops                                            : 1401
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1416
#      GND                         : 1
#      INV                         : 43
#      LUT1                        : 103
#      LUT2                        : 38
#      LUT3                        : 30
#      LUT4                        : 69
#      LUT5                        : 102
#      LUT6                        : 614
#      MUXCY                       : 209
#      MUXF7                       : 15
#      VCC                         : 1
#      XORCY                       : 191
# FlipFlops/Latches                : 1402
#      FD                          : 64
#      FDE                         : 1255
#      FDR                         : 8
#      FDRE                        : 68
#      FDS                         : 1
#      FDSE                        : 6
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 3
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1402  out of  18224     7%  
 Number of Slice LUTs:                 1000  out of   9112    10%  
    Number used as Logic:               999  out of   9112    10%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2248
   Number with an unused Flip Flop:     846  out of   2248    37%  
   Number with an unused LUT:          1248  out of   2248    55%  
   Number of fully used LUT-FF pairs:   154  out of   2248     6%  
   Number of unique control sets:        90

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1403  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.294ns (Maximum Frequency: 107.595MHz)
   Minimum input arrival time before clock: 4.852ns
   Maximum output required time after clock: 3.762ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.294ns (frequency: 107.595MHz)
  Total number of paths / destination ports: 328001 / 2778
-------------------------------------------------------------------------
Delay:               9.294ns (Levels of Logic = 22)
  Source:            skicka/ASR_REG_0 (FF)
  Destination:       skicka/AR_REG_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: skicka/ASR_REG_0 to skicka/AR_REG_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            341   0.447   2.075  skicka/ASR_REG_0 (skicka/ASR_REG_0)
     LUT6:I5->O            1   0.205   0.827  skicka/Mmux_ASR_REG[6]_X_13_o_wide_mux_235_OUT_1446 (skicka/Mmux_ASR_REG[6]_X_13_o_wide_mux_235_OUT_1446)
     LUT6:I2->O            1   0.203   0.827  skicka/Mmux_ASR_REG[6]_X_13_o_wide_mux_235_OUT_915 (skicka/Mmux_ASR_REG[6]_X_13_o_wide_mux_235_OUT_915)
     LUT6:I2->O            1   0.203   0.580  skicka/Mmux_ASR_REG[6]_X_13_o_wide_mux_235_OUT_47 (skicka/Mmux_ASR_REG[6]_X_13_o_wide_mux_235_OUT_47)
     LUT5:I4->O            1   0.205   0.000  skicka/mux7_4 (skicka/mux7_4)
     MUXF7:I0->O          88   0.131   1.799  skicka/mux7_2_f7 (skicka/buss<1>)
     LUT2:I1->O            1   0.205   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_lut<1> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<1> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<2> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<3> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<4> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<5> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<6> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<7> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<8> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<9> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<10> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<11> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<12> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<13> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<14> (skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_cy<14>)
     XORCY:CI->O           1   0.180   0.684  skicka/Madd_AR_REG[15]_buss[15]_add_262_OUT_xor<15> (skicka/AR_REG[15]_buss[15]_add_262_OUT<15>)
     LUT6:I4->O            1   0.203   0.000  skicka/Mmux_ALU_OP[3]_AR_REG[15]_wide_mux_265_OUT7 (skicka/ALU_OP[3]_AR_REG[15]_wide_mux_265_OUT<15>)
     FDE:D                     0.102          skicka/AR_REG_15
    ----------------------------------------
    Total                      9.294ns (2.503ns logic, 6.791ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 49
-------------------------------------------------------------------------
Offset:              4.852ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       vs (FF)
  Destination Clock: clk rising

  Data Path: rst to vs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.551  rst_IBUF (rst_IBUF)
     LUT5:I0->O            1   0.203   0.684  _n03131_SW0_SW0 (N153)
     LUT6:I4->O            1   0.203   0.684  _n03131 (N17)
     LUT4:I2->O            1   0.203   0.000  vs_glue_rst (vs_glue_rst)
     FD:D                      0.102          vs
    ----------------------------------------
    Total                      4.852ns (1.933ns logic, 2.919ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 1)
  Source:            farg_2 (FF)
  Destination:       vgaGreen<2> (PAD)
  Source Clock:      clk rising

  Data Path: farg_2 to vgaGreen<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.744  farg_2 (farg_2)
     OBUF:I->O                 2.571          vgaGreen_2_OBUF (vgaGreen<2>)
    ----------------------------------------
    Total                      3.762ns (3.018ns logic, 0.744ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.294|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 14.22 secs
 
--> 


Total memory usage is 479868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   13 (   0 filtered)

