
---------- Begin Simulation Statistics ----------
final_tick                               263865198125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2427                       # Simulator instruction rate (inst/s)
host_mem_usage                               26287676                       # Number of bytes of host memory used
host_op_rate                                     2485                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                109210.63                       # Real time elapsed on the host
host_tick_rate                                 457931                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   265055610                       # Number of instructions simulated
sim_ops                                     271412879                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050011                       # Number of seconds simulated
sim_ticks                                 50010980000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.797431                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  390212                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               482951                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4470                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26592                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            533312                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50549                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           60544                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9995                       # Number of indirect misses.
system.cpu.branchPred.lookups                  906080                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  151886                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7635                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5926185                       # Number of instructions committed
system.cpu.committedOps                       6331061                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.528054                       # CPI: cycles per instruction
system.cpu.discardedOps                         82861                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4334220                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            819512                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           363222                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8027214                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.395561                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4330                       # number of quiesce instructions executed
system.cpu.numCycles                         14981718                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4330                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4814643     76.05%     76.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18116      0.29%     76.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                 911317     14.39%     90.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                586985      9.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6331061                       # Class of committed instruction
system.cpu.quiesceCycles                     65035850                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6954504                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          324                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1988087                       # Transaction distribution
system.membus.trans_dist::ReadResp            2005057                       # Transaction distribution
system.membus.trans_dist::WriteReq            1221509                       # Transaction distribution
system.membus.trans_dist::WriteResp           1221509                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3555                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14767                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1518                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1519                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12848                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4129                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        38370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        38370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        69218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       103907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6332221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6332221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6474498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       822272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       822272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        29056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       559936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        97690                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       722174                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    202628884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    202628884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               204173330                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3232230                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000114                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010670                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3231862     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     368      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3232230                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8809514790                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            87182373                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            38210309                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17289373                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79995638                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12336607909                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           64251250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       458752                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       114688                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       573440                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       458752                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       573440                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3584                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       118272                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        14336                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       129024                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9173026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2293256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11466282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2293256                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9173026                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11466282                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11466282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11466282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     22932564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2518528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2518528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4155478                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4155478                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          756                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1582                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        69218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       307440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       377072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       184320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12562506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12746826                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        35840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13348012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1062                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2486                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67649                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        97690                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4917976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      6032088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2949120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    200999900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    203949020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       573440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    212556910                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22556992001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         14775796                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          765                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18156764483                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11717206000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20966916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7862593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10483458                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     39312967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10483458                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7862593                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18346051                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20966916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18346051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18346051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57659018                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7862593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18346051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26208645                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7862593                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703406                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10566000                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7862593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26208645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2703406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36774644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1983650                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1983643                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1182464                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1182464                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       118904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6189109                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6332221                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3803864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    198050844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    202628884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3973896                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3973896    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3973896                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9584115540                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11100596000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     86679992                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2424832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     92053944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2434688                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2493144                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4927832                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     21669998                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        75776                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     21837934                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       608672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        77944                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       686616                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1733219225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     48485992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     58969450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1840674668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     48683069                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     49851933                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     98535002                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1781902294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     98337925                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     58969450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1939209670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    131137564                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     72613888                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    204275740                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     75497472                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128386012                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    203883484                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     32784391                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2269184                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     35069959                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18874368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4012069                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22886437                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1310432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2622175450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1451958910                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9173026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4084617818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1509617928                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2567156492                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4076774420                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1310432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4131793378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4019115402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9173026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8161392238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       822272                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        29056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       851328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       822272                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       822272                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12848                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          454                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13302                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16441829                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       580992                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17022822                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16441829                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16441829                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16441829                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       580992                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17022822                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1379032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    125437148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127283732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       227520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2424832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     72613888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       114688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75905216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        21564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1959962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1988839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3555                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        37888                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1134592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1186019                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27574585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2508192161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6645581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2545115733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4549401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     48485992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1451958910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10483458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2293256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1517771017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4549401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     76060577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3960151071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10483458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2293256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2703406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6645581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4062886750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     59452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3094509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242431000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3171                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3171                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3567645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1260198                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1988843                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1186019                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1988843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1186019                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            124241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74112                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65905798020                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9943515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            118109251770                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33140.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59390.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1854436                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1103166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1988828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1186019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1735109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 196094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 187256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11671                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       217124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.791161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.553092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.327125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6055      2.79%      2.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5129      2.36%      5.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3862      1.78%      6.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3297      1.52%      8.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3585      1.65%     10.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3144      1.45%     11.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3939      1.81%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3271      1.51%     14.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184842     85.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       217124                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     626.832230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    898.647178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2043     64.43%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           13      0.41%     64.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.06%     64.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.03%     64.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.06%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.13%     65.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.09%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          296      9.33%     74.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.13%     74.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.06%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.09%     74.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.06%     74.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.13%     75.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.13%     75.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.19%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          766     24.16%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.06%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3171                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     374.019237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     79.009161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    475.321626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1869     58.94%     58.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            70      2.21%     61.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            30      0.95%     62.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           20      0.63%     62.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           10      0.32%     63.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           21      0.66%     63.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           13      0.41%     64.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.25%     64.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      0.28%     64.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      0.19%     64.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.09%     64.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.06%     65.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.06%     65.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     65.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.06%     65.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     65.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.06%     65.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.09%     65.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.06%     65.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     65.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            3      0.09%     65.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     65.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            3      0.09%     65.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     65.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            4      0.13%     65.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     65.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           77      2.43%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1003     31.63%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3171                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              127276992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75904960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127283988                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75905216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2544.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1517.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2545.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1517.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50011021875                       # Total gap between requests
system.mem_ctrls.avgGap                      15752.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1379032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    125434268                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       326528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       228224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2424832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     72612928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       114688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27574584.621217183769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2508134573.647627353668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703406.331969499588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6529126.203885626979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4563477.860261886381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 48485992.476052261889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1451939714.038797140121                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10483457.832659948617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2293256.400894363876                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        21564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1959966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3555                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        37888                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1134592                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1811324950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 115889753825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    163884745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    244288250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21388934120                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30640384830                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 936696315360                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  11672967260                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2315365925                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     83997.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59128.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     77304.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47041.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6016577.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    808709.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    825579.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1424922.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1292056.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         107140330.799992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         74780949.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3617004506.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1648286582.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1009807215.224958                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     239931144.900011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7175730676.125188                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        143.483105                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12127011075                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35180913050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8660                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4330                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9387913.221709                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2751802.089603                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4330    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        18250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16656875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4330                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    223215533875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40649664250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1829234                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1829234                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1829234                       # number of overall hits
system.cpu.icache.overall_hits::total         1829234                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12848                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12848                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12848                       # number of overall misses
system.cpu.icache.overall_misses::total         12848                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    555352500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    555352500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    555352500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    555352500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1842082                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1842082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1842082                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1842082                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006975                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006975                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006975                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006975                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43224.820984                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43224.820984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43224.820984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43224.820984                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12848                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12848                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12848                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12848                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    535556375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    535556375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    535556375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    535556375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006975                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006975                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006975                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006975                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41684.026697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41684.026697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41684.026697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41684.026697                       # average overall mshr miss latency
system.cpu.icache.replacements                  12674                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1829234                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1829234                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12848                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12848                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    555352500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    555352500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1842082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1842082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006975                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006975                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43224.820984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43224.820984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12848                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12848                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    535556375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    535556375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41684.026697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41684.026697                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.237907                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24420648                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12674                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1926.830361                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.237907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.928199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.928199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3697012                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3697012                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1450461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1450461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1450461                       # number of overall hits
system.cpu.dcache.overall_hits::total         1450461                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6985                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6985                       # number of overall misses
system.cpu.dcache.overall_misses::total          6985                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    535454250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    535454250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    535454250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    535454250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1457446                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1457446                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1457446                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1457446                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004793                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76657.730852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76657.730852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76657.730852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76657.730852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3555                       # number of writebacks
system.cpu.dcache.writebacks::total              3555                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1338                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1338                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1338                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1338                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43482                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43482                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    434256500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    434256500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    434256500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    434256500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96320625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96320625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003875                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003875                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76900.389587                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76900.389587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76900.389587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76900.389587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.183869                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.183869                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5648                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       906208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          906208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    327829500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    327829500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       910356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       910356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79033.148505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79033.148505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4437                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4437                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    320404625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    320404625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96320625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96320625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77598.601356                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77598.601356                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.502366                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.502366                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       544253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         544253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    207624750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    207624750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       547090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       547090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73184.614029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73184.614029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1518                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1518                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39045                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39045                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113851875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113851875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75001.235178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75001.235178                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              610269                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5648                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            108.050460                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5835432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5835432                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263865198125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               263867496250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2427                       # Simulator instruction rate (inst/s)
host_mem_usage                               26287676                       # Number of bytes of host memory used
host_op_rate                                     2485                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                109212.82                       # Real time elapsed on the host
host_tick_rate                                 457943                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   265057287                       # Number of instructions simulated
sim_ops                                     271414949                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050013                       # Number of seconds simulated
sim_ticks                                 50013278125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.783831                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  390299                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               483140                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4470                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26610                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            533360                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50549                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           60544                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9995                       # Number of indirect misses.
system.cpu.branchPred.lookups                  906367                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  151968                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7635                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5927862                       # Number of instructions committed
system.cpu.committedOps                       6333131                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.527959                       # CPI: cycles per instruction
system.cpu.discardedOps                         82906                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4335280                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            819949                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           363383                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8028811                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.395576                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4330                       # number of quiesce instructions executed
system.cpu.numCycles                         14985395                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4330                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4815848     76.04%     76.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18117      0.29%     76.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                 911786     14.40%     90.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                587379      9.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6333131                       # Class of committed instruction
system.cpu.quiesceCycles                     65035850                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6956584                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          325                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36873                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1988284                       # Transaction distribution
system.membus.trans_dist::ReadResp            2005267                       # Transaction distribution
system.membus.trans_dist::WriteReq            1221509                       # Transaction distribution
system.membus.trans_dist::WriteResp           1221509                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3558                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14776                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1518                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1519                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4140                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        38377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        38377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        69218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       103940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6332614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6332614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6474931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       822464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       822464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        29120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       560768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        97690                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       723070                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    202641428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    202641428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               204186962                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3232441                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000114                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010684                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3232072     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     369      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3232441                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8809873415                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            87182373                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            38218684                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17289373                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           80055633                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12337660194                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           64266250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       458752                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       114688                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       573440                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       458752                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       573440                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3584                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       118272                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        14336                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       129024                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9172604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2293151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11465755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2293151                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9172604                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11465755                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11465755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11465755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     22931510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2518528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2518528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4155872                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4155872                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          756                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1582                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        69218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       307440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       377072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       184320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12563294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12747614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        35840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13348800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1062                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2486                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67649                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        97690                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4917976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      6032088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2949120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    201012508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    203961628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       573440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    212569518                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22558492876                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         14776584                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          764                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18158068358                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11717600000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20965952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7862232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10482976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     39311160                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10482976                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7862232                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18345208                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20965952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18345208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18345208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57656369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7862232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18345208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26207440                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7862232                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703282                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10565514                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7862232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26207440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2703282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36772954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1983847                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1983839                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1182464                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1182464                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       118904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6189502                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6332614                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3803864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    198063388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    202641428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3974093                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3974093    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3974093                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9584435665                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11101576000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     86684832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2424832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     92058784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2434784                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2493144                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4927928                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     21671208                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        75776                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     21839144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       608696                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        77944                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       686640                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1733236357                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     48483765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     58966741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1840686863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     48682752                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     49849642                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     98532393                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1781919109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     98333406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     58966741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1939219256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    131137564                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     72613888                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    204275740                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     75497472                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128398620                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    203896092                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     32784391                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2269184                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     35069959                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18874368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4012463                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22886831                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1310372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2622054961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1451892192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9172604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4084430129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1509548561                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2567290624                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4076839184                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1310372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4131603521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4019182816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9172604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8161269313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       822464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        29120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       851584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       822464                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       822464                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12851                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          455                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13306                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16444913                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       582245                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17027158                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16444913                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16444913                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16444913                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       582245                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17027158                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1379032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    125449500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127296724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       227712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2424832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     72613888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       114688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75905408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        21564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1960155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1989042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        37888                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1134592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1186022                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27573318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2508323883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6658072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2545258555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4553031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     48483765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1451892192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10482976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2293151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1517705114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4553031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     76057082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3960216075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10482976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2293151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2703282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6658072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4062963669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     59452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3094706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242431000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3171                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3171                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3568007                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1260198                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1989050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1186022                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1989050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1186022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            124241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74112                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65911426955                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9944510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            118120104455                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33139.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59389.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1854617                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1103166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1989035                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1186022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1735242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 196094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 187256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11671                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       217144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.770401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.507572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.358982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6058      2.79%      2.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5132      2.36%      5.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3862      1.78%      6.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3298      1.52%      8.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3585      1.65%     10.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3144      1.45%     11.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3940      1.81%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3271      1.51%     14.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184854     85.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       217144                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     626.832230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    898.647178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2043     64.43%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           13      0.41%     64.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.06%     64.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.03%     64.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.06%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.13%     65.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.09%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          296      9.33%     74.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.13%     74.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.06%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.09%     74.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.06%     74.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.13%     75.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.13%     75.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.19%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          766     24.16%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.06%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3171                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     374.019237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     79.009161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    475.321626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1869     58.94%     58.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            70      2.21%     61.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            30      0.95%     62.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           20      0.63%     62.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           10      0.32%     63.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           21      0.66%     63.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           13      0.41%     64.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.25%     64.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      0.28%     64.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      0.19%     64.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.09%     64.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.06%     65.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.06%     65.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     65.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.06%     65.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     65.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.06%     65.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.09%     65.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.06%     65.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     65.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            3      0.09%     65.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     65.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            3      0.09%     65.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     65.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            4      0.13%     65.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     65.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           77      2.43%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1003     31.63%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3171                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              127289728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75904960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127297236                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75905408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2545.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1517.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2545.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1517.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50013214875                       # Total gap between requests
system.mem_ctrls.avgGap                      15751.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1379032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    125446364                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       327168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       228224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2424832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     72612928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       114688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27573317.560855247080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2508261179.890415668488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703282.109644757584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6541622.790297752246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4563268.167097375728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 48483764.530281931162                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1451872996.977240324020                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10482976.114655552432                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2293151.025080902036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        21564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1960163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3558                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        37888                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1134592                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1811324950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 115900042755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    163884745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    244852005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21388934120                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30640384830                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 936696315360                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  11672967260                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2315365925                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     83997.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59127.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     77304.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47059.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6011504.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    808709.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    825579.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1424922.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1292056.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         107149212.449992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         74787837.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3617370075                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1648286582.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478817110.799897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1009869891.037458                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     239931500.400011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7176212209.537688                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        143.486140                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12127011075                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705582285                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35183058890                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8660                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4330                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9387913.221709                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2751802.089603                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4330    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        18250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16656875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4330                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    223217832000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40649664250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1829773                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1829773                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1829773                       # number of overall hits
system.cpu.icache.overall_hits::total         1829773                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12851                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12851                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12851                       # number of overall misses
system.cpu.icache.overall_misses::total         12851                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    555483125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    555483125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    555483125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    555483125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1842624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1842624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1842624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1842624                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006974                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006974                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006974                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006974                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43224.894950                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43224.894950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43224.894950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43224.894950                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12851                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12851                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12851                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12851                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    535681875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    535681875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    535681875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    535681875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006974                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006974                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006974                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006974                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41684.061552                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41684.061552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41684.061552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41684.061552                       # average overall mshr miss latency
system.cpu.icache.replacements                  12675                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1829773                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1829773                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12851                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12851                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    555483125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    555483125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1842624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1842624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006974                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006974                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43224.894950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43224.894950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12851                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12851                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    535681875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    535681875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41684.061552                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41684.061552                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.238065                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            76556705                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13154                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5820.032310                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.238065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.928199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.928199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3698099                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3698099                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1451330                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1451330                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1451330                       # number of overall hits
system.cpu.dcache.overall_hits::total         1451330                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6996                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6996                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6996                       # number of overall misses
system.cpu.dcache.overall_misses::total          6996                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    536399875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    536399875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    536399875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    536399875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1458326                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1458326                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1458326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1458326                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76672.366352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76672.366352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76672.366352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76672.366352                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3558                       # number of writebacks
system.cpu.dcache.writebacks::total              3558                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1338                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1338                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1338                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1338                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43482                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43482                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    435184750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    435184750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    435184750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    435184750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96320625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96320625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003880                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003880                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76914.943443                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76914.943443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76914.943443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76914.943443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.183869                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.183869                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5659                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       906683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          906683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    328775125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    328775125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       910842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       910842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79051.484732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79051.484732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4437                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4437                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    321332875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    321332875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96320625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96320625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004545                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004545                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77616.636473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77616.636473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.502366                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.502366                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       544647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         544647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    207624750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    207624750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       547484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       547484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73184.614029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73184.614029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1518                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1518                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39045                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39045                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113851875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113851875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002773                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002773                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75001.235178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75001.235178                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1475156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6171                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            239.046508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5838963                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5838963                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263867496250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
