//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\gwsynthesis\tn_vdp_v3_v9958.vg
<Physical Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.cst
<Timing Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.sdc
<Version>: V1.9.8.11 Education
<Part Number>: GW2AR-LV18QN88C8/I7
<Device>: GW2AR-18
<Device Version>: C
<Created Time>: Mon Jul 10 21:21:13 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 0.95V 85C C8/I7
<Hold Delay Model>:Fast 1.05V 0C C8/I7
<Numbers of Paths Analyzed>:11826
<Numbers of Endpoints Analyzed>:6926
<Numbers of Falling Endpoints>:3
<Numbers of Setup Violated Endpoints>:43
<Numbers of Hold Violated Endpoints>:31

2.2 Clock Summary
                      Clock Name                         Type       Period     Frequency    Rise      Fall        Source     Master                 Objects                
 ==================================================== =========== =========== ============ ======= =========== ============ ======== ===================================== 
  clk                                                  Base        37.037      27.000MHz    0.000   18.518                            clk                                  
  clk_50                                               Base        20.000      50.000MHz    0.000   10.000                            clk_50                               
  clk_125                                              Base        8.000       125.000MHz   0.000   4.000                             clk_125                              
  clk_135                                              Generated   7.407       135.000MHz   0.000   3.704       clk          clk      clk_135                              
  clk_audio                                            Generated   22666.643   0.044MHz     0.000   11333.321   clk          clk      clk_audio                            
  clk_sdramp                                           Generated   12.346      81.000MHz    6.173   0.000       clk          clk      clk_sdramp                           
  clk_sdram                                            Generated   12.346      81.000MHz    0.000   6.173       clk          clk      clk_sdram                            
  clk_cpu                                              Generated   280.000     3.571MHz     0.000   140.000     clk_50       clk_50   clk_cpu                              
  clk_grom                                             Generated   2240.000    0.446MHz     0.000   1120.000    clk_50       clk_50   clk_grom                             
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       Generated   7.407       135.000MHz   0.000   3.704       clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTP       
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       Generated   14.815      67.500MHz    0.000   7.407       clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTD       
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      Generated   22.222      45.000MHz    0.000   11.111      clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTD3      
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    Generated   24.691      40.500MHz    0.000   12.346      clk_ibuf/I   clk      clk_sdramp_inst/rpll_inst/CLKOUTD    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   Generated   37.037      27.000MHz    0.000   18.519      clk_ibuf/I   clk      clk_sdramp_inst/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.   Clock Name    Constraint    Actual Fmax    Level   Entity  
 ===== ============ ============== ============== ======= ======== 
  1     clk          27.000(MHz)    71.476(MHz)    11      TOP     
  2     clk_50       50.000(MHz)    438.505(MHz)   3       TOP     
  3     clk_125      125.000(MHz)   240.895(MHz)   5       TOP     
  4     clk_audio    0.044(MHz)     455.516(MHz)   3       TOP     
  5     clk_sdramp   81.000(MHz)    286.003(MHz)   3       TOP     
  6     clk_sdram    81.000(MHz)    196.333(MHz)   5       TOP     
No timing paths to get frequency of clk_135!
No timing paths to get frequency of clk_cpu!
No timing paths to get frequency of clk_grom!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                      Clock Name                       Analysis Type   EndPoints TNS   Number of EndPoints  
 ==================================================== =============== =============== ===================== 
  clk                                                  setup           0.000           0                    
  clk                                                  hold            0.000           0                    
  clk_50                                               setup           0.000           0                    
  clk_50                                               hold            0.000           0                    
  clk_125                                              setup           0.000           0                    
  clk_125                                              hold            0.000           0                    
  clk_135                                              setup           0.000           0                    
  clk_135                                              hold            0.000           0                    
  clk_audio                                            setup           0.000           0                    
  clk_audio                                            hold            0.000           0                    
  clk_sdramp                                           setup           0.000           0                    
  clk_sdramp                                           hold            0.000           0                    
  clk_sdram                                            setup           0.000           0                    
  clk_sdram                                            hold            0.000           0                    
  clk_cpu                                              setup           0.000           0                    
  clk_cpu                                              hold            0.000           0                    
  clk_grom                                             setup           0.000           0                    
  clk_grom                                             hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                   To Node                  From Clock    To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ============ ======================================= ============ ============= ========== ============ ============ 
  1             -7.041       rst_n_s0/Q   SPI_MCP3202/r_DATA_6_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        6.145       
  2             -6.890       rst_n_s0/Q   SPI_MCP3202/r_DATA_5_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        5.994       
  3             -6.881       rst_n_s0/Q   SPI_MCP3202/r_DATA_7_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        5.985       
  4             -6.741       rst_n_s0/Q   SPI_MCP3202/r_MOSI_s1/D                 clk:[R]      clk_125:[R]   0.001      0.827        5.845       
  5             -6.692       rst_n_s0/Q   SPI_MCP3202/r_DV_s1/CE                  clk:[R]      clk_125:[R]   0.001      0.827        5.796       
  6             -6.584       rst_n_s0/Q   SPI_MCP3202/r_DATA_4_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        5.688       
  7             -6.570       rst_n_s0/Q   SPI_MCP3202/r_SCK_enable_s4/D           clk:[R]      clk_125:[R]   0.001      0.827        5.674       
  8             -6.412       rst_n_s0/Q   SPI_MCP3202/r_DATA_11_s0/CE             clk:[R]      clk_125:[R]   0.001      0.827        5.516       
  9             -6.397       rst_n_s0/Q   SPI_MCP3202/r_DATA_8_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        5.502       
  10            -6.382       rst_n_s0/Q   SPI_MCP3202/r_DATA_9_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        5.486       
  11            -6.228       rst_n_s0/Q   SPI_MCP3202/r_DATA_10_s0/CE             clk:[R]      clk_125:[R]   0.001      0.827        5.332       
  12            -6.147       rst_n_s0/Q   SPI_MCP3202/r_STATE_0_s2/CE             clk:[R]      clk_125:[R]   0.001      0.827        5.251       
  13            -6.147       rst_n_s0/Q   SPI_MCP3202/r_STATE_1_s1/CE             clk:[R]      clk_125:[R]   0.001      0.827        5.251       
  14            -5.774       rst_n_s0/Q   SPI_MCP3202/r_CS_s10/D                  clk:[R]      clk_125:[R]   0.001      0.827        4.878       
  15            -5.682       rst_n_s0/Q   SPI_MCP3202/r_DATA_2_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        4.786       
  16            -5.612       rst_n_s0/Q   SPI_MCP3202/r_STATE_0_s2/D              clk:[R]      clk_125:[R]   0.001      0.827        4.716       
  17            -5.603       rst_n_s0/Q   SPI_MCP3202/r_DATA_3_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        4.707       
  18            -5.601       rst_n_s0/Q   SPI_MCP3202/r_STATE_1_s1/D              clk:[R]      clk_125:[R]   0.001      0.827        4.705       
  19            -5.247       rst_n_s0/Q   SPI_MCP3202/sample_counter_0_s1/D       clk:[R]      clk_125:[R]   0.001      0.827        4.351       
  20            -5.219       rst_n_s0/Q   SPI_MCP3202/sample_counter_1_s0/RESET   clk:[R]      clk_125:[R]   0.001      0.827        4.323       
  21            -5.219       rst_n_s0/Q   SPI_MCP3202/sample_counter_3_s0/RESET   clk:[R]      clk_125:[R]   0.001      0.827        4.323       
  22            -5.219       rst_n_s0/Q   SPI_MCP3202/sample_counter_5_s0/RESET   clk:[R]      clk_125:[R]   0.001      0.827        4.323       
  23            -5.219       rst_n_s0/Q   SPI_MCP3202/sample_counter_6_s0/RESET   clk:[R]      clk_125:[R]   0.001      0.827        4.323       
  24            -5.216       rst_n_s0/Q   SPI_MCP3202/sample_counter_7_s0/RESET   clk:[R]      clk_125:[R]   0.001      0.827        4.320       
  25            -5.193       rst_n_s0/Q   SPI_MCP3202/sample_counter_2_s0/RESET   clk:[R]      clk_125:[R]   0.001      0.827        4.297       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack           From Node                                       To Node                               From Clock      To Clock    Relation   Clock Skew   Data Delay  
 ============= ============ ============================ =============================================================== =============== ============ ========== ============ ============ 
  1             -0.838       csrn_sdram_r_s0/Q            cs_latch_1_s0/D                                                 clk_sdram:[R]   clk:[R]      -0.000     -1.355       0.563       
  2             -0.736       cswn_sdram_r_s0/Q            CpuWrt_s0/D                                                     clk_sdram:[R]   clk:[R]      -0.000     -1.355       0.665       
  3             -0.726       csrn_sdram_r_s0/Q            CpuReq_s0/D                                                     clk_sdram:[R]   clk:[R]      -0.000     -1.355       0.675       
  4             -0.683       vram/data_5_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[5]   clk_sdram:[R]   clk:[R]      -0.000     -1.355       0.956       
  5             -0.671       n479_s0/I0                   clk_grom_s0/D                                                   clk_grom:[R]    clk_50:[R]   0.000      -0.860       0.234       
  6             -0.671       n452_s1/I0                   clk_cpu_s0/D                                                    clk_cpu:[R]     clk_50:[R]   0.000      -0.860       0.234       
  7             -0.658       vram/data_7_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[7]   clk_sdram:[R]   clk:[R]      -0.000     -1.355       0.981       
  8             -0.563       cswn_sdram_r_s0/Q            cs_latch_0_s0/D                                                 clk_sdram:[R]   clk:[R]      -0.000     -1.355       0.838       
  9             -0.552       vram/data_6_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[6]   clk_sdram:[R]   clk:[R]      -0.000     -1.355       1.087       
  10            -0.544       vram/data_0_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[0]   clk_sdram:[R]   clk:[R]      -0.000     -1.355       1.095       
  11            -0.521       vram/data_3_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[3]   clk_sdram:[R]   clk:[R]      -0.000     -1.355       1.118       
  12            -0.145       SPI_MCP3202/r_DV_s1/Q        sample_7_s0/CE                                                  clk_125:[R]     clk:[R]      -0.001     -0.554       0.454       
  13            -0.145       SPI_MCP3202/r_DV_s1/Q        sample_10_s0/CE                                                 clk_125:[R]     clk:[R]      -0.001     -0.554       0.454       
  14            -0.140       SPI_MCP3202/r_DV_s1/Q        sample_4_s0/CE                                                  clk_125:[R]     clk:[R]      -0.001     -0.554       0.459       
  15            -0.140       SPI_MCP3202/r_DV_s1/Q        sample_5_s0/CE                                                  clk_125:[R]     clk:[R]      -0.001     -0.554       0.459       
  16            -0.140       SPI_MCP3202/r_DV_s1/Q        sample_6_s0/CE                                                  clk_125:[R]     clk:[R]      -0.001     -0.554       0.459       
  17            -0.140       SPI_MCP3202/r_DV_s1/Q        sample_8_s0/CE                                                  clk_125:[R]     clk:[R]      -0.001     -0.554       0.459       
  18            -0.140       SPI_MCP3202/r_DV_s1/Q        sample_9_s0/CE                                                  clk_125:[R]     clk:[R]      -0.001     -0.554       0.459       
  19            -0.140       SPI_MCP3202/r_DV_s1/Q        sample_11_s0/CE                                                 clk_125:[R]     clk:[R]      -0.001     -0.554       0.459       
  20            -0.140       SPI_MCP3202/r_DV_s1/Q        sample_12_s0/CE                                                 clk_125:[R]     clk:[R]      -0.001     -0.554       0.459       
  21            -0.134       SPI_MCP3202/r_DV_s1/Q        sample_13_s0/CE                                                 clk_125:[R]     clk:[R]      -0.001     -0.554       0.465       
  22            -0.115       vram/data_4_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[4]   clk_sdram:[R]   clk:[R]      -0.000     -1.355       1.524       
  23            -0.092       vram/data_14_s0/Q            u_v9958/U_VDP_TEXT12/PREPATTERN_6_s0/D                          clk_sdram:[R]   clk:[R]      -0.000     -1.355       1.309       
  24            -0.064       vram/data_1_s0/Q             u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[1]   clk_sdram:[R]   clk:[R]      -0.000     -1.355       1.576       
  25            -0.049       SPI_MCP3202/r_DATA_10_s0/Q   sample_12_s0/D                                                  clk_125:[R]     clk:[R]      -0.001     -0.554       0.550       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                  To Node                  From Clock      To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ ============ ====================================== ============ ================ ========== ============ ============ 
  1             -2.053       rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk_135:[F]      3.704      1.775        3.795       
  2             -2.053       rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk_135:[F]      3.704      1.775        3.795       
  3             -2.053       rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk_135:[F]      3.704      1.775        3.795       
  4             0.647        rst_n_s0/Q   SdSeq_1_s5/CLEAR                       clk:[R]      clk_sdramp:[R]   6.173      1.652        3.803       
  5             0.647        rst_n_s0/Q   SdSeq_0_s1/CLEAR                       clk:[R]      clk_sdramp:[R]   6.173      1.652        3.803       
  6             0.647        rst_n_s0/Q   VrmRde_r_s0/CLEAR                      clk:[R]      clk_sdramp:[R]   6.173      1.652        3.803       
  7             0.647        rst_n_s0/Q   VrmWre_r_s0/CLEAR                      clk:[R]      clk_sdramp:[R]   6.173      1.652        3.803       
  8             0.647        rst_n_s0/Q   refresh_r_s0/CLEAR                     clk:[R]      clk_sdramp:[R]   6.173      1.652        3.803       
  9             1.643        rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk_135:[R]      7.407      1.781        3.795       
  10            1.643        rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk_135:[R]      7.407      1.781        3.795       
  11            1.643        rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk_135:[R]      7.407      1.781        3.795       
  12            6.828        rst_n_s0/Q   csr_sync_r_1_s0/PRESET                 clk:[R]      clk_sdram:[R]    12.346     1.652        3.795       
  13            6.828        rst_n_s0/Q   cswn_sdram_r_s0/PRESET                 clk:[R]      clk_sdram:[R]    12.346     1.652        3.795       
  14            6.828        rst_n_s0/Q   csw_sync_r_0_s0/PRESET                 clk:[R]      clk_sdram:[R]    12.346     1.652        3.795       
  15            6.828        rst_n_s0/Q   csw_sync_r_1_s0/PRESET                 clk:[R]      clk_sdram:[R]    12.346     1.652        3.795       
  16            6.828        rst_n_s0/Q   csrn_sdram_r_s0/PRESET                 clk:[R]      clk_sdram:[R]    12.346     1.652        3.795       
  17            6.836        rst_n_s0/Q   csr_sync_r_0_s0/PRESET                 clk:[R]      clk_sdram:[R]    12.346     1.652        3.787       
  18            33.089       rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk:[R]          37.037     0.000        3.795       
  19            33.089       rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk:[R]          37.037     0.000        3.795       
  20            33.089       rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk:[R]          37.037     0.000        3.795       
  21            33.199       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR   clk:[R]      clk:[R]          37.037     0.000        3.803       
  22            33.199       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR   clk:[R]      clk:[R]          37.037     0.000        3.803       
  23            33.199       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR   clk:[R]      clk:[R]          37.037     0.000        3.803       
  24            33.199       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR   clk:[R]      clk:[R]          37.037     0.000        3.803       
  25            33.199       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CLR_4_s1/CLEAR   clk:[R]      clk:[R]          37.037     0.000        3.803       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                        To Node                       From Clock    To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ============ ================================================= ============ ============= ========== ============ ============ 
  1             2.237        rst_n_s0/Q   serializer/gwSer2/RESET                           clk:[R]      clk:[R]       0.000      0.000        2.390       
  2             2.237        rst_n_s0/Q   serializer/gwSer1/RESET                           clk:[R]      clk:[R]       0.000      0.000        2.390       
  3             2.237        rst_n_s0/Q   serializer/gwSer0/RESET                           clk:[R]      clk:[R]       0.000      0.000        2.390       
  4             2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/TR_s1/PRESET                clk:[R]      clk:[R]       0.000      0.000        2.385       
  5             2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR              clk:[R]      clk:[R]       0.000      0.000        2.385       
  6             2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR              clk:[R]      clk:[R]       0.000      0.000        2.385       
  7             2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR              clk:[R]      clk:[R]       0.000      0.000        2.385       
  8             2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR              clk:[R]      clk:[R]       0.000      0.000        2.385       
  9             2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR              clk:[R]      clk:[R]       0.000      0.000        2.385       
  10            2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR              clk:[R]      clk:[R]       0.000      0.000        2.385       
  11            2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/NY_2_s1/CLEAR               clk:[R]      clk:[R]       0.000      0.000        2.385       
  12            2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/DY_9_s1/CLEAR               clk:[R]      clk:[R]       0.000      0.000        2.385       
  13            2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/SY_3_s1/CLEAR               clk:[R]      clk:[R]       0.000      0.000        2.385       
  14            2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/SY_4_s1/CLEAR               clk:[R]      clk:[R]       0.000      0.000        2.385       
  15            2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/STATE_3_s1/CLEAR            clk:[R]      clk:[R]       0.000      0.000        2.385       
  16            2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSX_1_s0/CLEAR   clk:[R]      clk:[R]       0.000      0.000        2.385       
  17            2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSX_3_s0/CLEAR   clk:[R]      clk:[R]       0.000      0.000        2.385       
  18            2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSY_6_s0/CLEAR   clk:[R]      clk:[R]       0.000      0.000        2.385       
  19            2.374        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSY_7_s0/CLEAR   clk:[R]      clk:[R]       0.000      0.000        2.385       
  20            3.657        rst_n_s0/Q   serializer/gwSer2/RESET                           clk:[R]      clk_135:[R]   0.000      1.455        2.390       
  21            3.657        rst_n_s0/Q   serializer/gwSer1/RESET                           clk:[R]      clk_135:[R]   0.000      1.455        2.390       
  22            3.657        rst_n_s0/Q   serializer/gwSer0/RESET                           clk:[R]      clk_135:[R]   0.000      1.455        2.390       
  23            7.358        rst_n_s0/Q   serializer/gwSer2/RESET                           clk:[R]      clk_135:[F]   -3.704     1.450        2.390       
  24            7.358        rst_n_s0/Q   serializer/gwSer1/RESET                           clk:[R]      clk_135:[F]   -3.704     1.450        2.390       
  25            7.358        rst_n_s0/Q   serializer/gwSer0/RESET                           clk:[R]      clk_135:[F]   -3.704     1.450        2.390       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type          Clock                Objects               
 ======== ======= ============== ================ ================= ========= ================================== 
  1        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_10_s0  
  2        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_9_s0   
  3        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_8_s0   
  4        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_7_s0   
  5        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_6_s0   
  6        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_5_s0   
  7        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_4_s0   
  8        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_DATA_8_s0           
  9        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_0_s1   
  10       2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_DV_s1               

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -7.041
Data Arrival Time : 1008.039
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                  
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0             
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F              
  1005.520   1.599     tNET   FF   1        R30C46[3][B]   SPI_MCP3202/n292_s11/I3     
  1005.891   0.371     tINS   FF   5        R30C46[3][B]   SPI_MCP3202/n292_s11/F      
  1006.301   0.410     tNET   FF   1        R30C48[3][B]   SPI_MCP3202/n294_s7/I3      
  1006.871   0.570     tINS   FR   2        R30C48[3][B]   SPI_MCP3202/n294_s7/F       
  1006.874   0.003     tNET   RR   1        R30C48[0][B]   SPI_MCP3202/n295_s5/I3      
  1007.423   0.549     tINS   RR   1        R30C48[0][B]   SPI_MCP3202/n295_s5/F       
  1008.039   0.616     tNET   RR   1        R30C48[0][A]   SPI_MCP3202/r_DATA_6_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R30C48[0][A]   SPI_MCP3202/r_DATA_6_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_6_s0      
  1000.999   -0.035     tSu         1        R30C48[0][A]   SPI_MCP3202/r_DATA_6_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.943 31.621%, 
                    route: 3.970 64.604%, 
                    tC2Q: 0.232 3.776%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path2						
Path Summary:
Slack             : -6.890
Data Arrival Time : 1007.889
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                  
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0             
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F              
  1005.520   1.599     tNET   FF   1        R30C46[3][B]   SPI_MCP3202/n292_s11/I3     
  1005.891   0.371     tINS   FF   5        R30C46[3][B]   SPI_MCP3202/n292_s11/F      
  1006.323   0.432     tNET   FF   1        R31C47[3][A]   SPI_MCP3202/n296_s7/I1      
  1006.694   0.371     tINS   FF   2        R31C47[3][A]   SPI_MCP3202/n296_s7/F       
  1006.703   0.009     tNET   FF   1        R31C47[2][B]   SPI_MCP3202/n296_s5/I3      
  1007.165   0.462     tINS   FR   1        R31C47[2][B]   SPI_MCP3202/n296_s5/F       
  1007.889   0.724     tNET   RR   1        R31C47[0][A]   SPI_MCP3202/r_DATA_5_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R31C47[0][A]   SPI_MCP3202/r_DATA_5_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_5_s0      
  1000.999   -0.035     tSu         1        R31C47[0][A]   SPI_MCP3202/r_DATA_5_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.657 27.645%, 
                    route: 4.105 68.484%, 
                    tC2Q: 0.232 3.871%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path3						
Path Summary:
Slack             : -6.881
Data Arrival Time : 1007.880
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_7_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                  
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0             
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F              
  1005.520   1.599     tNET   FF   1        R30C46[3][B]   SPI_MCP3202/n292_s11/I3     
  1005.891   0.371     tINS   FF   5        R30C46[3][B]   SPI_MCP3202/n292_s11/F      
  1006.301   0.410     tNET   FF   1        R30C48[3][B]   SPI_MCP3202/n294_s7/I3      
  1006.856   0.555     tINS   FF   2        R30C48[3][B]   SPI_MCP3202/n294_s7/F       
  1007.274   0.418     tNET   FF   1        R32C47[1][B]   SPI_MCP3202/n294_s5/I1      
  1007.736   0.462     tINS   FR   1        R32C47[1][B]   SPI_MCP3202/n294_s5/F       
  1007.880   0.144     tNET   RR   1        R32C47[1][A]   SPI_MCP3202/r_DATA_7_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R32C47[1][A]   SPI_MCP3202/r_DATA_7_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_7_s0      
  1000.999   -0.035     tSu         1        R32C47[1][A]   SPI_MCP3202/r_DATA_7_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.841 30.758%, 
                    route: 3.912 65.365%, 
                    tC2Q: 0.232 3.876%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path4						
Path Summary:
Slack             : -6.741
Data Arrival Time : 1007.740
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_MOSI_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========= ====== ==== ======== ============== ========================= 
  999.999    999.999                                       active clock edge time   
  999.999    0.000                                         clk                      
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I               
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0          
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F           
  1005.520   1.599     tNET   FF   1        R30C45[2][A]   SPI_MCP3202/n290_s9/I1   
  1005.891   0.371     tINS   FF   3        R30C45[2][A]   SPI_MCP3202/n290_s9/F    
  1006.070   0.179     tNET   FF   1        R30C46[0][A]   SPI_MCP3202/n302_s7/I3   
  1006.640   0.570     tINS   FR   2        R30C46[0][A]   SPI_MCP3202/n302_s7/F    
  1006.814   0.174     tNET   RR   1        R30C45[3][A]   SPI_MCP3202/n257_s7/I1   
  1007.276   0.462     tINS   RR   1        R30C45[3][A]   SPI_MCP3202/n257_s7/F    
  1007.278   0.001     tNET   RR   1        R30C45[1][A]   SPI_MCP3202/n257_s5/I2   
  1007.740   0.462     tINS   RR   1        R30C45[1][A]   SPI_MCP3202/n257_s5/F    
  1007.740   0.000     tNET   RR   1        R30C45[1][A]   SPI_MCP3202/r_MOSI_s1/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                  NODE             
 ========== ========== ====== ==== ======== ============== =========================== 
  1000.000   1000.000                                       active clock edge time     
  1000.000   0.000                                          clk_125                    
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I             
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O             
  1001.069   0.386      tNET   RR   1        R30C45[1][A]   SPI_MCP3202/r_MOSI_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_MOSI_s1      
  1000.999   -0.035     tSu         1        R30C45[1][A]   SPI_MCP3202/r_MOSI_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.318 39.659%, 
                    route: 3.295 56.372%, 
                    tC2Q: 0.232 3.969%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path5						
Path Summary:
Slack             : -6.692
Data Arrival Time : 1007.691
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DV_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0         
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F          
  1005.520   1.599     tNET   FF   1        R30C45[2][A]   SPI_MCP3202/n290_s9/I1  
  1005.891   0.371     tINS   FF   3        R30C45[2][A]   SPI_MCP3202/n290_s9/F   
  1006.070   0.179     tNET   FF   1        R30C46[0][A]   SPI_MCP3202/n302_s7/I3  
  1006.640   0.570     tINS   FR   2        R30C46[0][A]   SPI_MCP3202/n302_s7/F   
  1006.814   0.174     tNET   RR   1        R30C47[1][B]   SPI_MCP3202/n302_s5/I1  
  1007.363   0.549     tINS   RR   1        R30C47[1][B]   SPI_MCP3202/n302_s5/F   
  1007.691   0.328     tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1001.069   0.386      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DV_s1      
  1000.999   -0.035     tSu         1        R31C47[1][A]   SPI_MCP3202/r_DV_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.943 33.521%, 
                    route: 3.621 62.477%, 
                    tC2Q: 0.232 4.002%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path6						
Path Summary:
Slack             : -6.584
Data Arrival Time : 1007.583
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                  
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0             
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F              
  1005.520   1.599     tNET   FF   1        R30C46[3][B]   SPI_MCP3202/n292_s11/I3     
  1005.891   0.371     tINS   FF   5        R30C46[3][B]   SPI_MCP3202/n292_s11/F      
  1006.323   0.432     tNET   FF   1        R31C47[3][A]   SPI_MCP3202/n296_s7/I1      
  1006.694   0.371     tINS   FF   2        R31C47[3][A]   SPI_MCP3202/n296_s7/F       
  1007.112   0.418     tNET   FF   1        R30C48[1][B]   SPI_MCP3202/n297_s5/I3      
  1007.439   0.327     tINS   FR   1        R30C48[1][B]   SPI_MCP3202/n297_s5/F       
  1007.583   0.144     tNET   RR   1        R30C48[1][A]   SPI_MCP3202/r_DATA_4_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R30C48[1][A]   SPI_MCP3202/r_DATA_4_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_4_s0      
  1000.999   -0.035     tSu         1        R30C48[1][A]   SPI_MCP3202/r_DATA_4_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.522 26.757%, 
                    route: 3.934 69.165%, 
                    tC2Q: 0.232 4.079%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path7						
Path Summary:
Slack             : -6.570
Data Arrival Time : 1007.568
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_SCK_enable_s4
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========= ====== ==== ======== ============== =============================== 
  999.999    999.999                                       active clock edge time         
  999.999    0.000                                         clk                            
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                     
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                   
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                     
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0                
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F                 
  1005.520   1.599     tNET   FF   1        R29C48[2][B]   SPI_MCP3202/n256_s7/I3         
  1005.891   0.371     tINS   FF   1        R29C48[2][B]   SPI_MCP3202/n256_s7/F          
  1006.138   0.247     tNET   FF   1        R31C48[3][B]   SPI_MCP3202/n256_s14/I0        
  1006.693   0.555     tINS   FF   1        R31C48[3][B]   SPI_MCP3202/n256_s14/F         
  1007.107   0.413     tNET   FF   1        R32C48[1][A]   SPI_MCP3202/n256_s15/I0        
  1007.568   0.462     tINS   FR   1        R32C48[1][A]   SPI_MCP3202/n256_s15/F         
  1007.568   0.000     tNET   RR   1        R32C48[1][A]   SPI_MCP3202/r_SCK_enable_s4/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========== ====== ==== ======== ============== ================================= 
  1000.000   1000.000                                       active clock edge time           
  1000.000   0.000                                          clk_125                          
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                   
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                   
  1001.069   0.386      tNET   RR   1        R32C48[1][A]   SPI_MCP3202/r_SCK_enable_s4/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_SCK_enable_s4      
  1000.999   -0.035     tSu         1        R32C48[1][A]   SPI_MCP3202/r_SCK_enable_s4      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.841 32.448%, 
                    route: 3.601 63.463%, 
                    tC2Q: 0.232 4.089%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path8						
Path Summary:
Slack             : -6.412
Data Arrival Time : 1007.411
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_11_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                   
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0              
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F               
  1005.520   1.599     tNET   FF   1        R30C45[2][A]   SPI_MCP3202/n290_s9/I1       
  1005.891   0.371     tINS   FF   3        R30C45[2][A]   SPI_MCP3202/n290_s9/F        
  1006.070   0.179     tNET   FF   1        R30C46[2][B]   SPI_MCP3202/n290_s6/I3       
  1006.441   0.371     tINS   FF   2        R30C46[2][B]   SPI_MCP3202/n290_s6/F        
  1006.621   0.179     tNET   FF   1        R31C46[3][A]   SPI_MCP3202/n290_s5/I0       
  1007.083   0.462     tINS   FR   1        R31C46[3][A]   SPI_MCP3202/n290_s5/F        
  1007.411   0.328     tNET   RR   1        R33C46[2][A]   SPI_MCP3202/r_DATA_11_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R33C46[2][A]   SPI_MCP3202/r_DATA_11_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_11_s0      
  1000.999   -0.035     tSu         1        R33C46[2][A]   SPI_MCP3202/r_DATA_11_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.657 30.040%, 
                    route: 3.627 65.754%, 
                    tC2Q: 0.232 4.206%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path9						
Path Summary:
Slack             : -6.397
Data Arrival Time : 1007.396
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_8_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                  
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0             
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F              
  1005.520   1.599     tNET   FF   1        R30C46[3][B]   SPI_MCP3202/n292_s11/I3     
  1005.891   0.371     tINS   FF   5        R30C46[3][B]   SPI_MCP3202/n292_s11/F      
  1006.323   0.432     tNET   FF   1        R31C47[3][B]   SPI_MCP3202/n292_s7/I3      
  1006.694   0.371     tINS   FF   2        R31C47[3][B]   SPI_MCP3202/n292_s7/F       
  1006.703   0.009     tNET   FF   1        R31C47[1][B]   SPI_MCP3202/n293_s5/I2      
  1007.252   0.549     tINS   FR   1        R31C47[1][B]   SPI_MCP3202/n293_s5/F       
  1007.396   0.144     tNET   RR   1        R31C47[2][A]   SPI_MCP3202/r_DATA_8_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R31C47[2][A]   SPI_MCP3202/r_DATA_8_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_8_s0      
  1000.999   -0.035     tSu         1        R31C47[2][A]   SPI_MCP3202/r_DATA_8_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.744 31.700%, 
                    route: 3.526 64.083%, 
                    tC2Q: 0.232 4.217%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path10						
Path Summary:
Slack             : -6.382
Data Arrival Time : 1007.381
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_9_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                  
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0             
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F              
  1005.520   1.599     tNET   FF   1        R30C46[3][B]   SPI_MCP3202/n292_s11/I3     
  1005.891   0.371     tINS   FF   5        R30C46[3][B]   SPI_MCP3202/n292_s11/F      
  1006.323   0.432     tNET   FF   1        R31C47[3][B]   SPI_MCP3202/n292_s7/I3      
  1006.694   0.371     tINS   FF   2        R31C47[3][B]   SPI_MCP3202/n292_s7/F       
  1006.869   0.175     tNET   FF   1        R32C47[0][B]   SPI_MCP3202/n292_s5/I1      
  1007.196   0.327     tINS   FR   1        R32C47[0][B]   SPI_MCP3202/n292_s5/F       
  1007.381   0.185     tNET   RR   1        R33C47[1][A]   SPI_MCP3202/r_DATA_9_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R33C47[1][A]   SPI_MCP3202/r_DATA_9_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_9_s0      
  1000.999   -0.035     tSu         1        R33C47[1][A]   SPI_MCP3202/r_DATA_9_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.522 27.742%, 
                    route: 3.732 68.030%, 
                    tC2Q: 0.232 4.229%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path11						
Path Summary:
Slack             : -6.228
Data Arrival Time : 1007.227
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_10_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                   
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0              
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F               
  1005.520   1.599     tNET   FF   1        R30C45[2][A]   SPI_MCP3202/n290_s9/I1       
  1005.891   0.371     tINS   FF   3        R30C45[2][A]   SPI_MCP3202/n290_s9/F        
  1006.070   0.179     tNET   FF   1        R30C46[2][B]   SPI_MCP3202/n290_s6/I3       
  1006.441   0.371     tINS   FF   2        R30C46[2][B]   SPI_MCP3202/n290_s6/F        
  1006.621   0.179     tNET   FF   1        R31C46[3][B]   SPI_MCP3202/n291_s5/I0       
  1007.083   0.462     tINS   FR   1        R31C46[3][B]   SPI_MCP3202/n291_s5/F        
  1007.227   0.144     tNET   RR   1        R31C46[2][A]   SPI_MCP3202/r_DATA_10_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R31C46[2][A]   SPI_MCP3202/r_DATA_10_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_10_s0      
  1000.999   -0.035     tSu         1        R31C46[2][A]   SPI_MCP3202/r_DATA_10_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.657 31.074%, 
                    route: 3.443 64.575%, 
                    tC2Q: 0.232 4.351%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path12						
Path Summary:
Slack             : -6.147
Data Arrival Time : 1007.146
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_0_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                   
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0              
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F               
  1005.520   1.599     tNET   FF   1        R30C45[2][A]   SPI_MCP3202/n290_s9/I1       
  1005.891   0.371     tINS   FF   3        R30C45[2][A]   SPI_MCP3202/n290_s9/F        
  1006.070   0.179     tNET   FF   1        R29C45[3][A]   SPI_MCP3202/r_STATE_1_s7/I3  
  1006.532   0.462     tINS   FR   1        R29C45[3][A]   SPI_MCP3202/r_STATE_1_s7/F   
  1006.534   0.001     tNET   RR   1        R29C45[2][B]   SPI_MCP3202/r_STATE_1_s3/I3  
  1006.996   0.462     tINS   RR   2        R29C45[2][B]   SPI_MCP3202/r_STATE_1_s3/F   
  1007.146   0.150     tNET   RR   1        R29C45[2][A]   SPI_MCP3202/r_STATE_0_s2/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C45[2][A]   SPI_MCP3202/r_STATE_0_s2/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_0_s2      
  1000.999   -0.035     tSu         1        R29C45[2][A]   SPI_MCP3202/r_STATE_0_s2      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.748 33.288%, 
                    route: 3.271 62.294%, 
                    tC2Q: 0.232 4.418%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path13						
Path Summary:
Slack             : -6.147
Data Arrival Time : 1007.146
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                   
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0              
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F               
  1005.520   1.599     tNET   FF   1        R30C45[2][A]   SPI_MCP3202/n290_s9/I1       
  1005.891   0.371     tINS   FF   3        R30C45[2][A]   SPI_MCP3202/n290_s9/F        
  1006.070   0.179     tNET   FF   1        R29C45[3][A]   SPI_MCP3202/r_STATE_1_s7/I3  
  1006.532   0.462     tINS   FR   1        R29C45[3][A]   SPI_MCP3202/r_STATE_1_s7/F   
  1006.534   0.001     tNET   RR   1        R29C45[2][B]   SPI_MCP3202/r_STATE_1_s3/I3  
  1006.996   0.462     tINS   RR   2        R29C45[2][B]   SPI_MCP3202/r_STATE_1_s3/F   
  1007.146   0.150     tNET   RR   1        R29C45[1][A]   SPI_MCP3202/r_STATE_1_s1/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C45[1][A]   SPI_MCP3202/r_STATE_1_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_1_s1      
  1000.999   -0.035     tSu         1        R29C45[1][A]   SPI_MCP3202/r_STATE_1_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.748 33.288%, 
                    route: 3.271 62.294%, 
                    tC2Q: 0.232 4.418%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path14						
Path Summary:
Slack             : -5.774
Data Arrival Time : 1006.773
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_CS_s10
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========= ====== ==== ======== ============== ========================= 
  999.999    999.999                                       active clock edge time   
  999.999    0.000                                         clk                      
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I               
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0          
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F           
  1005.526   1.605     tNET   FF   1        R29C45[0][B]   SPI_MCP3202/n257_s6/I1   
  1005.897   0.371     tINS   FF   4        R29C45[0][B]   SPI_MCP3202/n257_s6/F    
  1006.311   0.414     tNET   FF   1        R30C45[0][B]   SPI_MCP3202/r_CS_s14/I2  
  1006.773   0.462     tINS   FR   1        R30C45[0][B]   SPI_MCP3202/r_CS_s14/F   
  1006.773   0.000     tNET   RR   1        R30C45[0][B]   SPI_MCP3202/r_CS_s10/D   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                  NODE            
 ========== ========== ====== ==== ======== ============== ========================== 
  1000.000   1000.000                                       active clock edge time    
  1000.000   0.000                                          clk_125                   
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I            
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O            
  1001.069   0.386      tNET   RR   1        R30C45[0][B]   SPI_MCP3202/r_CS_s10/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_CS_s10      
  1000.999   -0.035     tSu         1        R30C45[0][B]   SPI_MCP3202/r_CS_s10      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.286 26.364%, 
                    route: 3.360 68.879%, 
                    tC2Q: 0.232 4.756%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path15						
Path Summary:
Slack             : -5.682
Data Arrival Time : 1006.681
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                  
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0             
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F              
  1005.520   1.599     tNET   FF   1        R30C46[3][B]   SPI_MCP3202/n292_s11/I3     
  1005.891   0.371     tINS   FF   5        R30C46[3][B]   SPI_MCP3202/n292_s11/F      
  1006.075   0.184     tNET   FF   1        R30C47[3][A]   SPI_MCP3202/n299_s6/I2      
  1006.537   0.462     tINS   FR   1        R30C47[3][A]   SPI_MCP3202/n299_s6/F       
  1006.681   0.144     tNET   RR   1        R30C47[0][A]   SPI_MCP3202/r_DATA_2_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R30C47[0][A]   SPI_MCP3202/r_DATA_2_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_2_s0      
  1000.999   -0.035     tSu         1        R30C47[0][A]   SPI_MCP3202/r_DATA_2_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.286 26.868%, 
                    route: 3.268 68.284%, 
                    tC2Q: 0.232 4.847%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path16						
Path Summary:
Slack             : -5.612
Data Arrival Time : 1006.611
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_0_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                  
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0             
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F              
  1005.520   1.599     tNET   FF   1        R29C46[1][A]   SPI_MCP3202/n304_s7/I2      
  1005.891   0.371     tINS   FF   1        R29C46[1][A]   SPI_MCP3202/n304_s7/F       
  1006.062   0.170     tNET   FF   1        R29C45[2][A]   SPI_MCP3202/n304_s6/I1      
  1006.611   0.549     tINS   FR   1        R29C45[2][A]   SPI_MCP3202/n304_s6/F       
  1006.611   0.000     tNET   RR   1        R29C45[2][A]   SPI_MCP3202/r_STATE_0_s2/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C45[2][A]   SPI_MCP3202/r_STATE_0_s2/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_0_s2      
  1000.999   -0.035     tSu         1        R29C45[2][A]   SPI_MCP3202/r_STATE_0_s2      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.373 29.114%, 
                    route: 3.111 65.966%, 
                    tC2Q: 0.232 4.920%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path17						
Path Summary:
Slack             : -5.603
Data Arrival Time : 1006.602
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                  
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0             
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F              
  1005.520   1.599     tNET   FF   1        R30C46[3][B]   SPI_MCP3202/n292_s11/I3     
  1005.891   0.371     tINS   FF   5        R30C46[3][B]   SPI_MCP3202/n292_s11/F      
  1005.909   0.018     tNET   FF   1        R30C46[3][A]   SPI_MCP3202/n298_s7/I2      
  1006.458   0.549     tINS   FR   1        R30C46[3][A]   SPI_MCP3202/n298_s7/F       
  1006.602   0.144     tNET   RR   1        R30C46[2][A]   SPI_MCP3202/r_DATA_3_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R30C46[2][A]   SPI_MCP3202/r_DATA_3_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_3_s0      
  1000.999   -0.035     tSu         1        R30C46[2][A]   SPI_MCP3202/r_DATA_3_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.373 29.168%, 
                    route: 3.102 65.904%, 
                    tC2Q: 0.232 4.929%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path18						
Path Summary:
Slack             : -5.601
Data Arrival Time : 1006.600
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                  
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0             
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F              
  1005.526   1.605     tNET   FF   1        R29C45[1][B]   SPI_MCP3202/n303_s7/I3      
  1005.897   0.371     tINS   FF   1        R29C45[1][B]   SPI_MCP3202/n303_s7/F       
  1006.051   0.154     tNET   FF   1        R29C45[1][A]   SPI_MCP3202/n303_s6/I2      
  1006.600   0.549     tINS   FR   1        R29C45[1][A]   SPI_MCP3202/n303_s6/F       
  1006.600   0.000     tNET   RR   1        R29C45[1][A]   SPI_MCP3202/r_STATE_1_s1/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C45[1][A]   SPI_MCP3202/r_STATE_1_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_1_s1      
  1000.999   -0.035     tSu         1        R29C45[1][A]   SPI_MCP3202/r_STATE_1_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.373 29.179%, 
                    route: 3.100 65.891%, 
                    tC2Q: 0.232 4.930%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path19						
Path Summary:
Slack             : -5.247
Data Arrival Time : 1006.246
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ========== ========= ====== ==== ======== ============== ==================================== 
  999.999    999.999                                       active clock edge time              
  999.999    0.000                                         clk                                 
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                        
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                          
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0                     
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F                      
  1005.676   1.755     tNET   FF   1        R29C47[0][A]   SPI_MCP3202/sample_counter_0_s4/I3  
  1006.246   0.570     tINS   FR   1        R29C47[0][A]   SPI_MCP3202/sample_counter_0_s4/F   
  1006.246   0.000     tNET   RR   1        R29C47[0][A]   SPI_MCP3202/sample_counter_0_s1/D   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R29C47[0][A]   SPI_MCP3202/sample_counter_0_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_0_s1      
  1000.999   -0.035     tSu         1        R29C47[0][A]   SPI_MCP3202/sample_counter_0_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.023 23.512%, 
                    route: 3.096 71.156%, 
                    tC2Q: 0.232 5.332%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path20						
Path Summary:
Slack             : -5.219
Data Arrival Time : 1006.218
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                             
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0                        
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F                         
  1005.526   1.605     tNET   FF   1        R29C47[0][B]   SPI_MCP3202/n32_s1/I2                  
  1005.853   0.327     tINS   FR   11       R29C47[0][B]   SPI_MCP3202/n32_s1/F                   
  1006.218   0.365     tNET   RR   1        R27C48[1][A]   SPI_MCP3202/sample_counter_1_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R27C48[1][A]   SPI_MCP3202/sample_counter_1_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_1_s0      
  1000.999   -0.035     tSu         1        R27C48[1][A]   SPI_MCP3202/sample_counter_1_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.780 18.042%, 
                    route: 3.311 76.592%, 
                    tC2Q: 0.232 5.366%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path21						
Path Summary:
Slack             : -5.219
Data Arrival Time : 1006.218
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                             
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0                        
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F                         
  1005.526   1.605     tNET   FF   1        R29C47[0][B]   SPI_MCP3202/n32_s1/I2                  
  1005.853   0.327     tINS   FR   11       R29C47[0][B]   SPI_MCP3202/n32_s1/F                   
  1006.218   0.365     tNET   RR   1        R27C48[1][B]   SPI_MCP3202/sample_counter_3_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R27C48[1][B]   SPI_MCP3202/sample_counter_3_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_3_s0      
  1000.999   -0.035     tSu         1        R27C48[1][B]   SPI_MCP3202/sample_counter_3_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.780 18.042%, 
                    route: 3.311 76.592%, 
                    tC2Q: 0.232 5.366%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path22						
Path Summary:
Slack             : -5.219
Data Arrival Time : 1006.218
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                             
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0                        
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F                         
  1005.526   1.605     tNET   FF   1        R29C47[0][B]   SPI_MCP3202/n32_s1/I2                  
  1005.853   0.327     tINS   FR   11       R29C47[0][B]   SPI_MCP3202/n32_s1/F                   
  1006.218   0.365     tNET   RR   1        R27C48[0][B]   SPI_MCP3202/sample_counter_5_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R27C48[0][B]   SPI_MCP3202/sample_counter_5_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_5_s0      
  1000.999   -0.035     tSu         1        R27C48[0][B]   SPI_MCP3202/sample_counter_5_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.780 18.042%, 
                    route: 3.311 76.592%, 
                    tC2Q: 0.232 5.366%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path23						
Path Summary:
Slack             : -5.219
Data Arrival Time : 1006.218
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                             
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0                        
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F                         
  1005.526   1.605     tNET   FF   1        R29C47[0][B]   SPI_MCP3202/n32_s1/I2                  
  1005.853   0.327     tINS   FR   11       R29C47[0][B]   SPI_MCP3202/n32_s1/F                   
  1006.218   0.365     tNET   RR   1        R27C48[0][A]   SPI_MCP3202/sample_counter_6_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R27C48[0][A]   SPI_MCP3202/sample_counter_6_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_6_s0      
  1000.999   -0.035     tSu         1        R27C48[0][A]   SPI_MCP3202/sample_counter_6_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.780 18.042%, 
                    route: 3.311 76.592%, 
                    tC2Q: 0.232 5.366%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path24						
Path Summary:
Slack             : -5.216
Data Arrival Time : 1006.214
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_7_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                             
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0                        
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F                         
  1005.526   1.605     tNET   FF   1        R29C47[0][B]   SPI_MCP3202/n32_s1/I2                  
  1005.853   0.327     tINS   FR   11       R29C47[0][B]   SPI_MCP3202/n32_s1/F                   
  1006.214   0.361     tNET   RR   1        R27C46[1][B]   SPI_MCP3202/sample_counter_7_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R27C46[1][B]   SPI_MCP3202/sample_counter_7_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_7_s0      
  1000.999   -0.035     tSu         1        R27C46[1][B]   SPI_MCP3202/sample_counter_7_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.780 18.057%, 
                    route: 3.308 76.572%, 
                    tC2Q: 0.232 5.371%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path25						
Path Summary:
Slack             : -5.193
Data Arrival Time : 1006.192
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                             
  1003.468   1.341     tNET   FF   1        R45C18[3][A]   reset_n_w_s0/I0                        
  1003.921   0.453     tINS   FF   58       R45C18[3][A]   reset_n_w_s0/F                         
  1005.526   1.605     tNET   FF   1        R29C47[0][B]   SPI_MCP3202/n32_s1/I2                  
  1005.853   0.327     tINS   FR   11       R29C47[0][B]   SPI_MCP3202/n32_s1/F                   
  1006.192   0.339     tNET   RR   1        R27C47[1][B]   SPI_MCP3202/sample_counter_2_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R27C47[1][B]   SPI_MCP3202/sample_counter_2_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_2_s0      
  1000.999   -0.035     tSu         1        R27C47[1][B]   SPI_MCP3202/sample_counter_2_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.780 18.151%, 
                    route: 3.285 76.450%, 
                    tC2Q: 0.232 5.399%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.838
Data Arrival Time : 37.785
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : cs_latch_1_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C29[2][A]   csrn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   3        R42C29[2][A]   csrn_sdram_r_s0/Q                 
  37.785   0.362    tNET   FF   1        R42C29[1][B]   cs_latch_1_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R42C29[1][B]   cs_latch_1_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_1_s0           
  38.622   0.011    tHld        1        R42C29[1][B]   cs_latch_1_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.362 64.322%, 
                    tC2Q: 0.201 35.678%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : -0.736
Data Arrival Time : 37.887
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : CpuWrt_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C17[2][A]   cswn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   4        R42C17[2][A]   cswn_sdram_r_s0/Q                 
  37.543   0.120    tNET   FF   1        R42C17[0][A]   n289_s1/I0                        
  37.887   0.344    tINS   FF   1        R42C17[0][A]   n289_s1/F                         
  37.887   0.000    tNET   FF   1        R42C17[0][A]   CpuWrt_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R42C17[0][A]   CpuWrt_s0/CLK           
  38.611   0.035    tUnc                                CpuWrt_s0               
  38.622   0.011    tHld        1        R42C17[0][A]   CpuWrt_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.344 51.710%, 
                    route: 0.120 18.076%, 
                    tC2Q: 0.201 30.214%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : -0.726
Data Arrival Time : 37.897
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : CpuReq_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C29[2][A]   csrn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   3        R42C29[2][A]   csrn_sdram_r_s0/Q                 
  37.553   0.130    tNET   FF   1        R42C29[0][A]   n288_s1/I1                        
  37.897   0.344    tINS   FF   1        R42C29[0][A]   n288_s1/F                         
  37.897   0.000    tNET   FF   1        R42C29[0][A]   CpuReq_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R42C29[0][A]   CpuReq_s0/CLK           
  38.611   0.035    tUnc                                CpuReq_s0               
  38.622   0.011    tHld        1        R42C29[0][A]   CpuReq_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.344 50.935%, 
                    route: 0.130 19.303%, 
                    tC2Q: 0.201 29.762%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : -0.683
Data Arrival Time : 38.178
Data Required Time: 38.860
From              : data_5_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R9C25[0][A]    vram/data_5_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R9C25[0][A]    vram/data_5_s0/Q                                               
  37.543   0.120    tNET   FF   1        R9C25[1][B]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_5_s0/I0                  
  37.907   0.364    tINS   FF   1        R9C25[1][B]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_5_s0/F                   
  38.178   0.271    tNET   FF   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[5]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.364 38.062%, 
                    route: 0.391 40.920%, 
                    tC2Q: 0.201 21.018%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : -0.671
Data Arrival Time : 0.234
Data Required Time: 0.906
From              : n479_s0
To                : clk_grom_s0
Launch Clk        : clk_grom:[R]
Latch Clk         : clk_50:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_grom                
  0.000   0.000   tCL    RR   2        R17C29[0][A]   clk_grom_s0/Q           
  0.002   0.002   tNET   RR   1        R17C29[0][A]   n479_s0/I0              
  0.234   0.232   tINS   RF   1        R17C29[0][A]   n479_s0/F               
  0.234   0.000   tNET   FF   1        R17C29[0][A]   clk_grom_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_50                  
  0.000   0.000   tCL    RR   1        IOL29[A]       clk_50_ibuf/I           
  0.675   0.675   tINS   RR   11       IOL29[A]       clk_50_ibuf/O           
  0.860   0.184   tNET   RR   1        R17C29[0][A]   clk_grom_s0/CLK         
  0.895   0.035   tUnc                                clk_grom_s0             
  0.906   0.011   tHld        1        R17C29[0][A]   clk_grom_s0             

Path Statistics:
Clock Skew: 0.860
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.675 78.568%, 
                     route: 0.184 21.432%)

						Path6						
Path Summary:
Slack             : -0.671
Data Arrival Time : 0.234
Data Required Time: 0.906
From              : n452_s1
To                : clk_cpu_s0
Launch Clk        : clk_cpu:[R]
Latch Clk         : clk_50:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_cpu                 
  0.000   0.000   tCL    RR   3        R52C14[0][A]   clk_cpu_s0/Q            
  0.002   0.002   tNET   RR   1        R52C14[0][A]   n452_s1/I0              
  0.234   0.232   tINS   RF   1        R52C14[0][A]   n452_s1/F               
  0.234   0.000   tNET   FF   1        R52C14[0][A]   clk_cpu_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_50                  
  0.000   0.000   tCL    RR   1        IOL29[A]       clk_50_ibuf/I           
  0.675   0.675   tINS   RR   11       IOL29[A]       clk_50_ibuf/O           
  0.860   0.184   tNET   RR   1        R52C14[0][A]   clk_cpu_s0/CLK          
  0.895   0.035   tUnc                                clk_cpu_s0              
  0.906   0.011   tHld        1        R52C14[0][A]   clk_cpu_s0              

Path Statistics:
Clock Skew: 0.860
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.675 78.568%, 
                     route: 0.184 21.432%)

						Path7						
Path Summary:
Slack             : -0.658
Data Arrival Time : 38.202
Data Required Time: 38.860
From              : data_7_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R9C27[1][B]    vram/data_7_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R9C27[1][B]    vram/data_7_s0/Q                                               
  37.546   0.124    tNET   FF   1        R9C27[2][A]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_7_s0/I0                  
  37.930   0.384    tINS   FR   1        R9C27[2][A]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_7_s0/F                   
  38.202   0.273    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[7]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.384 39.136%, 
                    route: 0.396 40.379%, 
                    tC2Q: 0.201 20.485%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : -0.563
Data Arrival Time : 38.059
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : cs_latch_0_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C17[2][A]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R42C17[2][A]   cswn_sdram_r_s0/Q                 
  38.059   0.636    tNET   RR   1        R42C29[1][A]   cs_latch_0_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R42C29[1][A]   cs_latch_0_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_0_s0           
  38.622   0.011    tHld        1        R42C29[1][A]   cs_latch_0_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.636 75.894%, 
                    tC2Q: 0.202 24.106%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : -0.552
Data Arrival Time : 38.308
Data Required Time: 38.860
From              : data_6_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R8C25[2][B]    vram/data_6_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R8C25[2][B]    vram/data_6_s0/Q                                               
  37.546   0.124    tNET   FF   1        R8C25[0][B]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_6_s0/I0                  
  37.937   0.391    tINS   FR   1        R8C25[0][B]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_6_s0/F                   
  38.308   0.371    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[6]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 35.974%, 
                    route: 0.495 45.534%, 
                    tC2Q: 0.201 18.493%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : -0.544
Data Arrival Time : 38.316
Data Required Time: 38.860
From              : data_0_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R8C26[2][A]    vram/data_0_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R8C26[2][A]    vram/data_0_s0/Q                                               
  37.543   0.120    tNET   FF   1        R8C26[3][B]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_0_s0/I0                  
  37.934   0.391    tINS   FR   1        R8C26[3][B]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_0_s0/F                   
  38.316   0.382    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[0]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.391 35.718%, 
                    route: 0.503 45.921%, 
                    tC2Q: 0.201 18.361%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : -0.521
Data Arrival Time : 38.340
Data Required Time: 38.860
From              : data_3_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R8C28[0][B]    vram/data_3_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R8C28[0][B]    vram/data_3_s0/Q                                               
  37.546   0.124    tNET   FF   1        R8C28[1][B]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_3_s0/I0                  
  37.930   0.384    tINS   FR   1        R8C28[1][B]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_3_s0/F                   
  38.340   0.410    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[3]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.384 34.336%, 
                    route: 0.533 47.691%, 
                    tC2Q: 0.201 17.973%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : -0.145
Data Arrival Time : 1001.439
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_7_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R31C47[1][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.439   0.252      tNET   RR   1        R33C47[0][A]   sample_7_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R33C47[0][A]   sample_7_s0/CLK         
  1001.573   0.035     tUnc                                sample_7_s0             
  1001.584   0.011     tHld        1        R33C47[0][A]   sample_7_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.252 55.471%, 
                    tC2Q: 0.202 44.529%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : -0.145
Data Arrival Time : 1001.439
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_10_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R31C47[1][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.439   0.252      tNET   RR   1        R33C47[0][B]   sample_10_s0/CE          

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R33C47[0][B]   sample_10_s0/CLK        
  1001.573   0.035     tUnc                                sample_10_s0            
  1001.584   0.011     tHld        1        R33C47[0][B]   sample_10_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.252 55.471%, 
                    tC2Q: 0.202 44.529%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : -0.140
Data Arrival Time : 1001.444
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_4_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R31C47[1][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.444   0.257      tNET   RR   1        R31C46[1][A]   sample_4_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R31C46[1][A]   sample_4_s0/CLK         
  1001.573   0.035     tUnc                                sample_4_s0             
  1001.584   0.011     tHld        1        R31C46[1][A]   sample_4_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.257 55.953%, 
                    tC2Q: 0.202 44.047%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : -0.140
Data Arrival Time : 1001.444
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_5_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R31C47[1][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.444   0.257      tNET   RR   1        R31C46[0][A]   sample_5_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R31C46[0][A]   sample_5_s0/CLK         
  1001.573   0.035     tUnc                                sample_5_s0             
  1001.584   0.011     tHld        1        R31C46[0][A]   sample_5_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.257 55.953%, 
                    tC2Q: 0.202 44.047%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : -0.140
Data Arrival Time : 1001.444
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_6_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R31C47[1][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.444   0.257      tNET   RR   1        R32C47[0][A]   sample_6_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R32C47[0][A]   sample_6_s0/CLK         
  1001.573   0.035     tUnc                                sample_6_s0             
  1001.584   0.011     tHld        1        R32C47[0][A]   sample_6_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.257 55.953%, 
                    tC2Q: 0.202 44.047%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : -0.140
Data Arrival Time : 1001.444
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_8_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R31C47[1][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.444   0.257      tNET   RR   1        R31C46[0][B]   sample_8_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R31C46[0][B]   sample_8_s0/CLK         
  1001.573   0.035     tUnc                                sample_8_s0             
  1001.584   0.011     tHld        1        R31C46[0][B]   sample_8_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.257 55.953%, 
                    tC2Q: 0.202 44.047%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : -0.140
Data Arrival Time : 1001.444
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_9_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R31C47[1][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.444   0.257      tNET   RR   1        R32C47[2][B]   sample_9_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R32C47[2][B]   sample_9_s0/CLK         
  1001.573   0.035     tUnc                                sample_9_s0             
  1001.584   0.011     tHld        1        R32C47[2][B]   sample_9_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.257 55.953%, 
                    tC2Q: 0.202 44.047%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path19						
Path Summary:
Slack             : -0.140
Data Arrival Time : 1001.444
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_11_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R31C47[1][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.444   0.257      tNET   RR   1        R32C47[2][A]   sample_11_s0/CE          

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R32C47[2][A]   sample_11_s0/CLK        
  1001.573   0.035     tUnc                                sample_11_s0            
  1001.584   0.011     tHld        1        R32C47[2][A]   sample_11_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.257 55.953%, 
                    tC2Q: 0.202 44.047%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path20						
Path Summary:
Slack             : -0.140
Data Arrival Time : 1001.444
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_12_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R31C47[1][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.444   0.257      tNET   RR   1        R31C46[1][B]   sample_12_s0/CE          

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R31C46[1][B]   sample_12_s0/CLK        
  1001.573   0.035     tUnc                                sample_12_s0            
  1001.584   0.011     tHld        1        R31C46[1][B]   sample_12_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.257 55.953%, 
                    tC2Q: 0.202 44.047%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path21						
Path Summary:
Slack             : -0.134
Data Arrival Time : 1001.451
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_13_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R31C47[1][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.451   0.263      tNET   RR   1        R32C46[2][B]   sample_13_s0/CE          

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R32C46[2][B]   sample_13_s0/CLK        
  1001.573   0.035     tUnc                                sample_13_s0            
  1001.584   0.011     tHld        1        R32C46[2][B]   sample_13_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.263 56.544%, 
                    tC2Q: 0.202 43.456%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path22						
Path Summary:
Slack             : -0.115
Data Arrival Time : 38.745
Data Required Time: 38.860
From              : data_4_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R9C25[1][A]    vram/data_4_s0/CLK                                             
  37.423   0.202    tC2Q   RR   2        R9C25[1][A]    vram/data_4_s0/Q                                               
  37.847   0.424    tNET   RR   1        R9C25[0][B]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_4_s0/I0                  
  38.211   0.364    tINS   RF   1        R9C25[0][B]    u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_4_s0/F                   
  38.745   0.534    tNET   FF   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[4]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.364 23.889%, 
                    route: 0.958 62.854%, 
                    tC2Q: 0.202 13.257%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path23						
Path Summary:
Slack             : -0.092
Data Arrival Time : 38.530
Data Required Time: 38.622
From              : data_14_s0
To                : PREPATTERN_6_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  37.037   37.037                                       active clock edge time                  
  37.037   0.000                                        clk_sdram                               
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT        
  37.221   0.184    tNET   RR   1        R8C25[2][A]    vram/data_14_s0/CLK                     
  37.422   0.201    tC2Q   RF   2        R8C25[2][A]    vram/data_14_s0/Q                       
  37.543   0.120    tNET   FF   1        R8C25[1][A]    u_v9958/PRAMDAT_6_s1/I0                 
  37.775   0.232    tINS   FF   1        R8C25[1][A]    u_v9958/PRAMDAT_6_s1/F                  
  37.778   0.004    tNET   FF   1        R8C25[1][B]    u_v9958/PRAMDAT_6_s0/I3                 
  38.013   0.235    tINS   FR   15       R8C25[1][B]    u_v9958/PRAMDAT_6_s0/F                  
  38.530   0.517    tNET   RR   1        R14C25[1][A]   u_v9958/U_VDP_TEXT12/PREPATTERN_6_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                    
 ======== ======== ====== ==== ======== ============== ========================================== 
  37.037   37.037                                       active clock edge time                    
  37.037   0.000                                        clk                                       
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                
  38.576   0.864    tNET   RR   1        R14C25[1][A]   u_v9958/U_VDP_TEXT12/PREPATTERN_6_s0/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_TEXT12/PREPATTERN_6_s0      
  38.622   0.011    tHld        1        R14C25[1][A]   u_v9958/U_VDP_TEXT12/PREPATTERN_6_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.467 35.680%, 
                    route: 0.641 48.963%, 
                    tC2Q: 0.201 15.357%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path24						
Path Summary:
Slack             : -0.064
Data Arrival Time : 38.797
Data Required Time: 38.860
From              : data_1_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R8C26[2][B]    vram/data_1_s0/CLK                                             
  37.422   0.201    tC2Q   RF   1        R8C26[2][B]    vram/data_1_s0/Q                                               
  37.539   0.117    tNET   FF   1        R8C26[3][A]    u_v9958/PRAMDAT_1_s1/I1                                        
  37.849   0.310    tINS   FR   3        R8C26[3][A]    u_v9958/PRAMDAT_1_s1/F                                         
  38.236   0.387    tNET   RR   1        R11C25[2][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_1_s1/I1                  
  38.526   0.290    tINS   RF   1        R11C25[2][B]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_1_s1/F                   
  38.797   0.271    tNET   FF   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[1]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.600 38.079%, 
                    route: 0.775 49.164%, 
                    tC2Q: 0.201 12.757%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path25						
Path Summary:
Slack             : -0.049
Data Arrival Time : 1001.536
Data Required Time: 1001.584
From              : r_DATA_10_s0
To                : sample_12_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1000.986   0.310      tNET   RR   1        R31C46[2][A]   SPI_MCP3202/r_DATA_10_s0/CLK  
  1001.187   0.201      tC2Q   RF   1        R31C46[2][A]   SPI_MCP3202/r_DATA_10_s0/Q    
  1001.536   0.349      tNET   FF   1        R31C46[1][B]   sample_12_s0/D                

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R31C46[1][B]   sample_12_s0/CLK        
  1001.573   0.035     tUnc                                sample_12_s0            
  1001.584   0.011     tHld        1        R31C46[1][B]   sample_12_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.349 63.453%, 
                    tC2Q: 0.201 36.547%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -2.053
Data Arrival Time : 5.691
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0            
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F             
  5.691   1.769   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer2              
  3.638   -0.151   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path2						
Path Summary:
Slack             : -2.053
Data Arrival Time : 5.691
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0            
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F             
  5.691   1.769   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer1              
  3.638   -0.151   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path3						
Path Summary:
Slack             : -2.053
Data Arrival Time : 5.691
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0            
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F             
  5.691   1.769   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer0              
  3.638   -0.151   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path4						
Path Summary:
Slack             : 0.647
Data Arrival Time : 5.699
Data Required Time: 6.346
From              : rst_n_s0
To                : SdSeq_1_s5
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.699   1.777   tNET   FF   1        R16C23[0][A]   SdSeq_1_s5/CLEAR        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   14       PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R16C23[0][A]   SdSeq_1_s5/CLK                     
  6.381   -0.035   tUnc                                SdSeq_1_s5                         
  6.346   -0.035   tSu         1        R16C23[0][A]   SdSeq_1_s5                         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.912%, 
                    route: 3.118 81.988%, 
                    tC2Q: 0.232 6.100%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path5						
Path Summary:
Slack             : 0.647
Data Arrival Time : 5.699
Data Required Time: 6.346
From              : rst_n_s0
To                : SdSeq_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.699   1.777   tNET   FF   1        R16C23[1][A]   SdSeq_0_s1/CLEAR        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   14       PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R16C23[1][A]   SdSeq_0_s1/CLK                     
  6.381   -0.035   tUnc                                SdSeq_0_s1                         
  6.346   -0.035   tSu         1        R16C23[1][A]   SdSeq_0_s1                         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.912%, 
                    route: 3.118 81.988%, 
                    tC2Q: 0.232 6.100%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path6						
Path Summary:
Slack             : 0.647
Data Arrival Time : 5.699
Data Required Time: 6.346
From              : rst_n_s0
To                : VrmRde_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.699   1.777   tNET   FF   1        R16C23[0][B]   VrmRde_r_s0/CLEAR       

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   14       PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R16C23[0][B]   VrmRde_r_s0/CLK                    
  6.381   -0.035   tUnc                                VrmRde_r_s0                        
  6.346   -0.035   tSu         1        R16C23[0][B]   VrmRde_r_s0                        

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.912%, 
                    route: 3.118 81.988%, 
                    tC2Q: 0.232 6.100%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path7						
Path Summary:
Slack             : 0.647
Data Arrival Time : 5.699
Data Required Time: 6.346
From              : rst_n_s0
To                : VrmWre_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.699   1.777   tNET   FF   1        R16C23[2][A]   VrmWre_r_s0/CLEAR       

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   14       PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R16C23[2][A]   VrmWre_r_s0/CLK                    
  6.381   -0.035   tUnc                                VrmWre_r_s0                        
  6.346   -0.035   tSu         1        R16C23[2][A]   VrmWre_r_s0                        

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.912%, 
                    route: 3.118 81.988%, 
                    tC2Q: 0.232 6.100%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path8						
Path Summary:
Slack             : 0.647
Data Arrival Time : 5.699
Data Required Time: 6.346
From              : rst_n_s0
To                : refresh_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.699   1.777   tNET   FF   1        R16C23[2][B]   refresh_r_s0/CLEAR      

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   14       PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R16C23[2][B]   refresh_r_s0/CLK                   
  6.381   -0.035   tUnc                                refresh_r_s0                       
  6.346   -0.035   tSu         1        R16C23[2][B]   refresh_r_s0                       

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.912%, 
                    route: 3.118 81.988%, 
                    tC2Q: 0.232 6.100%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path9						
Path Summary:
Slack             : 1.643
Data Arrival Time : 5.691
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0            
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F             
  5.691   1.769   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer2              
  7.334   -0.153   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path10						
Path Summary:
Slack             : 1.643
Data Arrival Time : 5.691
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0            
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F             
  5.691   1.769   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer1              
  7.334   -0.153   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path11						
Path Summary:
Slack             : 1.643
Data Arrival Time : 5.691
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0            
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F             
  5.691   1.769   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer0              
  7.334   -0.153   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path12						
Path Summary:
Slack             : 6.828
Data Arrival Time : 5.691
Data Required Time: 12.519
From              : rst_n_s0
To                : csr_sync_r_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.691   1.769   tNET   FF   1        R43C28[0][A]   csr_sync_r_1_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R43C28[0][A]   csr_sync_r_1_s0/CLK               
  12.554   -0.035   tUnc                                csr_sync_r_1_s0                   
  12.519   -0.035   tSu         1        R43C28[0][A]   csr_sync_r_1_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path13						
Path Summary:
Slack             : 6.828
Data Arrival Time : 5.691
Data Required Time: 12.519
From              : rst_n_s0
To                : cswn_sdram_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.691   1.769   tNET   FF   1        R42C17[2][A]   cswn_sdram_r_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R42C17[2][A]   cswn_sdram_r_s0/CLK               
  12.554   -0.035   tUnc                                cswn_sdram_r_s0                   
  12.519   -0.035   tSu         1        R42C17[2][A]   cswn_sdram_r_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path14						
Path Summary:
Slack             : 6.828
Data Arrival Time : 5.691
Data Required Time: 12.519
From              : rst_n_s0
To                : csw_sync_r_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.691   1.769   tNET   FF   1        IOB8[B]        csw_sync_r_0_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                    NODE                
 ======== ======== ====== ==== ======== ========== ================================== 
  12.346   12.346                                   active clock edge time            
  12.346   0.000                                    clk_sdram                         
  12.346   0.000    tCL    RR   107      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        IOB8[B]    csw_sync_r_0_s0/CLK               
  12.554   -0.035   tUnc                            csw_sync_r_0_s0                   
  12.519   -0.035   tSu         1        IOB8[B]    csw_sync_r_0_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path15						
Path Summary:
Slack             : 6.828
Data Arrival Time : 5.691
Data Required Time: 12.519
From              : rst_n_s0
To                : csw_sync_r_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.691   1.769   tNET   FF   1        R42C17[2][B]   csw_sync_r_1_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R42C17[2][B]   csw_sync_r_1_s0/CLK               
  12.554   -0.035   tUnc                                csw_sync_r_1_s0                   
  12.519   -0.035   tSu         1        R42C17[2][B]   csw_sync_r_1_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path16						
Path Summary:
Slack             : 6.828
Data Arrival Time : 5.691
Data Required Time: 12.519
From              : rst_n_s0
To                : csrn_sdram_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.691   1.769   tNET   FF   1        R42C29[2][A]   csrn_sdram_r_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   107      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R42C29[2][A]   csrn_sdram_r_s0/CLK               
  12.554   -0.035   tUnc                                csrn_sdram_r_s0                   
  12.519   -0.035   tSu         1        R42C29[2][A]   csrn_sdram_r_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path17						
Path Summary:
Slack             : 6.836
Data Arrival Time : 5.683
Data Required Time: 12.519
From              : rst_n_s0
To                : csr_sync_r_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q              
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0           
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F            
  5.683   1.761   tNET   FF   1        IOB6[A]        csr_sync_r_0_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                    NODE                
 ======== ======== ====== ==== ======== ========== ================================== 
  12.346   12.346                                   active clock edge time            
  12.346   0.000                                    clk_sdram                         
  12.346   0.000    tCL    RR   107      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        IOB6[A]    csr_sync_r_0_s0/CLK               
  12.554   -0.035   tUnc                            csr_sync_r_0_s0                   
  12.519   -0.035   tSu         1        IOB6[A]    csr_sync_r_0_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.961%, 
                    route: 3.102 81.913%, 
                    tC2Q: 0.232 6.126%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path18						
Path Summary:
Slack             : 33.089
Data Arrival Time : 5.691
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0            
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F             
  5.691   1.769   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  38.780   -0.153   tSu         1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path19						
Path Summary:
Slack             : 33.089
Data Arrival Time : 5.691
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0            
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F             
  5.691   1.769   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  38.780   -0.153   tSu         1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path20						
Path Summary:
Slack             : 33.089
Data Arrival Time : 5.691
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q               
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0            
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F             
  5.691   1.769   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  38.780   -0.153   tSu         1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.936%, 
                    route: 3.110 81.951%, 
                    tC2Q: 0.232 6.113%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path21						
Path Summary:
Slack             : 33.199
Data Arrival Time : 5.699
Data Required Time: 38.898
From              : rst_n_s0
To                : CMR_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                            
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0                         
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F                          
  5.699   1.777   tNET   FF   1        R42C11[0][A]   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  38.933   1.213    tNET   RR   1        R42C11[0][A]   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK  
  38.898   -0.035   tSu         1        R42C11[0][A]   u_v9958/U_VDP_COMMAND/CMR_0_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.912%, 
                    route: 3.118 81.988%, 
                    tC2Q: 0.232 6.100%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path22						
Path Summary:
Slack             : 33.199
Data Arrival Time : 5.699
Data Required Time: 38.898
From              : rst_n_s0
To                : CMR_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                            
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0                         
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F                          
  5.699   1.777   tNET   FF   1        R42C11[0][B]   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  38.933   1.213    tNET   RR   1        R42C11[0][B]   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK  
  38.898   -0.035   tSu         1        R42C11[0][B]   u_v9958/U_VDP_COMMAND/CMR_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.912%, 
                    route: 3.118 81.988%, 
                    tC2Q: 0.232 6.100%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path23						
Path Summary:
Slack             : 33.199
Data Arrival Time : 5.699
Data Required Time: 38.898
From              : rst_n_s0
To                : CMR_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                            
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0                         
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F                          
  5.699   1.777   tNET   FF   1        R42C11[1][A]   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  38.933   1.213    tNET   RR   1        R42C11[1][A]   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK  
  38.898   -0.035   tSu         1        R42C11[1][A]   u_v9958/U_VDP_COMMAND/CMR_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.912%, 
                    route: 3.118 81.988%, 
                    tC2Q: 0.232 6.100%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path24						
Path Summary:
Slack             : 33.199
Data Arrival Time : 5.699
Data Required Time: 38.898
From              : rst_n_s0
To                : CMR_6_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                            
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0                         
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F                          
  5.699   1.777   tNET   FF   1        R42C11[1][B]   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  38.933   1.213    tNET   RR   1        R42C11[1][B]   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLK  
  38.898   -0.035   tSu         1        R42C11[1][B]   u_v9958/U_VDP_COMMAND/CMR_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.912%, 
                    route: 3.118 81.988%, 
                    tC2Q: 0.232 6.100%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path25						
Path Summary:
Slack             : 33.199
Data Arrival Time : 5.699
Data Required Time: 38.898
From              : rst_n_s0
To                : CLR_4_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R31C30[1][B]   rst_n_s0/Q                            
  3.469   1.341   tNET   FF   1        R45C18[2][B]   reset_w_s2/I0                         
  3.922   0.453   tINS   FF   1018     R45C18[2][B]   reset_w_s2/F                          
  5.699   1.777   tNET   FF   1        R43C11[0][A]   u_v9958/U_VDP_COMMAND/CLR_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                 
 ======== ======== ====== ==== ======== ============== ==================================== 
  37.037   37.037                                       active clock edge time              
  37.037   0.000                                        clk                                 
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  38.933   1.213    tNET   RR   1        R43C11[0][A]   u_v9958/U_VDP_COMMAND/CLR_4_s1/CLK  
  38.898   -0.035   tSu         1        R43C11[0][A]   u_v9958/U_VDP_COMMAND/CLR_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.453 11.912%, 
                    route: 3.118 81.988%, 
                    tC2Q: 0.232 6.100%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 2.237
Data Arrival Time : 3.930
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q               
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0            
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F             
  3.930   1.152   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  1.692   0.153   tHld        1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.969%, 
                    route: 1.878 78.580%, 
                    tC2Q: 0.202 8.451%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : 2.237
Data Arrival Time : 3.930
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q               
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0            
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F             
  3.930   1.152   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  1.692   0.153   tHld        1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.969%, 
                    route: 1.878 78.580%, 
                    tC2Q: 0.202 8.451%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : 2.237
Data Arrival Time : 3.930
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q               
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0            
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F             
  3.930   1.152   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  1.692   0.153   tHld        1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.969%, 
                    route: 1.878 78.580%, 
                    tC2Q: 0.202 8.451%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : TR_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                        
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                          
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                       
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                        
  3.925   1.147   tNET   RR   1        R39C11[0][A]   u_v9958/U_VDP_COMMAND/TR_s1/PRESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  1.539   0.864   tNET   RR   1        R39C11[0][A]   u_v9958/U_VDP_COMMAND/TR_s1/CLK  
  1.550   0.011   tHld        1        R39C11[0][A]   u_v9958/U_VDP_COMMAND/TR_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : CMRWR_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                            
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                         
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                          
  3.925   1.147   tNET   RR   1        R36C15[0][A]   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R36C15[0][A]   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK  
  1.550   0.011   tHld        1        R36C15[0][A]   u_v9958/U_VDP_COMMAND/CMRWR_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path6						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_3_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                            
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                         
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                          
  3.925   1.147   tNET   RR   1        R42C15[0][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R42C15[0][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK  
  1.550   0.011   tHld        1        R42C15[0][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path7						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_4_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                            
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                         
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                          
  3.925   1.147   tNET   RR   1        R38C13[1][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R38C13[1][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLK  
  1.550   0.011   tHld        1        R38C13[1][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_5_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                            
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                         
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                          
  3.925   1.147   tNET   RR   1        R40C12[1][A]   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R40C12[1][A]   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLK  
  1.550   0.011   tHld        1        R40C12[1][A]   u_v9958/U_VDP_COMMAND/CMR_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : CLR_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                            
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                         
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                          
  3.925   1.147   tNET   RR   1        R42C14[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R42C14[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLK  
  1.550   0.011   tHld        1        R42C14[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : CLR_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                            
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                         
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                          
  3.925   1.147   tNET   RR   1        R42C14[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R42C14[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLK  
  1.550   0.011   tHld        1        R42C14[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : NY_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======= ====== ==== ======== ============== ===================================== 
  0.000   0.000                                       active clock edge time               
  0.000   0.000                                       clk                                  
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                           
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                           
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                         
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                           
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                        
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                         
  3.925   1.147   tNET   RR   1        R31C11[0][A]   u_v9958/U_VDP_COMMAND/NY_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============== =================================== 
  0.000   0.000                                       active clock edge time             
  0.000   0.000                                       clk                                
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                         
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                         
  1.539   0.864   tNET   RR   1        R31C11[0][A]   u_v9958/U_VDP_COMMAND/NY_2_s1/CLK  
  1.550   0.011   tHld        1        R31C11[0][A]   u_v9958/U_VDP_COMMAND/NY_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : DY_9_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======= ====== ==== ======== ============== ===================================== 
  0.000   0.000                                       active clock edge time               
  0.000   0.000                                       clk                                  
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                           
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                           
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                         
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                           
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                        
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                         
  3.925   1.147   tNET   RR   1        R30C13[0][A]   u_v9958/U_VDP_COMMAND/DY_9_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============== =================================== 
  0.000   0.000                                       active clock edge time             
  0.000   0.000                                       clk                                
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                         
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                         
  1.539   0.864   tNET   RR   1        R30C13[0][A]   u_v9958/U_VDP_COMMAND/DY_9_s1/CLK  
  1.550   0.011   tHld        1        R30C13[0][A]   u_v9958/U_VDP_COMMAND/DY_9_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : SY_3_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======= ====== ==== ======== ============== ===================================== 
  0.000   0.000                                       active clock edge time               
  0.000   0.000                                       clk                                  
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                           
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                           
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                         
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                           
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                        
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                         
  3.925   1.147   tNET   RR   1        R32C9[2][B]    u_v9958/U_VDP_COMMAND/SY_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======= ====== ==== ======== ============= =================================== 
  0.000   0.000                                      active clock edge time             
  0.000   0.000                                      clk                                
  0.000   0.000   tCL    RR   1        IOL7[A]       clk_ibuf/I                         
  0.675   0.675   tINS   RR   2525     IOL7[A]       clk_ibuf/O                         
  1.539   0.864   tNET   RR   1        R32C9[2][B]   u_v9958/U_VDP_COMMAND/SY_3_s1/CLK  
  1.550   0.011   tHld        1        R32C9[2][B]   u_v9958/U_VDP_COMMAND/SY_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : SY_4_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======= ====== ==== ======== ============== ===================================== 
  0.000   0.000                                       active clock edge time               
  0.000   0.000                                       clk                                  
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                           
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                           
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                         
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                           
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                        
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                         
  3.925   1.147   tNET   RR   1        R32C9[2][A]    u_v9958/U_VDP_COMMAND/SY_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======= ====== ==== ======== ============= =================================== 
  0.000   0.000                                      active clock edge time             
  0.000   0.000                                      clk                                
  0.000   0.000   tCL    RR   1        IOL7[A]       clk_ibuf/I                         
  0.675   0.675   tINS   RR   2525     IOL7[A]       clk_ibuf/O                         
  1.539   0.864   tNET   RR   1        R32C9[2][A]   u_v9958/U_VDP_COMMAND/SY_4_s1/CLK  
  1.550   0.011   tHld        1        R32C9[2][A]   u_v9958/U_VDP_COMMAND/SY_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : STATE_3_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk                                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                              
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                            
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                              
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                           
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                            
  3.925   1.147   tNET   RR   1        R40C10[1][B]   u_v9958/U_VDP_COMMAND/STATE_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R40C10[1][B]   u_v9958/U_VDP_COMMAND/STATE_3_s1/CLK  
  1.550   0.011   tHld        1        R40C10[1][B]   u_v9958/U_VDP_COMMAND/STATE_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : VDPVRAMACCESSX_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                        
 ======= ======= ====== ==== ======== ============== ================================================= 
  0.000   0.000                                       active clock edge time                           
  0.000   0.000                                       clk                                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                       
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                       
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                                     
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                                       
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                                    
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                                     
  3.925   1.147   tNET   RR   1        R29C11[1][A]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSX_1_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       clk                                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                     
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                     
  1.539   0.864   tNET   RR   1        R29C11[1][A]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSX_1_s0/CLK  
  1.550   0.011   tHld        1        R29C11[1][A]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSX_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : VDPVRAMACCESSX_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                        
 ======= ======= ====== ==== ======== ============== ================================================= 
  0.000   0.000                                       active clock edge time                           
  0.000   0.000                                       clk                                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                       
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                       
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                                     
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                                       
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                                    
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                                     
  3.925   1.147   tNET   RR   1        R29C11[1][B]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSX_3_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       clk                                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                     
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                     
  1.539   0.864   tNET   RR   1        R29C11[1][B]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSX_3_s0/CLK  
  1.550   0.011   tHld        1        R29C11[1][B]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSX_3_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : VDPVRAMACCESSY_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                        
 ======= ======= ====== ==== ======== ============== ================================================= 
  0.000   0.000                                       active clock edge time                           
  0.000   0.000                                       clk                                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                       
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                       
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                                     
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                                       
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                                    
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                                     
  3.925   1.147   tNET   RR   1        R27C10[1][A]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSY_6_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       clk                                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                     
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                     
  1.539   0.864   tNET   RR   1        R27C10[1][A]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSY_6_s0/CLK  
  1.550   0.011   tHld        1        R27C10[1][A]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSY_6_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path19						
Path Summary:
Slack             : 2.374
Data Arrival Time : 3.925
Data Required Time: 1.550
From              : rst_n_s0
To                : VDPVRAMACCESSY_7_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                        
 ======= ======= ====== ==== ======== ============== ================================================= 
  0.000   0.000                                       active clock edge time                           
  0.000   0.000                                       clk                                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                       
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                       
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK                                     
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q                                       
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0                                    
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F                                     
  3.925   1.147   tNET   RR   1        R27C10[1][B]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSY_7_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============== =============================================== 
  0.000   0.000                                       active clock edge time                         
  0.000   0.000                                       clk                                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                     
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                     
  1.539   0.864   tNET   RR   1        R27C10[1][B]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSY_7_s0/CLK  
  1.550   0.011   tHld        1        R27C10[1][B]   u_v9958/U_VDP_COMMAND/VDPVRAMACCESSY_7_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.996%, 
                    route: 1.873 78.535%, 
                    tC2Q: 0.202 8.469%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path20						
Path Summary:
Slack             : 3.657
Data Arrival Time : 3.930
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q               
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0            
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F             
  3.930   1.152   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer2              
  0.272   0.153   tHld        1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.969%, 
                    route: 1.878 78.580%, 
                    tC2Q: 0.202 8.451%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path21						
Path Summary:
Slack             : 3.657
Data Arrival Time : 3.930
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q               
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0            
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F             
  3.930   1.152   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer1              
  0.272   0.153   tHld        1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.969%, 
                    route: 1.878 78.580%, 
                    tC2Q: 0.202 8.451%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path22						
Path Summary:
Slack             : 3.657
Data Arrival Time : 3.930
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q               
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0            
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F             
  3.930   1.152   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer0              
  0.272   0.153   tHld        1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.969%, 
                    route: 1.878 78.580%, 
                    tC2Q: 0.202 8.451%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path23						
Path Summary:
Slack             : 7.358
Data Arrival Time : 3.930
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q               
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0            
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F             
  3.930   1.152   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer2              
  -3.428   0.151    tHld        1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.969%, 
                    route: 1.878 78.580%, 
                    tC2Q: 0.202 8.451%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

						Path24						
Path Summary:
Slack             : 7.358
Data Arrival Time : 3.930
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q               
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0            
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F             
  3.930   1.152   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer1              
  -3.428   0.151    tHld        1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.969%, 
                    route: 1.878 78.580%, 
                    tC2Q: 0.202 8.451%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

						Path25						
Path Summary:
Slack             : 7.358
Data Arrival Time : 3.930
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R31C30[1][B]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R31C30[1][B]   rst_n_s0/Q               
  2.468   0.726   tNET   RR   1        R45C18[2][B]   reset_w_s2/I0            
  2.778   0.310   tINS   RR   1018     R45C18[2][B]   reset_w_s2/F             
  3.930   1.152   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer0              
  -3.428   0.151    tHld        1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.310 12.969%, 
                    route: 1.878 78.580%, 
                    tC2Q: 0.202 8.451%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  4.000   0.000               active clock edge time                
  4.000   0.000               clk_125                               
  4.000   0.000   tCL    FF   clk_125_ibuf/I                        
  4.688   0.688   tINS   FF   clk_125_ibuf/O                        
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_10_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  8.000   0.000               active clock edge time                
  8.000   0.000               clk_125                               
  8.000   0.000   tCL    RR   clk_125_ibuf/I                        
  8.675   0.675   tINS   RR   clk_125_ibuf/O                        
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_10_s0/CLK  

								MPW2
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_9_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_9_s0/CLK  

								MPW3
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_8_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_8_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_8_s0/CLK  

								MPW4
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_7_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_7_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_7_s0/CLK  

								MPW5
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_6_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_6_s0/CLK  

								MPW6
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_5_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_5_s0/CLK  

								MPW7
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_4_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_4_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_4_s0/CLK  

								MPW8
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_DATA_8_s0

Late clock Path:
   AT     DELAY   TYPE   RF              NODE              
 ======= ======= ====== ==== ============================= 
  4.000   0.000               active clock edge time       
  4.000   0.000               clk_125                      
  4.000   0.000   tCL    FF   clk_125_ibuf/I               
  4.688   0.688   tINS   FF   clk_125_ibuf/O               
  5.098   0.410   tNET   FF   SPI_MCP3202/r_DATA_8_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF              NODE              
 ======= ======= ====== ==== ============================= 
  8.000   0.000               active clock edge time       
  8.000   0.000               clk_125                      
  8.000   0.000   tCL    RR   clk_125_ibuf/I               
  8.675   0.675   tINS   RR   clk_125_ibuf/O               
  8.986   0.310   tNET   RR   SPI_MCP3202/r_DATA_8_s0/CLK  

								MPW9
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_0_s1

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_0_s1/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_0_s1/CLK  

								MPW10
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_DV_s1

Late clock Path:
   AT     DELAY   TYPE   RF            NODE            
 ======= ======= ====== ==== ========================= 
  4.000   0.000               active clock edge time   
  4.000   0.000               clk_125                  
  4.000   0.000   tCL    FF   clk_125_ibuf/I           
  4.688   0.688   tINS   FF   clk_125_ibuf/O           
  5.098   0.410   tNET   FF   SPI_MCP3202/r_DV_s1/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF            NODE            
 ======= ======= ====== ==== ========================= 
  8.000   0.000               active clock edge time   
  8.000   0.000               clk_125                  
  8.000   0.000   tCL    RR   clk_125_ibuf/I           
  8.675   0.675   tINS   RR   clk_125_ibuf/O           
  8.986   0.310   tNET   RR   SPI_MCP3202/r_DV_s1/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT                   NET NAME                   WORST SLACK   MAX DELAY  
 ======== ========================================== ============= =========== 
  2525     clk_d                                      -7.041        1.621      
  1018     reset_w                                    -2.053        1.777      
  265      sample_buffer_current_4                    32.400        1.538      
  265      sample_buffer_current_4                    32.443        1.583      
  128      n4054_4                                    29.166        1.611      
  128      n4054_4                                    29.218        1.329      
  110      n618_3                                     29.166        1.334      
  107      clk_sdram                                  1.564         0.261      
  104      true_hdmi_output.packet_pixel_counter[0]   28.400        1.731      
  101      DOTSTATE[1]                                29.590        2.722      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R15C36     0.889              
  R14C36     0.875              
  R23C42     0.875              
  R24C24     0.875              
  R41C10     0.875              
  R33C11     0.875              
  R16C34     0.861              
  R15C21     0.861              
  R14C38     0.861              
  R23C38     0.861              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
   SDC Command Type     State                                                                                Detail Command                                                                              
 ==================== ========= ======================================================================================================================================================================== 
  TC_CLOCK             Actived   create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add                                                                                       
  TC_CLOCK             Actived   create_clock -name clk_50 -period 20 -waveform {0 10} [get_ports {clk_50}] -add                                                                                         
  TC_CLOCK             Actived   create_clock -name clk_125 -period 8 -waveform {0 4} [get_ports {clk_125}]                                                                                              
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_135 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {clk_135}]                                  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_audio -source [get_ports {clk}] -master_clock clk -divide_by 612 -multiply_by 1 -add [get_nets {clk_audio}]                            
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdramp -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 3 -duty_cycle 50 -phase 180 -add [get_nets {clk_sdramp}]  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdram -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 3 -add [get_nets {clk_sdram}]                              
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_cpu -source [get_ports {clk_50}] -master_clock clk_50 -divide_by 14 -multiply_by 1 -add [get_nets {clk_cpu}]                           
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_grom -source [get_ports {clk_50}] -master_clock clk_50 -divide_by 112 -multiply_by 1 -add [get_nets {clk_grom}]                        

