#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb  4 23:04:42 2021
# Process ID: 4550
# Current directory: /home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado
# Command line: vivado -nojournal -log system.log -mode batch -source system.tcl
# Log file: /home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/system.log
# Journal file: 
#-----------------------------------------------------------
source system.tcl
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/pkg/riscv_defines.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/cache/riscv_dcache_core.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/cache/riscv_dext.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/cache/riscv_icache_core.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/cache/riscv_noicache_core.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/decode/riscv_id.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/execute/riscv_alu.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/execute/riscv_bu.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/execute/riscv_div.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/execute/riscv_execution.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/execute/riscv_lsu.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/execute/riscv_mul.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/fetch/riscv_if.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/memory/riscv_imem_ctrl.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/memory/riscv_membuf.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/memory/riscv_memmisaligned.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/memory/riscv_mmu.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/memory/riscv_mux.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/memory/riscv_pmachk.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/memory/riscv_pmpchk.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/riscv_bp.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/riscv_core.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/riscv_du.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/riscv_memory.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/riscv_rf.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/riscv_state.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/core/riscv_wb.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/memory/riscv_ram_1r1w_generic.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/memory/riscv_ram_1r1w.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/memory/riscv_ram_1rw_generic.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/memory/riscv_ram_1rw.vhd
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/memory/riscv_ram_queue.vhd
# read_verilog -sv ../../../../rtl/verilog/pu/axi4/riscv_biu2axi4.sv
# read_vhdl -vhdl2008 ../../../../rtl/vhdl/pu/axi4/riscv_pu_axi4.vhd
# read_verilog -sv ../../../../rtl/verilog/pu/riscv_ahb2axi.sv
# read_verilog -sv ../../../../rtl/verilog/pu/riscv_axi2ahb.sv
# read_verilog -sv ../../../verilog/axi4/vivado/spram/core/mpsoc_axi4_spram.sv
# read_vhdl -vhdl2008 pu_riscv_synthesis.vhd
# read_xdc system.xdc
# synth_design -part xc7z020-clg484-1 -top pu_riscv_synthesis \
# -include_dirs ../../../../rtl/verilog/pkg
Command: synth_design -part xc7z020-clg484-1 -top pu_riscv_synthesis -include_dirs ../../../../rtl/verilog/pkg
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4575
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.102 ; gain = 0.000 ; free physical = 8515 ; free virtual = 13694
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pu_riscv_synthesis' [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/pu_riscv_synthesis.vhd:141]
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 10 - type: integer 
	Parameter AHB_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AHB_DATA_WIDTH bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter HAS_USER bound to: 1'b1 
	Parameter HAS_SUPER bound to: 1'b1 
	Parameter HAS_HYPER bound to: 1'b1 
	Parameter HAS_BPU bound to: 1'b1 
	Parameter HAS_FPU bound to: 1'b1 
	Parameter HAS_MMU bound to: 1'b1 
	Parameter HAS_RVM bound to: 1'b1 
	Parameter HAS_RVA bound to: 1'b1 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter IS_RV32E bound to: 1'b1 
	Parameter MULT_LATENCY bound to: 1'b1 
	Parameter BREAKPOINTS bound to: 8 - type: integer 
	Parameter PMA_CNT bound to: 4 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter BP_LOCAL_BITS bound to: 10 - type: integer 
	Parameter BP_LOCAL_BITS_LSB bound to: 2 - type: integer 
	Parameter ICACHE_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_WAYS bound to: 2 - type: integer 
	Parameter ICACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter ITCM_SIZE bound to: 0 - type: integer 
	Parameter DCACHE_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter DTCM_SIZE bound to: 0 - type: integer 
	Parameter WRITEBUFFER_SIZE bound to: 8 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter MNMIVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter MTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter HTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter STVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000011000000 
	Parameter UTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000100000000 
	Parameter JEDEC_BANK bound to: 10 - type: integer 
	Parameter JEDEC_MANUFACTURER_ID bound to: 8'b01101110 
	Parameter HARTID bound to: 0 - type: integer 
	Parameter PARCEL_SIZE bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 10 - type: integer 
	Parameter AHB_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AHB_DATA_WIDTH bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter HAS_USER bound to: 1'b1 
	Parameter HAS_SUPER bound to: 1'b1 
	Parameter HAS_HYPER bound to: 1'b1 
	Parameter HAS_BPU bound to: 1'b1 
	Parameter HAS_FPU bound to: 1'b1 
	Parameter HAS_MMU bound to: 1'b1 
	Parameter HAS_RVM bound to: 1'b1 
	Parameter HAS_RVA bound to: 1'b1 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter IS_RV32E bound to: 1'b1 
	Parameter MULT_LATENCY bound to: 1'b1 
	Parameter BREAKPOINTS bound to: 8 - type: integer 
	Parameter PMA_CNT bound to: 4 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter BP_LOCAL_BITS bound to: 10 - type: integer 
	Parameter BP_LOCAL_BITS_LSB bound to: 2 - type: integer 
	Parameter ICACHE_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_WAYS bound to: 1 - type: integer 
	Parameter ICACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter ITCM_SIZE bound to: 0 - type: integer 
	Parameter DCACHE_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter DTCM_SIZE bound to: 0 - type: integer 
	Parameter WRITEBUFFER_SIZE bound to: 8 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter MNMIVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter MTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter HTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter STVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000011000000 
	Parameter UTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000100000000 
	Parameter JEDEC_BANK bound to: 10 - type: integer 
	Parameter JEDEC_MANUFACTURER_ID bound to: 8'b01101110 
	Parameter HARTID bound to: 0 - type: integer 
	Parameter PARCEL_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'riscv_pu_axi4' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/pu/axi4/riscv_pu_axi4.vhd:52' bound to instance 'dut' of component 'riscv_pu_axi4' [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/pu_riscv_synthesis.vhd:528]
INFO: [Synth 8-638] synthesizing module 'riscv_pu_axi4' [/home/us1/github/PU-RISCV/rtl/vhdl/pu/axi4/riscv_pu_axi4.vhd:241]
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 10 - type: integer 
	Parameter AHB_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AHB_DATA_WIDTH bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter HAS_USER bound to: 1'b1 
	Parameter HAS_SUPER bound to: 1'b1 
	Parameter HAS_HYPER bound to: 1'b1 
	Parameter HAS_BPU bound to: 1'b1 
	Parameter HAS_FPU bound to: 1'b1 
	Parameter HAS_MMU bound to: 1'b1 
	Parameter HAS_RVM bound to: 1'b1 
	Parameter HAS_RVA bound to: 1'b1 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter IS_RV32E bound to: 1'b1 
	Parameter MULT_LATENCY bound to: 1'b1 
	Parameter BREAKPOINTS bound to: 8 - type: integer 
	Parameter PMA_CNT bound to: 4 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter BP_LOCAL_BITS bound to: 10 - type: integer 
	Parameter BP_LOCAL_BITS_LSB bound to: 2 - type: integer 
	Parameter ICACHE_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_WAYS bound to: 1 - type: integer 
	Parameter ICACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter ITCM_SIZE bound to: 0 - type: integer 
	Parameter DCACHE_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter DTCM_SIZE bound to: 0 - type: integer 
	Parameter WRITEBUFFER_SIZE bound to: 8 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter MNMIVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter MTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter HTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter STVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000011000000 
	Parameter UTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000100000000 
	Parameter JEDEC_BANK bound to: 10 - type: integer 
	Parameter JEDEC_MANUFACTURER_ID bound to: 8'b01101110 
	Parameter HARTID bound to: 0 - type: integer 
	Parameter PARCEL_SIZE bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter HAS_USER bound to: 1'b1 
	Parameter HAS_SUPER bound to: 1'b1 
	Parameter HAS_HYPER bound to: 1'b1 
	Parameter HAS_BPU bound to: 1'b1 
	Parameter HAS_FPU bound to: 1'b1 
	Parameter HAS_MMU bound to: 1'b1 
	Parameter HAS_RVA bound to: 1'b1 
	Parameter HAS_RVM bound to: 1'b1 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter IS_RV32E bound to: 1'b1 
	Parameter MULT_LATENCY bound to: 1'b1 
	Parameter BREAKPOINTS bound to: 8 - type: integer 
	Parameter PMA_CNT bound to: 4 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter BP_LOCAL_BITS bound to: 10 - type: integer 
	Parameter BP_LOCAL_BITS_LSB bound to: 2 - type: integer 
	Parameter DU_ADDR_SIZE bound to: 12 - type: integer 
	Parameter MAX_BREAKPOINTS bound to: 8 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter MNMIVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter MTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter HTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter STVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000011000000 
	Parameter UTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000100000000 
	Parameter JEDEC_BANK bound to: 10 - type: integer 
	Parameter JEDEC_MANUFACTURER_ID bound to: 8'b01101110 
	Parameter HARTID bound to: 0 - type: integer 
	Parameter PARCEL_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'riscv_core' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:52' bound to instance 'core' of component 'riscv_core' [/home/us1/github/PU-RISCV/rtl/vhdl/pu/axi4/riscv_pu_axi4.vhd:616]
INFO: [Synth 8-638] synthesizing module 'riscv_core' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:152]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter HAS_USER bound to: 1'b1 
	Parameter HAS_SUPER bound to: 1'b1 
	Parameter HAS_HYPER bound to: 1'b1 
	Parameter HAS_BPU bound to: 1'b1 
	Parameter HAS_FPU bound to: 1'b1 
	Parameter HAS_MMU bound to: 1'b1 
	Parameter HAS_RVA bound to: 1'b1 
	Parameter HAS_RVM bound to: 1'b1 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter IS_RV32E bound to: 1'b1 
	Parameter MULT_LATENCY bound to: 1'b1 
	Parameter BREAKPOINTS bound to: 8 - type: integer 
	Parameter PMA_CNT bound to: 4 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter BP_LOCAL_BITS bound to: 10 - type: integer 
	Parameter BP_LOCAL_BITS_LSB bound to: 2 - type: integer 
	Parameter DU_ADDR_SIZE bound to: 12 - type: integer 
	Parameter MAX_BREAKPOINTS bound to: 8 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter MNMIVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter MTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter HTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter STVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000011000000 
	Parameter UTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000100000000 
	Parameter JEDEC_BANK bound to: 10 - type: integer 
	Parameter JEDEC_MANUFACTURER_ID bound to: 8'b01101110 
	Parameter HARTID bound to: 0 - type: integer 
	Parameter PARCEL_SIZE bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter PARCEL_SIZE bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'riscv_if' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/fetch/riscv_if.vhd:52' bound to instance 'if_unit' of component 'riscv_if' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:802]
INFO: [Synth 8-638] synthesizing module 'riscv_if' [/home/us1/github/PU-RISCV/rtl/vhdl/core/fetch/riscv_if.vhd:95]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter PARCEL_SIZE bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'riscv_if' (1#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/fetch/riscv_if.vhd:95]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'riscv_id' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:52' bound to instance 'id_unit' of component 'riscv_id' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:841]
INFO: [Synth 8-638] synthesizing module 'riscv_id' [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:130]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
WARNING: [Synth 8-153] case item 16'bx000000100001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:491]
WARNING: [Synth 8-153] case item 16'bx000000100101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:491]
WARNING: [Synth 8-153] case item 16'bx000000100001110 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:491]
WARNING: [Synth 8-153] case item 16'bx000000101001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:491]
WARNING: [Synth 8-153] case item 16'bx000000101101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:491]
WARNING: [Synth 8-153] case item 16'bx000000110001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:491]
WARNING: [Synth 8-153] case item 16'bx000000110101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:491]
WARNING: [Synth 8-153] case item 16'bx000000111001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:491]
WARNING: [Synth 8-153] case item 16'bx000000111101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:491]
WARNING: [Synth 8-153] case item 64'b000000000000000000000000000000000000xxxxxxxx00000000000000001111 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:825]
WARNING: [Synth 8-153] case item 16'bxxxxxxxxxxx01101 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxxxxx00101 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxxxxx11011 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx00011001 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx00011000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx00111000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx10011000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx10111000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx11011000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx11111000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx00000100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx000000000001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'b0xxxxxxx00000110 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx010000000001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx10000100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx000000010001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx11000100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx000000011001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx11100100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx000000011101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx000000x00100100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx000000000101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx01000100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx000000001001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx01100100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx000000001101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx000000x10100100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx000000010101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx010000x10100100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx010000010101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bx010000010101110 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'b0xxxxxxx00111100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'b0xxxxxxx01011100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'b0xxxxxxx01111100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'b0xxxxxxx10111100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'b0xxxxxxx11011100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'b0xxxxxxx11111100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:841]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx00000000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx00100000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx01000000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx01100000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx10000000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx10100000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx11000000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx00001000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx00101000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx01001000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx01101000 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:952]
WARNING: [Synth 8-153] case item 16'bx000000100001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:989]
WARNING: [Synth 8-153] case item 16'bx000000100101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:989]
WARNING: [Synth 8-153] case item 16'bx000000100001110 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:989]
WARNING: [Synth 8-153] case item 16'bx000000101001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:989]
WARNING: [Synth 8-153] case item 16'bx000000101101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:989]
WARNING: [Synth 8-153] case item 16'bx000000110001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:989]
WARNING: [Synth 8-153] case item 16'bx000000110101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:989]
WARNING: [Synth 8-153] case item 16'bx000000111001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:989]
WARNING: [Synth 8-153] case item 16'bx000000111101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:989]
INFO: [Synth 8-256] done synthesizing module 'riscv_id' (2#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:130]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter HAS_RVA bound to: 1'b1 
	Parameter HAS_RVM bound to: 1'b1 
	Parameter MULT_LATENCY bound to: 1'b1 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'riscv_execution' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:52' bound to instance 'execution_unit' of component 'riscv_execution' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:903]
INFO: [Synth 8-638] synthesizing module 'riscv_execution' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:150]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter HAS_RVA bound to: 1'b1 
	Parameter HAS_RVM bound to: 1'b1 
	Parameter MULT_LATENCY bound to: 1'b1 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
WARNING: [Synth 8-153] case item 4'bxxx1 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:413]
WARNING: [Synth 8-153] case item 4'bxx10 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:413]
WARNING: [Synth 8-153] case item 4'bx100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:413]
WARNING: [Synth 8-153] case item 4'bxxx1 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:443]
WARNING: [Synth 8-153] case item 4'bxx10 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:443]
WARNING: [Synth 8-153] case item 4'bx100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:443]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
INFO: [Synth 8-3491] module 'riscv_alu' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:53' bound to instance 'alu' of component 'riscv_alu' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:471]
INFO: [Synth 8-638] synthesizing module 'riscv_alu' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:91]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
WARNING: [Synth 8-153] case item 16'bxxxxxxxxxxx01101 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bxxxxxxxxxxx00101 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bxxxxxxxxxxx11011 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx00011001 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx00000100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx000000000001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'b0xxxxxxx00000110 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx010000000001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx10000100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx000000010001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx11000100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx000000011001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx11100100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx000000011101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx000000x00100100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx000000000101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx01000100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx000000001001100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bxxxxxxxx01100100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx000000001101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx000000x10100100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx000000010101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx010000x10100100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx010000010101100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'bx010000010101110 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'b0xxxxxxx00111100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
WARNING: [Synth 8-153] case item 16'b0xxxxxxx10111100 will never be executed [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:160]
INFO: [Common 17-14] Message 'Synth 8-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'riscv_alu' (3#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_alu.vhd:91]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'riscv_lsu' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_lsu.vhd:52' bound to instance 'lsu' of component 'riscv_lsu' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:496]
INFO: [Synth 8-638] synthesizing module 'riscv_lsu' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_lsu.vhd:100]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_lsu' (4#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_lsu.vhd:100]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'riscv_bu' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_bu.vhd:53' bound to instance 'bu' of component 'riscv_bu' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:531]
INFO: [Synth 8-638] synthesizing module 'riscv_bu' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_bu.vhd:104]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'riscv_bu' (5#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_bu.vhd:104]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'riscv_mul' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_mul.vhd:52' bound to instance 'mul' of component 'riscv_mul' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:574]
INFO: [Synth 8-638] synthesizing module 'riscv_mul' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_mul.vhd:81]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_mul.vhd:402]
INFO: [Synth 8-256] done synthesizing module 'riscv_mul' (6#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_mul.vhd:81]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'riscv_div' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_div.vhd:53' bound to instance 'div' of component 'riscv_div' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:593]
INFO: [Synth 8-638] synthesizing module 'riscv_div' [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_div.vhd:82]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_div' (7#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_div.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'riscv_execution' (8#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_execution.vhd:150]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'riscv_memory' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:52' bound to instance 'memory_unit' of component 'riscv_memory' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:981]
INFO: [Synth 8-638] synthesizing module 'riscv_memory' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:91]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
WARNING: [Synth 8-614] signal 'wb_stall' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:106]
WARNING: [Synth 8-614] signal 'ex_pc' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:106]
WARNING: [Synth 8-614] signal 'rstn' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:118]
WARNING: [Synth 8-614] signal 'wb_stall' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:118]
WARNING: [Synth 8-614] signal 'ex_instr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:118]
WARNING: [Synth 8-614] signal 'mem_exception_signal' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:158]
WARNING: [Synth 8-614] signal 'wb_exception' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:158]
WARNING: [Synth 8-614] signal 'wb_stall' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:158]
WARNING: [Synth 8-614] signal 'ex_exception' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'riscv_memory' (9#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:91]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'riscv_wb' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_wb.vhd:52' bound to instance 'wb_unit' of component 'riscv_wb' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'riscv_wb' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_wb.vhd:96]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'riscv_wb' (10#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_wb.vhd:96]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter FLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter IS_RV32E bound to: 1'b1 
	Parameter HAS_RVN bound to: 1'b1 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter HAS_FPU bound to: 1'b1 
	Parameter HAS_MMU bound to: 1'b1 
	Parameter HAS_RVM bound to: 1'b1 
	Parameter HAS_RVA bound to: 1'b1 
	Parameter HAS_RVB bound to: 1'b1 
	Parameter HAS_RVT bound to: 1'b1 
	Parameter HAS_RVP bound to: 1'b1 
	Parameter HAS_EXT bound to: 1'b1 
	Parameter HAS_USER bound to: 1'b1 
	Parameter HAS_SUPER bound to: 1'b1 
	Parameter HAS_HYPER bound to: 1'b1 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter MNMIVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter MTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter HTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter STVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000011000000 
	Parameter UTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000100000000 
	Parameter JEDEC_BANK bound to: 10 - type: integer 
	Parameter JEDEC_MANUFACTURER_ID bound to: 8'b01101110 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter HARTID bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'riscv_state' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_state.vhd:52' bound to instance 'cpu_state' of component 'riscv_state' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:1051]
INFO: [Synth 8-638] synthesizing module 'riscv_state' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_state.vhd:143]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter FLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter IS_RV32E bound to: 1'b1 
	Parameter HAS_RVN bound to: 1'b1 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter HAS_FPU bound to: 1'b1 
	Parameter HAS_MMU bound to: 1'b1 
	Parameter HAS_RVM bound to: 1'b1 
	Parameter HAS_RVA bound to: 1'b1 
	Parameter HAS_RVB bound to: 1'b1 
	Parameter HAS_RVT bound to: 1'b1 
	Parameter HAS_RVP bound to: 1'b1 
	Parameter HAS_EXT bound to: 1'b1 
	Parameter HAS_USER bound to: 1'b1 
	Parameter HAS_SUPER bound to: 1'b1 
	Parameter HAS_HYPER bound to: 1'b1 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter MNMIVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter MTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter HTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter STVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000011000000 
	Parameter UTVEC_DEFAULT bound to: 64'b0000000000000000000000000000000000000000000000000000000100000000 
	Parameter JEDEC_BANK bound to: 10 - type: integer 
	Parameter JEDEC_MANUFACTURER_ID bound to: 8'b01101110 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter HARTID bound to: 0 - type: integer 
CRITICAL WARNING: [Synth 8-507] null range (63 downto 64) not supported [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_state.vhd:1523]
CRITICAL WARNING: [Synth 8-507] null range (63 downto 64) not supported [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_state.vhd:1523]
INFO: [Synth 8-256] done synthesizing module 'riscv_state' (11#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_state.vhd:143]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter AR_BITS bound to: 5 - type: integer 
	Parameter RDPORTS bound to: 1 - type: integer 
	Parameter WRPORTS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'riscv_rf' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_rf.vhd:52' bound to instance 'rf_unit' of component 'riscv_rf' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:1140]
INFO: [Synth 8-638] synthesizing module 'riscv_rf' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_rf.vhd:83]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter AR_BITS bound to: 5 - type: integer 
	Parameter RDPORTS bound to: 1 - type: integer 
	Parameter WRPORTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_rf' (12#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_rf.vhd:83]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter HAS_BPU bound to: 1'b1 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter BP_LOCAL_BITS bound to: 10 - type: integer 
	Parameter BP_LOCAL_BITS_LSB bound to: 2 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter AVOID_X bound to: 1'b0 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'riscv_bp' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_bp.vhd:52' bound to instance 'bp_unit' of component 'riscv_bp' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:1170]
INFO: [Synth 8-638] synthesizing module 'riscv_bp' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_bp.vhd:86]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter HAS_BPU bound to: 1'b1 
	Parameter BP_GLOBAL_BITS bound to: 2 - type: integer 
	Parameter BP_LOCAL_BITS bound to: 10 - type: integer 
	Parameter BP_LOCAL_BITS_LSB bound to: 2 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter AVOID_X bound to: 1'b0 
	Parameter PC_INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ABITS bound to: 12 - type: integer 
	Parameter DBITS bound to: 2 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_ram_1r1w' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1r1w.vhd:50' bound to instance 'ram_1r1w' of component 'riscv_ram_1r1w' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_bp.vhd:155]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_1r1w' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1r1w.vhd:73]
	Parameter ABITS bound to: 12 - type: integer 
	Parameter DBITS bound to: 2 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter ABITS bound to: 12 - type: integer 
	Parameter DBITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'riscv_ram_1r1w_generic' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1r1w_generic.vhd:52' bound to instance 'ram_inst' of component 'riscv_ram_1r1w_generic' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1r1w.vhd:111]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_1r1w_generic' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1r1w_generic.vhd:73]
	Parameter ABITS bound to: 12 - type: integer 
	Parameter DBITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_1r1w_generic' (13#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1r1w_generic.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_1r1w' (14#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1r1w.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'riscv_bp' (15#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_bp.vhd:86]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter DU_ADDR_SIZE bound to: 12 - type: integer 
	Parameter MAX_BREAKPOINTS bound to: 8 - type: integer 
	Parameter BREAKPOINTS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'riscv_du' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_du.vhd:52' bound to instance 'du_unit' of component 'riscv_du' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:1203]
INFO: [Synth 8-638] synthesizing module 'riscv_du' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_du.vhd:114]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter ILEN bound to: 64 - type: integer 
	Parameter EXCEPTION_SIZE bound to: 16 - type: integer 
	Parameter DU_ADDR_SIZE bound to: 12 - type: integer 
	Parameter MAX_BREAKPOINTS bound to: 8 - type: integer 
	Parameter BREAKPOINTS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_du' (16#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_du.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'riscv_core' (17#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_core.vhd:152]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PARCEL_SIZE bound to: 64 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter PMA_CNT bound to: 4 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter ICACHE_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_WAYS bound to: 1 - type: integer 
	Parameter ICACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter ITCM_SIZE bound to: 0 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_imem_ctrl' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:53' bound to instance 'imem_ctrl' of component 'riscv_imem_ctrl' [/home/us1/github/PU-RISCV/rtl/vhdl/pu/axi4/riscv_pu_axi4.vhd:710]
INFO: [Synth 8-638] synthesizing module 'riscv_imem_ctrl' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:117]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PARCEL_SIZE bound to: 64 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter PMA_CNT bound to: 4 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter ICACHE_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_WAYS bound to: 1 - type: integer 
	Parameter ICACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter ITCM_SIZE bound to: 0 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DBITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'riscv_membuf' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:53' bound to instance 'nxt_pc_queue_inst' of component 'riscv_membuf' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:573]
INFO: [Synth 8-638] synthesizing module 'riscv_membuf' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:79]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DBITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DBITS bound to: 64 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 0 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'riscv_ram_queue' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:53' bound to instance 'ram_queue' of component 'riscv_ram_queue' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:126]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_queue' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:83]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DBITS bound to: 64 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'queue_data' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'd_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'queue_xadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:165]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:165]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:165]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:165]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:165]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:188]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:188]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:188]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:188]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:188]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:211]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:211]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:211]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:211]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:211]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:234]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:234]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:234]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:234]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_queue' (18#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:83]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:149]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:149]
WARNING: [Synth 8-614] signal 'req_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:149]
WARNING: [Synth 8-614] signal 'ack_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:149]
WARNING: [Synth 8-614] signal 'access_pending' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'riscv_membuf' (19#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:79]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
INFO: [Synth 8-3491] module 'riscv_memmisaligned' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_memmisaligned.vhd:53' bound to instance 'misaligned_inst' of component 'riscv_memmisaligned' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:608]
INFO: [Synth 8-638] synthesizing module 'riscv_memmisaligned' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_memmisaligned.vhd:72]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'riscv_memmisaligned' (20#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_memmisaligned.vhd:72]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'riscv_mmu' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mmu.vhd:52' bound to instance 'mmu_inst' of component 'riscv_mmu' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:623]
INFO: [Synth 8-638] synthesizing module 'riscv_mmu' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mmu.vhd:90]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_mmu' (21#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mmu.vhd:90]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PMA_CNT bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'riscv_pmachk' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_pmachk.vhd:52' bound to instance 'pmachk_inst' of component 'riscv_pmachk' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:655]
INFO: [Synth 8-638] synthesizing module 'riscv_pmachk' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_pmachk.vhd:83]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PMA_CNT bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_pmachk' (22#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_pmachk.vhd:83]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'riscv_pmpchk' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_pmpchk.vhd:52' bound to instance 'pmpchk_inst' of component 'riscv_pmpchk' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:687]
INFO: [Synth 8-638] synthesizing module 'riscv_pmpchk' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_pmpchk.vhd:76]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_pmpchk' (23#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_pmpchk.vhd:76]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter ICACHE_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_WAYS bound to: 1 - type: integer 
	Parameter ICACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_icache_core' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_icache_core.vhd:53' bound to instance 'icache_inst' of component 'riscv_icache_core' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:710]
INFO: [Synth 8-638] synthesizing module 'riscv_icache_core' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_icache_core.vhd:102]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter ICACHE_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_WAYS bound to: 1 - type: integer 
	Parameter ICACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter ABITS bound to: 10 - type: integer 
	Parameter DBITS bound to: 48 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_ram_1rw' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:50' bound to instance 'tag_ram' of component 'riscv_ram_1rw' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_icache_core.vhd:476]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_1rw' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:68]
	Parameter ABITS bound to: 10 - type: integer 
	Parameter DBITS bound to: 48 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter ABITS bound to: 10 - type: integer 
	Parameter DBITS bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'riscv_ram_1rw_generic' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:52' bound to instance 'ram_inst' of component 'riscv_ram_1rw_generic' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:96]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_1rw_generic' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:69]
	Parameter ABITS bound to: 10 - type: integer 
	Parameter DBITS bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_1rw_generic' (24#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_1rw' (25#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:68]
	Parameter ABITS bound to: 10 - type: integer 
	Parameter DBITS bound to: 512 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_ram_1rw' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:50' bound to instance 'data_ram' of component 'riscv_ram_1rw' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_icache_core.vhd:531]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_1rw__parameterized1' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:68]
	Parameter ABITS bound to: 10 - type: integer 
	Parameter DBITS bound to: 512 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter ABITS bound to: 10 - type: integer 
	Parameter DBITS bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'riscv_ram_1rw_generic' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:52' bound to instance 'ram_inst' of component 'riscv_ram_1rw_generic' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:96]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_1rw_generic__parameterized1' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:69]
	Parameter ABITS bound to: 10 - type: integer 
	Parameter DBITS bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_1rw_generic__parameterized1' (25#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_1rw__parameterized1' (25#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'riscv_icache_core' (26#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_icache_core.vhd:102]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'riscv_dext' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:53' bound to instance 'dext_inst' of component 'riscv_dext' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:783]
INFO: [Synth 8-638] synthesizing module 'riscv_dext' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:96]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'biu_stb_ack_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:150]
WARNING: [Synth 8-614] signal 'biu_ack_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:150]
WARNING: [Synth 8-614] signal 'biu_err_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:150]
WARNING: [Synth 8-614] signal 'inflight' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:150]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:169]
WARNING: [Synth 8-614] signal 'inflight' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:169]
WARNING: [Synth 8-614] signal 'biu_ack_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:169]
WARNING: [Synth 8-614] signal 'biu_err_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:169]
WARNING: [Synth 8-614] signal 'discard' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'riscv_dext' (27#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:96]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DBITS bound to: 64 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 4 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'riscv_ram_queue' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:53' bound to instance 'ext_vadr_queue_inst' of component 'riscv_ram_queue' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:824]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_queue__parameterized1' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:83]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DBITS bound to: 64 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 4 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'queue_data' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'd_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'queue_xadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:165]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:165]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:165]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:165]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:165]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:188]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:188]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:188]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:188]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:188]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:211]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:211]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:211]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:211]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:211]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:234]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:234]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:234]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:234]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_queue__parameterized1' (27#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:83]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'riscv_mux' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mux.vhd:53' bound to instance 'riscv_mux_inst' of component 'riscv_mux' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:852]
INFO: [Synth 8-638] synthesizing module 'riscv_mux' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mux.vhd:97]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mux.vhd:109]
INFO: [Synth 8-226] default block is never used [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mux.vhd:203]
INFO: [Synth 8-226] default block is never used [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mux.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'riscv_mux' (28#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mux.vhd:97]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DBITS bound to: 131 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 4 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'riscv_ram_queue' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:53' bound to instance 'parcel_queue_inst' of component 'riscv_ram_queue' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:933]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_queue__parameterized3' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:83]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DBITS bound to: 131 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 4 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'queue_wadr' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:108]
WARNING: [Synth 8-614] signal 'clr_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'ena_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'we_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 're_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'queue_data' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
WARNING: [Synth 8-614] signal 'd_i' is read in the process but is not in the sensitivity list [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:134]
INFO: [Common 17-14] Message 'Synth 8-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_queue__parameterized3' (28#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'riscv_imem_ctrl' (29#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:117]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter PMA_CNT bound to: 4 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter DCACHE_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter DTCM_SIZE bound to: 0 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_dmem_ctrl' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:52' bound to instance 'dmem_ctrl' of component 'riscv_dmem_ctrl' [/home/us1/github/PU-RISCV/rtl/vhdl/pu/axi4/riscv_pu_axi4.vhd:772]
INFO: [Synth 8-638] synthesizing module 'riscv_dmem_ctrl' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:115]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
	Parameter PMA_CNT bound to: 4 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
	Parameter DCACHE_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter DTCM_SIZE bound to: 0 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DBITS bound to: 133 - type: integer 
INFO: [Synth 8-3491] module 'riscv_membuf' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:53' bound to instance 'membuf_inst' of component 'riscv_membuf' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:521]
INFO: [Synth 8-638] synthesizing module 'riscv_membuf__parameterized1' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:79]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DBITS bound to: 133 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DBITS bound to: 133 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 0 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'riscv_ram_queue' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:53' bound to instance 'ram_queue' of component 'riscv_ram_queue' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:126]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_queue__parameterized5' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:83]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DBITS bound to: 133 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_queue__parameterized5' (29#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'riscv_membuf__parameterized1' (29#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:79]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter HAS_RVC bound to: 1'b1 
INFO: [Synth 8-3491] module 'riscv_memmisaligned' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_memmisaligned.vhd:53' bound to instance 'misaligned_inst' of component 'riscv_memmisaligned' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:553]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'riscv_mmu' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mmu.vhd:52' bound to instance 'mmu_inst' of component 'riscv_mmu' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:568]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PMA_CNT bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'riscv_pmachk' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_pmachk.vhd:52' bound to instance 'pmachk_inst' of component 'riscv_pmachk' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:602]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PMP_CNT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'riscv_pmpchk' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_pmpchk.vhd:52' bound to instance 'pmpchk_inst' of component 'riscv_pmpchk' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:636]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter DCACHE_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_dcache_core' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:53' bound to instance 'dcache_inst' of component 'riscv_dcache_core' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:659]
INFO: [Synth 8-638] synthesizing module 'riscv_dcache_core' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:103]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter DCACHE_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_REPLACE_ALG bound to: 0 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter ABITS bound to: 9 - type: integer 
	Parameter DBITS bound to: 49 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_ram_1rw' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:50' bound to instance 'tag_ram' of component 'riscv_ram_1rw' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:666]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_1rw__parameterized3' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:68]
	Parameter ABITS bound to: 9 - type: integer 
	Parameter DBITS bound to: 49 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter ABITS bound to: 9 - type: integer 
	Parameter DBITS bound to: 49 - type: integer 
INFO: [Synth 8-3491] module 'riscv_ram_1rw_generic' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:52' bound to instance 'ram_inst' of component 'riscv_ram_1rw_generic' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:96]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_1rw_generic__parameterized3' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:69]
	Parameter ABITS bound to: 9 - type: integer 
	Parameter DBITS bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_1rw_generic__parameterized3' (29#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_1rw__parameterized3' (29#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:68]
	Parameter ABITS bound to: 9 - type: integer 
	Parameter DBITS bound to: 49 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_ram_1rw' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:50' bound to instance 'tag_ram' of component 'riscv_ram_1rw' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:666]
	Parameter ABITS bound to: 9 - type: integer 
	Parameter DBITS bound to: 512 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_ram_1rw' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:50' bound to instance 'data_ram' of component 'riscv_ram_1rw' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:780]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_1rw__parameterized5' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:68]
	Parameter ABITS bound to: 9 - type: integer 
	Parameter DBITS bound to: 512 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter ABITS bound to: 9 - type: integer 
	Parameter DBITS bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'riscv_ram_1rw_generic' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:52' bound to instance 'ram_inst' of component 'riscv_ram_1rw_generic' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:96]
INFO: [Synth 8-638] synthesizing module 'riscv_ram_1rw_generic__parameterized5' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:69]
	Parameter ABITS bound to: 9 - type: integer 
	Parameter DBITS bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_1rw_generic__parameterized5' (29#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'riscv_ram_1rw__parameterized5' (29#1) [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:68]
	Parameter ABITS bound to: 9 - type: integer 
	Parameter DBITS bound to: 512 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'riscv_ram_1rw' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_1rw.vhd:50' bound to instance 'data_ram' of component 'riscv_ram_1rw' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:780]
INFO: [Synth 8-226] default block is never used [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:968]
INFO: [Synth 8-226] default block is never used [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:968]
INFO: [Synth 8-226] default block is never used [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:1058]
INFO: [Synth 8-256] done synthesizing module 'riscv_dcache_core' (30#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:103]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'riscv_dext' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:53' bound to instance 'dext_inst' of component 'riscv_dext' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:737]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'riscv_mux' declared at '/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_mux.vhd:53' bound to instance 'riscv_mux_inst' of component 'riscv_mux' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:778]
INFO: [Synth 8-256] done synthesizing module 'riscv_dmem_ctrl' (31#1) [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd:115]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 10 - type: integer 
	Parameter AHB_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AHB_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'riscv_biu2axi4' declared at '/home/us1/github/PU-RISCV/rtl/verilog/pu/axi4/riscv_biu2axi4.sv:45' bound to instance 'ibiu' of component 'riscv_biu2axi4' [/home/us1/github/PU-RISCV/rtl/vhdl/pu/axi4/riscv_pu_axi4.vhd:833]
INFO: [Synth 8-6157] synthesizing module 'riscv_biu2axi4' [/home/us1/github/PU-RISCV/rtl/verilog/pu/axi4/riscv_biu2axi4.sv:45]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 10 - type: integer 
	Parameter AHB_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AHB_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/us1/github/PU-RISCV/rtl/verilog/pu/axi4/riscv_biu2axi4.sv:150]
INFO: [Synth 8-226] default block is never used [/home/us1/github/PU-RISCV/rtl/verilog/pu/axi4/riscv_biu2axi4.sv:167]
INFO: [Synth 8-6157] synthesizing module 'riscv_ahb2axi' [/home/us1/github/PU-RISCV/rtl/verilog/pu/riscv_ahb2axi.sv:43]
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 10 - type: integer 
	Parameter AHB_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AHB_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RV_PIC_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000011000000000000000000 
	Parameter RV_ICCM_SADR bound to: 64'b0000000000000000000000000000000011101110000000000000000000000000 
	Parameter RV_DCCM_SADR bound to: 64'b0000000000000000000000000000000011110000000001000000000000000000 
	Parameter RV_ICCM_SIZE bound to: 1024 - type: integer 
	Parameter RV_DCCM_SIZE bound to: 64 - type: integer 
	Parameter RV_PIC_SIZE bound to: 64 - type: integer 
	Parameter RV_ICCM_ENABLE bound to: 1'b1 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_ahb2axi' (32#1) [/home/us1/github/PU-RISCV/rtl/verilog/pu/riscv_ahb2axi.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'riscv_biu2axi4' (33#1) [/home/us1/github/PU-RISCV/rtl/verilog/pu/axi4/riscv_biu2axi4.sv:45]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PLEN bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 10 - type: integer 
	Parameter AHB_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AHB_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'riscv_biu2axi4' declared at '/home/us1/github/PU-RISCV/rtl/verilog/pu/axi4/riscv_biu2axi4.sv:45' bound to instance 'dbiu' of component 'riscv_biu2axi4' [/home/us1/github/PU-RISCV/rtl/vhdl/pu/axi4/riscv_pu_axi4.vhd:913]
INFO: [Synth 8-256] done synthesizing module 'riscv_pu_axi4' (34#1) [/home/us1/github/PU-RISCV/rtl/vhdl/pu/axi4/riscv_pu_axi4.vhd:241]
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'mpsoc_axi4_spram' declared at '/home/us1/github/PU-RISCV/synthesis/verilog/axi4/vivado/spram/core/mpsoc_axi4_spram.sv:43' bound to instance 'instruction_axi4' of component 'mpsoc_axi4_spram' [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/pu_riscv_synthesis.vhd:702]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_axi4_spram' [/home/us1/github/PU-RISCV/synthesis/verilog/axi4/vivado/spram/core/mpsoc_axi4_spram.sv:43]
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 10 - type: integer 
	Parameter LOG_NR_BYTES bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/us1/github/PU-RISCV/synthesis/verilog/axi4/vivado/spram/core/mpsoc_axi4_spram.sv:265]
INFO: [Synth 8-155] case statement is not full and has no default [/home/us1/github/PU-RISCV/synthesis/verilog/axi4/vivado/spram/core/mpsoc_axi4_spram.sv:307]
INFO: [Synth 8-155] case statement is not full and has no default [/home/us1/github/PU-RISCV/synthesis/verilog/axi4/vivado/spram/core/mpsoc_axi4_spram.sv:200]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_axi4_spram' (35#1) [/home/us1/github/PU-RISCV/synthesis/verilog/axi4/vivado/spram/core/mpsoc_axi4_spram.sv:43]
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'mpsoc_axi4_spram' declared at '/home/us1/github/PU-RISCV/synthesis/verilog/axi4/vivado/spram/core/mpsoc_axi4_spram.sv:43' bound to instance 'data_axi4' of component 'mpsoc_axi4_spram' [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/pu_riscv_synthesis.vhd:772]
INFO: [Synth 8-256] done synthesizing module 'pu_riscv_synthesis' (36#1) [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/pu_riscv_synthesis.vhd:141]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2341.965 ; gain = 65.863 ; free physical = 9110 ; free virtual = 14302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2356.809 ; gain = 80.707 ; free physical = 9143 ; free virtual = 14335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2356.809 ; gain = 80.707 ; free physical = 9143 ; free virtual = 14335
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2356.809 ; gain = 0.000 ; free physical = 9002 ; free virtual = 14197
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/system.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/system.xdc:339]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/system.xdc:344]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/system.xdc:349]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/system.xdc:352]
Finished Parsing XDC File [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pu_riscv_synthesis_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pu_riscv_synthesis_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.152 ; gain = 0.000 ; free physical = 8691 ; free virtual = 13908
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2731.152 ; gain = 0.000 ; free physical = 8691 ; free virtual = 13908
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 9051 ; free virtual = 14267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 9049 ; free virtual = 14266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 9050 ; free virtual = 14267
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'riscv_lsu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'riscv_div'
INFO: [Synth 8-802] inferred FSM for state register 'buf_state_reg' in module 'riscv_ahb2axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'mpsoc_axi4_spram'
WARNING: [Synth 8-327] inferring latch for variable 'illegal_alu_cond_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/decode/riscv_id.vhd:812]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
                  iSTATE |                                1 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'riscv_lsu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  st_chk |                              001 |                               00
                  st_div |                              010 |                               01
                  st_res |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'riscv_div'
WARNING: [Synth 8-327] inferring latch for variable 'mem_pc_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:109]
WARNING: [Synth 8-327] inferring latch for variable 'mem_instr_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'mem_exception_signal_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_memory.vhd:161]
WARNING: [Synth 8-327] inferring latch for variable 'wb_pc_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_wb.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'wb_instr_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_wb.vhd:139]
WARNING: [Synth 8-327] inferring latch for variable 'wb_bubble_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_wb.vhd:343]
WARNING: [Synth 8-327] inferring latch for variable 'wb_exception_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_wb.vhd:185]
WARNING: [Synth 8-327] inferring latch for variable 'csr_mip_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_state.vhd:1210]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[0]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'empty_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:192]
WARNING: [Synth 8-327] inferring latch for variable 'full_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:238]
WARNING: [Synth 8-327] inferring latch for variable 'almost_empty_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:169]
WARNING: [Synth 8-327] inferring latch for variable 'almost_full_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'queue_wadr_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[1]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'access_pending_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'biu_stb_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_icache_core.vhd:853]
WARNING: [Synth 8-327] inferring latch for variable 'biu_adri_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_icache_core.vhd:854]
WARNING: [Synth 8-327] inferring latch for variable 'inflight_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:154]
WARNING: [Synth 8-327] inferring latch for variable 'discard_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dext.vhd:172]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[0]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'empty_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:192]
WARNING: [Synth 8-327] inferring latch for variable 'full_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:238]
WARNING: [Synth 8-327] inferring latch for variable 'almost_empty_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:169]
WARNING: [Synth 8-327] inferring latch for variable 'almost_full_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'queue_wadr_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[1]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[2]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[3]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[4]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[5]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[6]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[7]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[0]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'empty_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:192]
WARNING: [Synth 8-327] inferring latch for variable 'full_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:238]
WARNING: [Synth 8-327] inferring latch for variable 'almost_empty_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:169]
WARNING: [Synth 8-327] inferring latch for variable 'almost_full_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'queue_wadr_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[1]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[2]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[3]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[4]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[5]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[6]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[7]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[0]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'empty_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:192]
WARNING: [Synth 8-327] inferring latch for variable 'full_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:238]
WARNING: [Synth 8-327] inferring latch for variable 'almost_empty_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:169]
WARNING: [Synth 8-327] inferring latch for variable 'almost_full_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'queue_wadr_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'queue_data_reg[1]' [/home/us1/github/PU-RISCV/rtl/vhdl/memory/riscv_ram_queue.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'access_pending_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_membuf.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'memfsm_state_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:480]
WARNING: [Synth 8-327] inferring latch for variable 'generating_2[1].tag_valid_reg[1]' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:697]
WARNING: [Synth 8-327] inferring latch for variable 'generating_2[0].tag_valid_reg[0]' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:697]
WARNING: [Synth 8-327] inferring latch for variable 'write_buffer_hit_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:760]
WARNING: [Synth 8-327] inferring latch for variable 'biufsm_state_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:1085]
WARNING: [Synth 8-327] inferring latch for variable 'biu_we_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:1252]
WARNING: [Synth 8-327] inferring latch for variable 'biucmd_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:483]
WARNING: [Synth 8-327] inferring latch for variable 'generating_2[0].tag_dirty_reg[0]' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:711]
WARNING: [Synth 8-327] inferring latch for variable 'generating_2[1].tag_dirty_reg[1]' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:711]
WARNING: [Synth 8-327] inferring latch for variable 'flushing_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:474]
WARNING: [Synth 8-327] inferring latch for variable 'way_random_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:829]
WARNING: [Synth 8-327] inferring latch for variable 'biu_stb_o_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:1251]
WARNING: [Synth 8-327] inferring latch for variable 'biu_adri_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:1253]
WARNING: [Synth 8-327] inferring latch for variable 'biu_d_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:1254]
WARNING: [Synth 8-327] inferring latch for variable 'idx_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:532]
WARNING: [Synth 8-327] inferring latch for variable 'filling_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:457]
WARNING: [Synth 8-327] inferring latch for variable 'generating_7[0].write_buffer_dly_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:1044]
WARNING: [Synth 8-327] inferring latch for variable 'generating_7[1].write_buffer_dly_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/cache/riscv_dcache_core.vhd:1044]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                      WR |                               01 |                               01
                      RD |                               10 |                               10
                    PEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'buf_state_reg' using encoding 'sequential' in module 'riscv_ahb2axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
             WAIT_WVALID |                              010 |                              100
                   WRITE |                              011 |                              010
                  SEND_B |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'mpsoc_axi4_spram'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:02 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 7020 ; free virtual = 12243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  128 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 17    
	   3 Input   64 Bit       Adders := 6     
	   2 Input   62 Bit       Adders := 80    
	   2 Input   32 Bit       Adders := 41    
	   3 Input   32 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 11    
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 6     
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 114   
	               49 Bit    Registers := 3     
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 22    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 29    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 155   
+---Multipliers : 
	              64x64  Multipliers := 1     
+---RAMs : 
	             512K Bit	(1024 X 512 bit)          RAMs := 1     
	             256K Bit	(512 X 512 bit)          RAMs := 2     
	              48K Bit	(1024 X 48 bit)          RAMs := 1     
	              24K Bit	(512 X 49 bit)          RAMs := 2     
	               8K Bit	(4096 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 3     
	   2 Input  512 Bit        Muxes := 397   
	   3 Input  512 Bit        Muxes := 2     
	   4 Input  133 Bit        Muxes := 2     
	   2 Input  133 Bit        Muxes := 3     
	   4 Input  131 Bit        Muxes := 8     
	   2 Input  131 Bit        Muxes := 14    
	   2 Input  128 Bit        Muxes := 11    
	   5 Input  128 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 153   
	   4 Input   64 Bit        Muxes := 18    
	   5 Input   64 Bit        Muxes := 9     
	   3 Input   64 Bit        Muxes := 10    
	  55 Input   64 Bit        Muxes := 1     
	   4 Input   62 Bit        Muxes := 80    
	   2 Input   62 Bit        Muxes := 36    
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 26    
	   2 Input   48 Bit        Muxes := 11    
	   2 Input   32 Bit        Muxes := 1480  
	   2 Input   31 Bit        Muxes := 40    
	   2 Input   30 Bit        Muxes := 40    
	   2 Input   29 Bit        Muxes := 40    
	   2 Input   28 Bit        Muxes := 40    
	   2 Input   27 Bit        Muxes := 40    
	   2 Input   26 Bit        Muxes := 40    
	   2 Input   25 Bit        Muxes := 40    
	   2 Input   24 Bit        Muxes := 40    
	   2 Input   23 Bit        Muxes := 40    
	   2 Input   22 Bit        Muxes := 40    
	   2 Input   21 Bit        Muxes := 40    
	  17 Input   20 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 40    
	   2 Input   19 Bit        Muxes := 40    
	   2 Input   18 Bit        Muxes := 40    
	   2 Input   17 Bit        Muxes := 40    
	   2 Input   16 Bit        Muxes := 46    
	   2 Input   15 Bit        Muxes := 40    
	   2 Input   14 Bit        Muxes := 40    
	   4 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 40    
	   2 Input   12 Bit        Muxes := 42    
	   2 Input   11 Bit        Muxes := 40    
	   2 Input   10 Bit        Muxes := 43    
	   3 Input   10 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 45    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 57    
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 40    
	   3 Input    6 Bit        Muxes := 1     
	  69 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 5     
	  13 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 10    
	   3 Input    4 Bit        Muxes := 1     
	  21 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 24    
	   5 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	  21 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 58    
	   4 Input    2 Bit        Muxes := 7     
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 395   
	  10 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 35    
	  12 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 49    
	   4 Input    1 Bit        Muxes := 35    
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'du_we_frf_reg' into 'du_we_rf_reg' [/home/us1/github/PU-RISCV/rtl/vhdl/core/riscv_du.vhd:244]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/us1/github/PU-RISCV/rtl/vhdl/core/execute/riscv_mul.vhd:263]
DSP Report: Generating DSP mult_r, operation Mode is: A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP mult_r, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP mult_r, operation Mode is: PCIN+A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP generating_1.generating_4.mult_r_reg_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: operator mult_r is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: operator mult_r is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: Generating DSP mult_r, operation Mode is: A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP mult_r, operation Mode is: PCIN+A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP mult_r, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP generating_1.generating_4.mult_r_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: operator mult_r is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: operator mult_r is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: Generating DSP mult_r, operation Mode is: A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP mult_r, operation Mode is: PCIN+A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP mult_r, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP generating_1.generating_4.mult_r_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: operator mult_r is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: operator mult_r is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: Generating DSP mult_r, operation Mode is: A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP mult_r, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP mult_r, operation Mode is: PCIN+A2*B2.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: register mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: operator mult_r is absorbed into DSP mult_r.
DSP Report: Generating DSP generating_1.generating_4.mult_r_reg_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: register generating_1.generating_4.mult_r_reg_reg is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: operator mult_r is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
DSP Report: operator mult_r is absorbed into DSP generating_1.generating_4.mult_r_reg_reg.
INFO: [Synth 8-5546] ROM "interrupt_cause" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port id_stall in module riscv_state is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_int[2] in module riscv_state is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[63] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[62] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[61] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[60] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[59] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[58] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[57] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[56] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[55] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[54] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[53] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[52] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[51] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[50] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[49] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[48] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[47] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[46] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[45] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[44] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[43] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[42] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[41] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[40] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[39] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[38] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[37] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[36] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[35] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[34] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[33] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[32] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[63] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[62] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[61] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[60] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[59] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[58] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[57] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[56] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[55] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[54] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[53] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[52] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[51] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[50] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[49] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[48] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[47] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[46] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[45] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[44] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[43] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[42] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[41] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[40] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[39] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[38] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[37] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[36] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[35] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[34] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[33] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opA[32] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[63] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[62] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[61] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[60] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[59] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[58] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[57] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[56] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[55] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[54] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[53] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[52] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[51] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[50] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[49] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[48] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[47] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[46] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[45] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[44] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[43] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[42] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[41] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[40] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[39] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[38] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[37] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[36] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[35] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[34] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[33] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port opB[32] in module riscv_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_bubble in module riscv_mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port id_instr[63] in module riscv_mul is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[32]' (FDE) to 'execution_unit/generating_0.div/b_reg[33]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[33]' (FDE) to 'execution_unit/generating_0.div/b_reg[34]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[34]' (FDE) to 'execution_unit/generating_0.div/b_reg[35]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[35]' (FDE) to 'execution_unit/generating_0.div/b_reg[36]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[36]' (FDE) to 'execution_unit/generating_0.div/b_reg[37]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[37]' (FDE) to 'execution_unit/generating_0.div/b_reg[38]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[38]' (FDE) to 'execution_unit/generating_0.div/b_reg[39]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[39]' (FDE) to 'execution_unit/generating_0.div/b_reg[40]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[40]' (FDE) to 'execution_unit/generating_0.div/b_reg[41]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[41]' (FDE) to 'execution_unit/generating_0.div/b_reg[42]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[42]' (FDE) to 'execution_unit/generating_0.div/b_reg[43]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[43]' (FDE) to 'execution_unit/generating_0.div/b_reg[44]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[44]' (FDE) to 'execution_unit/generating_0.div/b_reg[45]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[45]' (FDE) to 'execution_unit/generating_0.div/b_reg[46]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[46]' (FDE) to 'execution_unit/generating_0.div/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[47]' (FDE) to 'execution_unit/generating_0.div/b_reg[48]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[48]' (FDE) to 'execution_unit/generating_0.div/b_reg[49]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[49]' (FDE) to 'execution_unit/generating_0.div/b_reg[50]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[50]' (FDE) to 'execution_unit/generating_0.div/b_reg[51]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[51]' (FDE) to 'execution_unit/generating_0.div/b_reg[52]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[52]' (FDE) to 'execution_unit/generating_0.div/b_reg[53]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[53]' (FDE) to 'execution_unit/generating_0.div/b_reg[54]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[54]' (FDE) to 'execution_unit/generating_0.div/b_reg[55]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[55]' (FDE) to 'execution_unit/generating_0.div/b_reg[56]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[56]' (FDE) to 'execution_unit/generating_0.div/b_reg[57]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[57]' (FDE) to 'execution_unit/generating_0.div/b_reg[58]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[58]' (FDE) to 'execution_unit/generating_0.div/b_reg[59]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[59]' (FDE) to 'execution_unit/generating_0.div/b_reg[60]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[60]' (FDE) to 'execution_unit/generating_0.div/b_reg[61]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[61]' (FDE) to 'execution_unit/generating_0.div/b_reg[62]'
INFO: [Synth 8-3886] merging instance 'execution_unit/generating_0.div/b_reg[62]' (FDE) to 'execution_unit/generating_0.div/b_reg[63]'
INFO: [Synth 8-3886] merging instance 'execution_unit/ex_instr_reg[12]' (FDE) to 'execution_unit/generating_0.div/div_instr_reg[12]'
INFO: [Synth 8-3886] merging instance 'execution_unit/ex_instr_reg[13]' (FDE) to 'execution_unit/generating_0.div/div_instr_reg[13]'
INFO: [Synth 8-3886] merging instance 'execution_unit/alu/alu_r_reg[32]' (FDCE) to 'execution_unit/alu/alu_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_reg[0]' (FDCE) to 'cpu_state/csr_mtvec_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_reg[1]' (FDCE) to 'cpu_state/csr_mtvec_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mnmivec_reg[0]' (FDCE) to 'cpu_state/csr_mnmivec_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_state/generating_31.csr_utvec_reg[0]' (FDCE) to 'cpu_state/generating_31.csr_utvec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\csr_mnmivec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_31.csr_utvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_29.csr_stvec_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[0]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[0]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[0]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[1]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[1]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[1]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\csr_mtvec_reg[2] )
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[4]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[4]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[4]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[5]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[5]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[5]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[6]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[6]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[6]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[7]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[7]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[7]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[8]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[8]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[8]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[9]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[9]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[9]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[10]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[10]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[10]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[11]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[11]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[11]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[12]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[12]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[12]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[13]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[13]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[13]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[14]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[14]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[14]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[15]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[15]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[15]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[16]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[16]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[16]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[17]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[17]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[17]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[18]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[18]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[18]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[19]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[19]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[19]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[20]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[20]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[20]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[21]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[21]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_mtvec_we_reg[21]' (FDRE) to 'cpu_state/csr_mtvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_utvec_we_reg[22]' (FDRE) to 'cpu_state/csr_utvec_we_reg[63]'
INFO: [Synth 8-3886] merging instance 'cpu_state/csr_stvec_we_reg[22]' (FDRE) to 'cpu_state/csr_stvec_we_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\csr_utvec_we_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\csr_stvec_we_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\csr_mtvec_we_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_5.csr_mideleg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_5.csr_mideleg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_5.csr_mideleg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_5.csr_mideleg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[0].generating_15.generating_16.csr_pmpaddr_reg[0][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[1].generating_15.generating_16.csr_pmpaddr_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[2].generating_15.generating_16.csr_pmpaddr_reg[2][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[3].generating_15.generating_16.csr_pmpaddr_reg[3][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[4].generating_15.generating_16.csr_pmpaddr_reg[4][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[5].generating_15.generating_16.csr_pmpaddr_reg[5][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[6].generating_15.generating_16.csr_pmpaddr_reg[6][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[7].generating_15.generating_16.csr_pmpaddr_reg[7][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[8].generating_15.generating_16.csr_pmpaddr_reg[8][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[9].generating_15.generating_16.csr_pmpaddr_reg[9][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[10].generating_15.generating_16.csr_pmpaddr_reg[10][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[11].generating_15.generating_16.csr_pmpaddr_reg[11][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[12].generating_15.generating_16.csr_pmpaddr_reg[12][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[13].generating_15.generating_16.csr_pmpaddr_reg[13][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[14].generating_15.generating_16.csr_pmpaddr_reg[14][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_14[15].generating_15.generating_16.csr_pmpaddr_reg[15][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_12[0].csr_pmpcfg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_12[1].csr_pmpcfg_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_12[2].csr_pmpcfg_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_12[3].csr_pmpcfg_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_12[4].csr_pmpcfg_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_12[5].csr_pmpcfg_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_12[6].csr_pmpcfg_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_12[7].csr_pmpcfg_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_13[8].csr_pmpcfg_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_13[9].csr_pmpcfg_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_13[10].csr_pmpcfg_reg[10][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_13[11].csr_pmpcfg_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_13[12].csr_pmpcfg_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_13[13].csr_pmpcfg_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_13[14].csr_pmpcfg_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\generating_11.generating_13[15].csr_pmpcfg_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execution_unit/\bu/bp_history_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execution_unit/\bu/bu_cacheflush_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execution_unit/\generating_0.mul/state_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/csr_mip_htip_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/csr_mie_heie_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/csr_mstatus_hie_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/csr_mip_heip_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (du_unit/\dbg_dato_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\csr_stvec_we_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\csr_stvec_we_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (execution_unit/\generating_0.mul/cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (execution_unit/\generating_0.mul/cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (execution_unit/\generating_0.mul/mul_bubble_reg )
WARNING: [Synth 8-3332] Sequential element (lsu/FSM_sequential_state_reg) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[47]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[46]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[45]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[44]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[43]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[42]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[41]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[40]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[39]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[38]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[37]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[36]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[35]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[34]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[33]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[32]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[31]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[30]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[29]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[28]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[27]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[26]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[25]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[24]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[23]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[22]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[21]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[20]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[19]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[18]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[17]) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[47]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[46]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[45]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[44]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[43]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[42]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[41]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[40]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[39]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[38]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[37]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[36]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[35]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[34]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[33]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[32]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[31]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[30]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[29]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[28]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[27]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[26]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[25]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[24]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[23]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[22]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[21]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[20]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[19]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[18]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[17]__0) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[47]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[46]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[45]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[44]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[43]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[42]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[41]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[40]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[39]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[38]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[37]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[36]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[35]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[34]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[33]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[32]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[31]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[30]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[29]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[28]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[27]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[26]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[25]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[24]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[23]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[22]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[21]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[20]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[19]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[18]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[17]__1) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[47]__2) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[46]__2) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[45]__2) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[44]__2) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[43]__2) is unused and will be removed from module riscv_execution.
WARNING: [Synth 8-3332] Sequential element (generating_0.mul/generating_1.generating_4.mult_r_reg_reg[42]__2) is unused and will be removed from module riscv_execution.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\csr_mtvec_we_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_state/\csr_mtvec_we_reg[3] )
INFO: [Synth 8-4471] merging register 'buf_adr_dly_reg[63:0]' into 'mmu_inst/padr_o_reg[63:0]' [/home/us1/github/PU-RISCV/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd:839]
WARNING: [Synth 8-3917] design riscv_imem_ctrl__GC0 has port biu_prot_o[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_imem_ctrl__GC0 has port biu_prot_o[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_imem_ctrl__GC0 has port biu_prot_o[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (parcel_queue_inst/\queue_data_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dext_inst/hold_mem_type_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmu_inst/psize_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmu_inst/psize_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (parcel_queue_inst/\queue_data_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dext_inst/hold_mem_size_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dext_inst/hold_mem_size_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (parcel_queue_inst/\queue_data_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (parcel_queue_inst/\queue_data_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (parcel_queue_inst/\queue_data_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (parcel_queue_inst/\queue_data_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (parcel_queue_inst/\queue_data_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (parcel_queue_inst/\queue_data_reg[0][1] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\evict_buffer_adr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][510] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][509] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][508] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][507] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][506] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][505] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][504] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][503] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][502] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][501] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][500] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][499] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][498] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][497] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][496] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][495] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][494] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][493] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][492] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][491] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][490] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][489] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][488] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][487] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][486] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][485] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][484] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\generating_2[1].tag_valid_reg[1][483] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design riscv_dmem_ctrl__GC0 has port mem_page_fault_o driven by constant 0
WARNING: [Synth 8-3917] design riscv_dmem_ctrl__GC0 has port biu_prot_o[2] driven by constant 0
WARNING: [Synth 8-3917] design riscv_dmem_ctrl__GC0 has port biu_prot_o[1] driven by constant 0
WARNING: [Synth 8-3917] design riscv_dmem_ctrl__GC0 has port biu_prot_o[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:02:52 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5763 ; free virtual = 11046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|riscv_id    | id_opA     | 32x1          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                     | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pu_riscv_synthesis                              | generating_0.bp_unit/ram_1r1w/generating_0.ram_inst/generating_0[0].generating_1.mem_array_reg | 4 K x 2(READ_FIRST)    | W |   | 4 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|riscv_ram_1rw_generic__parameterized1__GB1      | generating_0[1].generating_2.mem_array_reg                                                     | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|\generating_0[0].tag_ram                        | generating_0.ram_inst/generating_0[1].generating_2.mem_array_reg                               | 1 K x 48(READ_FIRST)   | W |   | 1 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|riscv_ram_1rw_generic__parameterized5__GB1      | generating_0[1].generating_2.mem_array_reg                                                     | 512 x 512(READ_FIRST)  | W |   | 512 x 512(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|\generating_2[0].tag_ram/generating_0.ram_inst  | generating_0[1].generating_2.mem_array_reg                                                     | 512 x 49(READ_FIRST)   | W |   | 512 x 49(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\generating_2[1].tag_ram/generating_0.ram_inst  | generating_0[1].generating_2.mem_array_reg                                                     | 512 x 49(READ_FIRST)   | W |   | 512 x 49(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|riscv_mul   | A2*B2            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | (PCIN>>17)+A2*B2 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | PCIN+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | (PCIN>>17)+A2*B2 | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|riscv_mul   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | PCIN+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | (PCIN>>17)+A2*B2 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | (PCIN+A2*B2)'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|riscv_mul   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | (PCIN>>17)+A2*B2 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | (PCIN+A2*B2)'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|riscv_mul   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|riscv_mul   | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:57 ; elapsed = 00:03:02 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5599 ; free virtual = 10914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:08 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5614 ; free virtual = 10929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pu_riscv_synthesis | generating_0.bp_unit/ram_1r1w/generating_0.ram_inst/generating_0[0].generating_1.mem_array_reg | 4 K x 2(READ_FIRST)    | W |   | 4 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:03 ; elapsed = 00:03:09 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5610 ; free virtual = 10930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:07 ; elapsed = 00:03:12 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5610 ; free virtual = 10930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:07 ; elapsed = 00:03:12 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5610 ; free virtual = 10930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:07 ; elapsed = 00:03:12 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5611 ; free virtual = 10930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:07 ; elapsed = 00:03:12 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5611 ; free virtual = 10930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:07 ; elapsed = 00:03:12 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5611 ; free virtual = 10930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:07 ; elapsed = 00:03:12 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5611 ; free virtual = 10930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    64|
|3     |LUT1   |    10|
|4     |LUT2   |    74|
|5     |LUT3   |   215|
|6     |LUT4   |    63|
|7     |LUT5   |   105|
|8     |LUT6   |   290|
|9     |FDCE   |   788|
|10    |FDPE   |    16|
|11    |FDRE   |   100|
|12    |IBUF   |    59|
|13    |OBUF   |    34|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:07 ; elapsed = 00:03:12 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 5611 ; free virtual = 10930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 401 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:53 ; elapsed = 00:03:00 . Memory (MB): peak = 2731.152 ; gain = 80.707 ; free physical = 8965 ; free virtual = 14289
Synthesis Optimization Complete : Time (s): cpu = 00:03:12 ; elapsed = 00:03:14 . Memory (MB): peak = 2731.152 ; gain = 455.051 ; free physical = 8972 ; free virtual = 14289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2731.152 ; gain = 0.000 ; free physical = 8964 ; free virtual = 14281
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/system.xdc]
Finished Parsing XDC File [/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.160 ; gain = 0.000 ; free physical = 8918 ; free virtual = 14236
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
396 Infos, 484 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:19 ; elapsed = 00:03:22 . Memory (MB): peak = 2747.160 ; gain = 471.195 ; free physical = 9073 ; free virtual = 14391
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2811.191 ; gain = 64.031 ; free physical = 9073 ; free virtual = 14391

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cbbb1fcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.191 ; gain = 0.000 ; free physical = 8809 ; free virtual = 14141

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cbbb1fcb

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8673 ; free virtual = 14006
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 158d38802

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8674 ; free virtual = 14006
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11c50572a

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8674 ; free virtual = 14006
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11c50572a

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8674 ; free virtual = 14006
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11c50572a

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8674 ; free virtual = 14006
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11c50572a

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8674 ; free virtual = 14006
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8674 ; free virtual = 14006
Ending Logic Optimization Task | Checksum: 160fa5772

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8674 ; free virtual = 14006

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 160fa5772

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8801 ; free virtual = 14134

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 160fa5772

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8801 ; free virtual = 14134

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8801 ; free virtual = 14134
Ending Netlist Obfuscation Task | Checksum: 160fa5772

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.191 ; gain = 0.000 ; free physical = 8801 ; free virtual = 14134
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2853.191 ; gain = 106.031 ; free physical = 8801 ; free virtual = 14134
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8749 ; free virtual = 14083
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11b608b35

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8749 ; free virtual = 14083
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8749 ; free virtual = 14083

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e8abb655

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8776 ; free virtual = 14113

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f0edbb02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8776 ; free virtual = 14114

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f0edbb02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8776 ; free virtual = 14114
Phase 1 Placer Initialization | Checksum: f0edbb02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8775 ; free virtual = 14113

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f0edbb02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8774 ; free virtual = 14113

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f0edbb02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8774 ; free virtual = 14113

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1d0358554

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8747 ; free virtual = 14087
Phase 2 Global Placement | Checksum: 1d0358554

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8747 ; free virtual = 14087

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d0358554

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8747 ; free virtual = 14087

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aa824f21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8747 ; free virtual = 14086

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a4eb2154

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8747 ; free virtual = 14086

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a4eb2154

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8747 ; free virtual = 14086

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dbd840d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dbd840d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dbd840d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085
Phase 3 Detail Placement | Checksum: 1dbd840d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1dbd840d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dbd840d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1dbd840d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085
Phase 4.3 Placer Reporting | Checksum: 1dbd840d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f16b391d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085
Ending Placer Task | Checksum: ff8f90e7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8745 ; free virtual = 14085
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 694977fc ConstDB: 0 ShapeSum: 964618eb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 168716634

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8619 ; free virtual = 13960
Post Restoration Checksum: NetGraph: dfca2889 NumContArr: 88a73dab Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 168716634

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8586 ; free virtual = 13927

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 168716634

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8586 ; free virtual = 13927
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 9e280176

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8576 ; free virtual = 13917

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1252
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1252
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 9e280176

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8572 ; free virtual = 13913
Phase 3 Initial Routing | Checksum: 17550e53b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8577 ; free virtual = 13918

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 869be22f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8575 ; free virtual = 13916
Phase 4 Rip-up And Reroute | Checksum: 869be22f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8575 ; free virtual = 13916

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 869be22f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8575 ; free virtual = 13916

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 869be22f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8575 ; free virtual = 13916
Phase 6 Post Hold Fix | Checksum: 869be22f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8575 ; free virtual = 13916

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.289997 %
  Global Horizontal Routing Utilization  = 0.401285 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 869be22f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8575 ; free virtual = 13916

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 869be22f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.062 ; gain = 0.000 ; free physical = 8573 ; free virtual = 13915

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2899cd21

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2957.371 ; gain = 14.309 ; free physical = 8573 ; free virtual = 13915
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2957.371 ; gain = 14.309 ; free physical = 8613 ; free virtual = 13954

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2957.371 ; gain = 14.309 ; free physical = 8613 ; free virtual = 13954
# report_utilization
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Feb  4 23:08:45 2021
| Host         : eq1 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization
| Design       : pu_riscv_synthesis
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  626 |     0 |     53200 |  1.18 |
|   LUT as Logic          |  626 |     0 |     53200 |  1.18 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  904 |     0 |    106400 |  0.85 |
|   Register as Flip Flop |  904 |     0 |    106400 |  0.85 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 16    |          Yes |           - |          Set |
| 788   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 100   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  273 |     0 |     13300 |  2.05 |
|   SLICEL                                   |  151 |     0 |           |       |
|   SLICEM                                   |  122 |     0 |           |       |
| LUT as Logic                               |  626 |     0 |     53200 |  1.18 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  495 |       |           |       |
|   using O5 and O6                          |  131 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  904 |     0 |    106400 |  0.85 |
|   Register driven from within the Slice    |  423 |       |           |       |
|   Register driven from outside the Slice   |  481 |       |           |       |
|     LUT in front of the register is unused |  365 |       |           |       |
|     LUT in front of the register is used   |  116 |       |           |       |
| Unique Control Sets                        |   28 |       |     13300 |  0.21 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   93 |    93 |       200 | 46.50 |
|   IOB Master Pads           |   49 |       |           |       |
|   IOB Slave Pads            |   43 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  788 |        Flop & Latch |
| LUT6     |  290 |                 LUT |
| LUT3     |  215 |                 LUT |
| LUT5     |  105 |                 LUT |
| FDRE     |  100 |        Flop & Latch |
| LUT2     |   74 |                 LUT |
| CARRY4   |   64 |          CarryLogic |
| LUT4     |   63 |                 LUT |
| IBUF     |   59 |                  IO |
| OBUF     |   34 |                  IO |
| FDPE     |   16 |        Flop & Latch |
| LUT1     |   10 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Feb  4 23:08:45 2021
| Host         : eq1 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing
| Design       : pu_riscv_synthesis
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 ext_nmi
                            (input port)
  Destination:            dut/core/cpu_state/csr_mepc_reg[37]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.242ns  (logic 1.220ns (11.910%)  route 9.022ns (88.090%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  ext_nmi (IN)
                         net (fo=0)                   0.000     0.000    ext_nmi
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ext_nmi_IBUF_inst/O
                         net (fo=133, routed)         4.998     5.970    dut/core/cpu_state/ext_nmi_IBUF
    SLICE_X107Y48        LUT5 (Prop_lut5_I0_O)        0.124     6.094 r  dut/core/cpu_state/st_prv_sgn[1]_i_1/O
                         net (fo=70, routed)          1.137     7.231    dut/core/du_unit/csr_mepc_reg[63]
    SLICE_X98Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.355 r  dut/core/du_unit/csr_mepc[63]_i_1/O
                         net (fo=64, routed)          2.887    10.242    dut/core/cpu_state/csr_mepc_reg[63]_0[0]
    SLICE_X104Y58        FDCE                                         r  dut/core/cpu_state/csr_mepc_reg[37]/CE
  -------------------------------------------------------------------    -------------------




# write_bitstream -force system.bit
Command: write_bitstream -force system.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/us1/github/PU-RISCV/synthesis/vhdl/axi4/vivado/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Feb  4 23:09:04 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3279.914 ; gain = 322.543 ; free physical = 8560 ; free virtual = 13928
INFO: [Common 17-206] Exiting Vivado at Thu Feb  4 23:09:04 2021...
