Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
B. Chen, Y. Lu, B. Gao, Y. H. Fu, F. F. Zhang, P. Huang, Y. S. Chen, L. F. Liu, X. Y. Liu, J. F. Kang, Y. Y. Wang, Z. Fang, H. Y. Yu, X. Li, X. P. Wang, N. Singh, G. Q. Lo, and D.-L. Kwong. 2011. Physical mechanisms of endurance degradation in TMO-RRAM. In Proceedings of the IEEE Electron Devices Meeting (IEDM).
Yi-Chung Chen, Wei Zhang, and Hai Li. 2012. A Look Up Table design with 3D bipolar RRAMs. In Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASP-DAC). 73--78.
Yang Yin Chen, R. Degraeve, B. Govoreanu, S. Clima, L. Goux, A Fantini, G. S. Kar, D. J. Wouters, G. Groeseneken, and M. Jurczak. 2013a. Postcycling LRS retention analysis in HfO2/Hf RRAM 1T1R Device. IEEE Electron Device Lett. 34, 5, 626--628.
Yang Yin Chen, M. Komura, R. Degraeve, B. Govoreanu, L. Goux, A Fantini, N. Raghavan, S. Clima, Leqi Zhang, A. Belmonte, A. Redolfi, G. S. Kar, G. Groeseneken, D. J. Wouters, and M. Jurczak. 2013b. Improvement of data retention in HfO2/Hf 1T1R RRAM cell under low operating current. In Proceedings of the IEEE Electron Devices Meeting (IEDM).
Xiangyu Dong , Yuan Xie, AdaMS: adaptive MLC/SLC phase-change memory design for file storage, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.31-36, January 25-28, 2011, Yokohama, Japan
Engin Ipek , Jeremy Condit , Edmund B. Nightingale , Doug Burger , Thomas Moscibroda, Dynamically replicated memory: building reliable systems from nanoscale resistive memories, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736023]
Yongsoo Joo , Dimin Niu , Xiangyu Dong , Guangyu Sun , Naehyuck Chang , Yuan Xie, Energy- and endurance-aware design of phase change memory caches, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
A. Kawahara, R. Azuma, Y. Ikeda, K. Kawai, Y. Katoh, K. Tanabe, T. Nakamura, Y. Sumimoto, N. Yamada, N. Nakai, S. Sakamoto, Y. Hayakawa, K. Tsuji, S. Yoneda, A. Himeno, et al. 2012. An 8Mb multi-layered cross-point ReRAM macro with 443MB/s write throughput. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC). 432--434.
J. Liang and H.-S. P. Wong. 2010. Cross-point memory array without cell selectors-device characteristics and data storage pattern dependencies. IEEE Trans. Electron Devices 57, 10, 2531--2538.
J. D. McCalpin. 2014. STREAM Benchmark. http://www.cs.virginia.edu/stream.
Mentor Graphics. 2014. ModelSim. http://www.mentor.com/products/fpga/model.
Dimin Niu , Cong Xu , Naveen Muralimanohar , Norman P. Jouppi , Yuan Xie, Design trade-offs for high density cross-point resistive memory, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333712]
Matt Poremba , Yuan Xie, NVMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.392-397, August 19-21, 2012[doi>10.1109/ISVLSI.2012.82]
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Nak Hee Seong , Sungkap Yeo , Hsien-Hsin S. Lee, Tri-level-cell phase change memory: toward an efficient and reliable memory system, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485960]
Shyh-Shyuan Sheu, Meng-Fan Chang, Ku-Feng Lin, Che-Wei Wu, Yu-Sheng Chen, Pi-Feng Chiu, Chia-Chen Kuo, Yih-Shan Yang, Pei-Chia Chiang, Wen-Pin Lin, Che-He Lin, Heng-Yuan Lee, Pei-Yi Gu, Sum-Min Wang, F. T. Chen, et al. 2011. A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 200--202.
Guangyu Sun , Eren Kursun , Jude A. Rivers , Yuan Xie, Exploring the vulnerability of CMPs to soft errors with 3D stacked non-volatile memory, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.366-372, October 09-12, 2011[doi>10.1109/ICCD.2011.6081425]
Guangyu Sun , Eren Kursun , Jude A. Rivers , Yuan Xie, Exploring the vulnerability of CMPs to soft errors with 3D stacked nonvolatile memory, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.3, p.1-22, September 2013[doi>10.1145/2491679]
Synposys. 2014. Design Compiler. http://www.synopsys.com/Tools/Implementation/RTLSynthesis/Design Compiler.
Jue Wang , Xiangyu Dong , Yuan Xie, Point and discard: a hard-error-tolerant architecture for non-volatile last level caches, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228407]
Wujie Wen , Mengjie Mao , Xiaochun Zhu , Seung H. Kang , Danghui Wang , Yiran Chen, CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
H. S. P. Wong, Heng-Yuan Lee, Shimeng Yu, Yu-Sheng Chen, Yi Wu, Pang-Shiu Chen, Byoungil Lee, F. T. Chen, and Ming-Jinn Tsai. 2012. Metal oxide RRAM. Proc. IEEE 100, 6, 1951--1970.
Tz yi Liu, Tian Hong Yan, R. Scheuerlein, Yingchang Chen, J. K. Lee, G. Balakrishnan, G. Yee, H. Zhang, A. Yap, J. Ouyang, T. Sasaki, S. Addepalli, A. Al-Shamma, Chin-Yu Chen, M. Gupta, et al. 2013. A 130.7mm<sup>2</sup> 2-layer 32Gb ReRAM memory device in 24nm technology. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 210--211.
Li Yu , Lan Wei , Dimitri Antoniadis , Ibrahim Elfadel , Duane Boning, Statistical modeling with the virtual source MOSFET model, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687448]
