
---------- Begin Simulation Statistics ----------
final_tick                               1063982457500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103863                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738824                       # Number of bytes of host memory used
host_op_rate                                   104166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13873.37                       # Real time elapsed on the host
host_tick_rate                               76692449                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440922994                       # Number of instructions simulated
sim_ops                                    1445127984                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.063982                       # Number of seconds simulated
sim_ticks                                1063982457500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.990541                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168176465                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191130164                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14910630                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259325293                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21768259                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22394481                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          626222                       # Number of indirect misses.
system.cpu0.branchPred.lookups              329083390                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148425                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050451                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9109710                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654869                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33782793                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160595                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46525361                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250517387                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571121                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1959198388                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.638818                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.395170                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1355629445     69.19%     69.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358757929     18.31%     87.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84632452      4.32%     91.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83062639      4.24%     96.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26144039      1.33%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8002651      0.41%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4796464      0.24%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4389976      0.22%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33782793      1.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1959198388                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112826                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209817442                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697165                       # Number of loads committed
system.cpu0.commit.membars                    2104043                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104049      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530169     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747608     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256278     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571121                       # Class of committed instruction
system.cpu0.commit.refs                     536003914                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250517387                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571121                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.693280                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.693280                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            307941069                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5823352                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166716140                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1317047190                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               740358224                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                910912084                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9118251                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13704937                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4040648                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  329083390                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232701075                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1231302048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5676084                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340692514                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          623                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29838546                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155413                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         726148115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189944724                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.633156                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1972370276                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.680271                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.910726                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1025283176     51.98%     51.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               704076610     35.70%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124205762      6.30%     93.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97374474      4.94%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16600293      0.84%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2456153      0.12%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  268405      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     434      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104969      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1972370276                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      145106007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9182970                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319273508                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.610561                       # Inst execution rate
system.cpu0.iew.exec_refs                   562556420                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151671597                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              220315348                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408666451                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056759                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5244517                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152286842                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1298062993                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            410884823                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4959325                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1292847421                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1027812                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8180564                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9118251                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10467582                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       212210                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22172154                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76861                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7501                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4916353                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19969286                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4980093                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7501                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       400663                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8782307                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                594253204                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1284066006                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838769                       # average fanout of values written-back
system.cpu0.iew.wb_producers                498441217                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.606413                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284189508                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1586584199                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823402289                       # number of integer regfile writes
system.cpu0.ipc                              0.590570                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.590570                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106189      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717235370     55.27%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842240      0.91%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100414      0.16%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413734158     31.88%     88.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150788323     11.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297806746                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1876392                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001446                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 346216     18.45%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    30      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1134143     60.44%     78.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               395999     21.10%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1297576893                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4569987495                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1284065954                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1344562072                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294902021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297806746                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160972                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46491869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           127443                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           377                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13803852                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1972370276                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.657993                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869295                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1071538739     54.33%     54.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          606190236     30.73%     85.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208500678     10.57%     95.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74779421      3.79%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8684696      0.44%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1148670      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1088045      0.06%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             251841      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             187950      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1972370276                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.612903                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12239113                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2973086                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408666451                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152286842                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2069                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2117476283                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10489164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              239039336                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543030                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7582539                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               751348035                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23523830                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16347                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610342294                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1312267366                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846753840                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                903155182                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              38130920                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9118251                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             69535881                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46210806                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610342250                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        173591                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6241                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17951266                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6224                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3223485674                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2609380171                       # The number of ROB writes
system.cpu0.timesIdled                       22371451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2036                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.279568                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12336666                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14466145                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1798130                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18022826                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            668928                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         681770                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12842                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21050348                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42096                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050247                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1329075                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228328                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2052076                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151439                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11058259                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67677313                       # Number of instructions committed
system.cpu1.commit.committedOps              68727772                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    306403332                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224305                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.940752                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    277777064     90.66%     90.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14399170      4.70%     95.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5174089      1.69%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4015483      1.31%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1115846      0.36%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       493910      0.16%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1045425      0.34%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       330269      0.11%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2052076      0.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    306403332                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074791                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65712313                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751634                       # Number of loads committed
system.cpu1.commit.membars                    2100554                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100554      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43600591     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801881     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224602      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68727772                       # Class of committed instruction
system.cpu1.commit.refs                      23026495                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67677313                       # Number of Instructions Simulated
system.cpu1.committedOps                     68727772                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.577647                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.577647                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            248117151                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               497908                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11662625                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84327286                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16590480                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39927066                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1330595                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1232023                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2723106                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21050348                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14693532                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    290001838                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               328000                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88343130                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3599300                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067948                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16886901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13005594                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285159                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         308688398                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.289595                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.714379                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               251394523     81.44%     81.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36508999     11.83%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12008338      3.89%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7029143      2.28%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1219625      0.40%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  264625      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262560      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     577      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           308688398                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1114477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1393611                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17810457                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.246583                       # Inst execution rate
system.cpu1.iew.exec_refs                    25964394                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6630700                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              204140431                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19712280                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051113                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1378306                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6981940                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79761363                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19333694                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1314613                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76392059                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1069597                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3967343                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1330595                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6290665                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        93686                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          722101                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32534                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2098                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10840                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2960646                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       707079                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2098                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       404811                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988800                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43857162                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75217179                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820907                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36002642                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242790                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75268834                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97030740                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50398390                       # number of integer regfile writes
system.cpu1.ipc                              0.218453                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218453                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100775      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49232046     63.36%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20722428     26.67%     92.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5651269      7.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77706672                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1578099                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020308                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 332729     21.08%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                979396     62.06%     83.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               265970     16.85%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77183980                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         465817349                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75217167                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90796431                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76609585                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77706672                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151778                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11033590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           137536                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           339                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4983692                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    308688398                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.251732                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727110                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          261019822     84.56%     84.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30290686      9.81%     94.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10472768      3.39%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3570160      1.16%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2071333      0.67%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             490775      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             502845      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             156379      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             113630      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      308688398                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.250826                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7372839                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          899746                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19712280                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6981940                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu1.numCycles                       309802875                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1818144227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              217744599                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45686901                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6965812                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18673553                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2983749                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                26594                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105722281                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82767367                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55381648                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39954434                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20811109                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1330595                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30960579                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9694747                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105722269                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24638                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               839                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14639979                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           838                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   384136286                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161863363                       # The number of ROB writes
system.cpu1.timesIdled                          68846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.734276                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11787772                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13435766                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1939035                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17930772                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            617989                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         704760                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           86771                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20802534                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31351                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050201                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1395744                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101529                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1958975                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151340                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       13203785                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64189696                       # Number of instructions committed
system.cpu2.commit.committedOps              65240102                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    292146973                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.223313                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.938346                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    264962461     90.69%     90.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13604532      4.66%     95.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4983795      1.71%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3903994      1.34%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       989350      0.34%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       458429      0.16%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       963406      0.33%     99.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       322031      0.11%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1958975      0.67%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    292146973                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013688                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62341060                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861972                       # Number of loads committed
system.cpu2.commit.membars                    2100489                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100489      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41196121     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912173     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031175      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65240102                       # Class of committed instruction
system.cpu2.commit.refs                      21943360                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64189696                       # Number of Instructions Simulated
system.cpu2.committedOps                     65240102                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.607887                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.607887                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            233898609                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               567411                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11001879                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              83870835                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16743699                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40257032                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1397083                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1266748                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2458454                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20802534                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14734175                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    275706773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               320144                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      90542460                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3880748                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070331                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          17107717                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12405761                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.306115                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294754877                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.312304                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.750687                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               236366998     80.19%     80.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37078890     12.58%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12355310      4.19%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6975322      2.37%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1105068      0.37%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  322881      0.11%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  550179      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294754877                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1023976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1454593                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16834587                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.246109                       # Inst execution rate
system.cpu2.iew.exec_refs                    24635480                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6409303                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              191915784                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19484956                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1208661                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1514349                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7040998                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           78421218                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18226177                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1269495                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72793771                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                795324                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3955073                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1397083                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5926524                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        90110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          630970                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27270                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1934                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12883                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3622984                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       959610                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1934                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       493219                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        961374                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 42004006                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71748570                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823171                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34576472                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.242575                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71796176                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92770938                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48095234                       # number of integer regfile writes
system.cpu2.ipc                              0.217019                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217019                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100702      2.84%      2.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46945548     63.39%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19582010     26.44%     92.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5434857      7.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74063266                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1530651                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020667                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 327483     21.40%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                950570     62.10%     83.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               252594     16.50%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73493199                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         444537018                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71748558                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         91603644                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  74758450                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74063266                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3662768                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       13181115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           124986                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        511428                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6975377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294754877                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.251271                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.726299                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          249146572     84.53%     84.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29304859      9.94%     94.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9724987      3.30%     97.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3318740      1.13%     98.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2026138      0.69%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             498596      0.17%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             489347      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             146505      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              99133      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294754877                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.250401                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8222161                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1127278                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19484956                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7040998                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       295778853                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1832170021                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              204595523                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43493716                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6289660                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18865738                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2780651                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                29328                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            104305979                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              81739286                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           54864439                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 39800163                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              20627705                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1397083                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             30068157                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11370723                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       104305967                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28213                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               866                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13902765                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           865                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   368630767                       # The number of ROB reads
system.cpu2.rob.rob_writes                  159500713                       # The number of ROB writes
system.cpu2.timesIdled                          68054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            79.046315                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10384765                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13137570                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1595141                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16000317                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515261                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         624006                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          108745                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18378463                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18947                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050183                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1094236                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13567965                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1929845                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151293                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10798069                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58538598                       # Number of instructions committed
system.cpu3.commit.committedOps              59588989                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    261278254                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.228067                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.963507                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    236995525     90.71%     90.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12156249      4.65%     95.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4332969      1.66%     97.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3366521      1.29%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       819192      0.31%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       422347      0.16%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       949266      0.36%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       306340      0.12%     99.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1929845      0.74%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    261278254                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865303                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56837789                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14730902                       # Number of loads committed
system.cpu3.commit.membars                    2100475                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100475      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37244764     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781085     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462521      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59588989                       # Class of committed instruction
system.cpu3.commit.refs                      20243618                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58538598                       # Number of Instructions Simulated
system.cpu3.committedOps                     59588989                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.513502                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.513502                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            211451864                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               520701                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9662300                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              74398527                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13894384                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34546004                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1095220                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1168079                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2396452                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18378463                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 13115667                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    246967301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               257570                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      80737771                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3192250                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.069559                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14820497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10900026                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.305577                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         263383924                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.312001                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.750259                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               211186485     80.18%     80.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33186226     12.60%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11140014      4.23%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6070533      2.30%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1026334      0.39%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  253641      0.10%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  520457      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     222      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           263383924                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         830162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1141679                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15022320                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.249045                       # Inst execution rate
system.cpu3.iew.exec_refs                    22474513                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5726728                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              170771303                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17765904                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1169969                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1227491                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6196973                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           70367055                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16747785                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           978635                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65801132                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                892465                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4234454                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1095220                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6346877                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        88752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          528760                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22980                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1205                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10929                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3035002                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       684257                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1205                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       368428                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        773251                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38763228                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64921387                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.826057                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32020625                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.245715                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64962923                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83621315                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43665366                       # number of integer regfile writes
system.cpu3.ipc                              0.221557                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.221557                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100684      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41916867     62.77%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18033195     27.00%     92.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4728874      7.08%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66779767                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1531584                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022935                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 330928     21.61%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                942568     61.54%     83.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               258084     16.85%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66210651                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         398592725                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64921375                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         81145975                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66822101                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66779767                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3544954                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10778065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           117711                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        393661                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5702995                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    263383924                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.253545                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.736560                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          222501468     84.48%     84.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26472657     10.05%     94.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8349317      3.17%     97.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2879540      1.09%     98.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1979042      0.75%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             485251      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             481058      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             143643      0.05%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              91948      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      263383924                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.252749                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          7773968                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          894907                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17765904                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6196973                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                       264214086                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1863734204                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              183761251                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39876714                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6211315                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15794503                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2450814                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                21217                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             92719022                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              72915390                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49097068                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34466733                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              19234172                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1095220                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             28234476                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9220354                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        92719010                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31741                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               861                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 13228818                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           859                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   329734323                       # The number of ROB reads
system.cpu3.rob.rob_writes                  142883351                       # The number of ROB writes
system.cpu3.timesIdled                          47093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          7068607                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1179670                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8704216                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              44172                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1635106                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10240245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20419301                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1046435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       120011                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52621815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5627816                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106007538                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5747827                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6801521                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3759401                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6419549                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              963                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            675                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3436201                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3436175                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6801521                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           968                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30656974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30656974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    895814208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               895814208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1404                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10240328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10240328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10240328                       # Request fanout histogram
system.membus.respLayer1.occupancy        53529117039                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         37551009435                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7210535547.244095                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   44977513417.423569                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 445605082000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   148244443000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 915738014500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14643561                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14643561                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14643561                       # number of overall hits
system.cpu2.icache.overall_hits::total       14643561                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        90614                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         90614                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        90614                       # number of overall misses
system.cpu2.icache.overall_misses::total        90614                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1677249000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1677249000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1677249000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1677249000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14734175                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14734175                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14734175                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14734175                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006150                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006150                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006150                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006150                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18509.821882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18509.821882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18509.821882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18509.821882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          407                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.875000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        80805                       # number of writebacks
system.cpu2.icache.writebacks::total            80805                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9777                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9777                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9777                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9777                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        80837                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        80837                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        80837                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        80837                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1479337000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1479337000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1479337000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1479337000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005486                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005486                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005486                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005486                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18300.246174                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18300.246174                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18300.246174                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18300.246174                       # average overall mshr miss latency
system.cpu2.icache.replacements                 80805                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14643561                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14643561                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        90614                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        90614                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1677249000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1677249000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14734175                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14734175                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006150                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006150                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18509.821882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18509.821882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9777                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9777                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        80837                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        80837                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1479337000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1479337000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005486                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005486                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18300.246174                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18300.246174                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989181                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14270294                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            80805                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           176.601621                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        355154500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989181                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999662                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29549187                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29549187                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17240961                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17240961                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17240961                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17240961                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5023725                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5023725                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5023725                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5023725                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 659131255700                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 659131255700                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 659131255700                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 659131255700                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22264686                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22264686                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22264686                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22264686                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.225636                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.225636                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.225636                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.225636                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131203.689633                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131203.689633                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131203.689633                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131203.689633                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9267637                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       322892                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            93371                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3691                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    99.256054                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.480899                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1375479                       # number of writebacks
system.cpu2.dcache.writebacks::total          1375479                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4061945                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4061945                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4061945                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4061945                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       961780                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       961780                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       961780                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       961780                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 119138680490                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 119138680490                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 119138680490                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 119138680490                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043198                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043198                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043198                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043198                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 123873.110784                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123873.110784                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 123873.110784                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123873.110784                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1375479                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14354022                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14354022                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2879914                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2879914                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 305488771000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 305488771000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17233936                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17233936                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167107                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167107                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106075.657468                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106075.657468                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2343027                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2343027                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       536887                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       536887                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60621902000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60621902000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031153                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031153                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112913.708099                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112913.708099                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2886939                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2886939                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2143811                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2143811                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 353642484700                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 353642484700                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030750                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030750                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.426141                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.426141                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 164959.730452                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 164959.730452                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1718918                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1718918                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424893                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424893                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58516778490                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58516778490                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084459                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084459                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 137721.210964                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 137721.210964                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          342                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          342                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4526500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4526500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.389286                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.389286                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20763.761468                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20763.761468                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          110                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          110                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2860500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2860500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.196429                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.196429                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 26004.545455                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26004.545455                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1432000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1432000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.453608                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.453608                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8136.363636                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8136.363636                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1274000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1274000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.443299                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.443299                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7406.976744                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7406.976744                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       327500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       327500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       313500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       313500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634813                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634813                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415388                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415388                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46924646000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46924646000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050201                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050201                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395532                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395532                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112965.819908                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112965.819908                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415388                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415388                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46509258000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46509258000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395532                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395532                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111965.819908                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111965.819908                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.702883                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19253012                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1377012                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.981731                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        355166000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.702883                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.896965                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.896965                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48008714                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48008714                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7698466371.900826                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   46057402810.520508                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 445604635000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   132468026500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 931514431000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     13059375                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13059375                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     13059375                       # number of overall hits
system.cpu3.icache.overall_hits::total       13059375                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        56292                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         56292                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        56292                       # number of overall misses
system.cpu3.icache.overall_misses::total        56292                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1168296500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1168296500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1168296500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1168296500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     13115667                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13115667                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     13115667                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13115667                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004292                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004292                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004292                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004292                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20754.219072                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20754.219072                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20754.219072                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20754.219072                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52431                       # number of writebacks
system.cpu3.icache.writebacks::total            52431                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3829                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3829                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3829                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3829                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52463                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52463                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52463                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52463                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1047465000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1047465000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1047465000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1047465000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004000                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004000                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 19965.785411                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19965.785411                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 19965.785411                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19965.785411                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52431                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     13059375                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13059375                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        56292                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        56292                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1168296500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1168296500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     13115667                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13115667                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004292                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004292                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20754.219072                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20754.219072                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3829                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3829                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52463                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52463                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1047465000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1047465000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 19965.785411                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19965.785411                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989093                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12658518                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52431                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           241.431939                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        361117500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989093                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999659                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999659                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         26283797                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        26283797                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15415931                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15415931                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15415931                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15415931                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4912370                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4912370                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4912370                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4912370                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 623408368410                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 623408368410                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 623408368410                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 623408368410                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20328301                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20328301                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20328301                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20328301                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.241652                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.241652                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.241652                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.241652                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 126905.825174                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 126905.825174                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 126905.825174                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 126905.825174                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8978528                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       348270                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            91567                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3834                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    98.054190                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    90.837246                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1254999                       # number of writebacks
system.cpu3.dcache.writebacks::total          1254999                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4014814                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4014814                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4014814                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4014814                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       897556                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       897556                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       897556                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       897556                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 110797535354                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 110797535354                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 110797535354                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 110797535354                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044153                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044153                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044153                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044153                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 123443.590544                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 123443.590544                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 123443.590544                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 123443.590544                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1254999                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13018086                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13018086                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2848108                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2848108                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 294527535000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 294527535000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15866194                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15866194                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.179508                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179508                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103411.645556                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103411.645556                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2336642                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2336642                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       511466                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       511466                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  57898663000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  57898663000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 113201.391686                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113201.391686                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2397845                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2397845                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2064262                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2064262                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 328880833410                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 328880833410                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462107                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462107                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.462620                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.462620                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 159321.265135                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 159321.265135                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1678172                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1678172                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386090                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386090                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  52898872354                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52898872354                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086526                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086526                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 137011.765013                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137011.765013                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          319                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          239                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          239                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6335500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6335500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.428315                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.428315                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26508.368201                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26508.368201                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          120                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          119                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.213262                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.213262                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 26634.453782                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26634.453782                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1328500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1328500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.439153                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.439153                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8003.012048                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8003.012048                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1184500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1184500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7311.728395                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7311.728395                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       445000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       445000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       427000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       427000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691152                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691152                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359031                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359031                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39512082500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39512082500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050183                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050183                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341875                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341875                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110052.008044                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110052.008044                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359031                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359031                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39153051500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39153051500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341875                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341875                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109052.008044                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109052.008044                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.464700                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17362866                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1256432                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.819185                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        361129000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.464700                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.889522                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.889522                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44015297                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44015297                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       749226500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   783204898.806181                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       301000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2011053000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1058737872000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5244585500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203137124                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203137124                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203137124                       # number of overall hits
system.cpu0.icache.overall_hits::total      203137124                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29563951                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29563951                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29563951                       # number of overall misses
system.cpu0.icache.overall_misses::total     29563951                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 377093459997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 377093459997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 377093459997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 377093459997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232701075                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232701075                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232701075                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232701075                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.127047                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.127047                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.127047                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.127047                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12755.178088                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12755.178088                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12755.178088                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12755.178088                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3068                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.483871                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26457805                       # number of writebacks
system.cpu0.icache.writebacks::total         26457805                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3106113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3106113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3106113                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3106113                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26457838                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26457838                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26457838                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26457838                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 324459695498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 324459695498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 324459695498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 324459695498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113699                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113699                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113699                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113699                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12263.273193                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12263.273193                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12263.273193                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12263.273193                       # average overall mshr miss latency
system.cpu0.icache.replacements              26457805                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203137124                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203137124                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29563951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29563951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 377093459997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 377093459997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232701075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232701075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.127047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.127047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12755.178088                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12755.178088                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3106113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3106113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26457838                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26457838                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 324459695498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 324459695498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113699                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113699                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12263.273193                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12263.273193                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999950                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229593494                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26457805                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.677723                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999950                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491859987                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491859987                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    496238706                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       496238706                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    496238706                       # number of overall hits
system.cpu0.dcache.overall_hits::total      496238706                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     32960465                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32960465                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     32960465                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32960465                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1412803722673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1412803722673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1412803722673                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1412803722673                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529199171                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529199171                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529199171                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529199171                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062284                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062284                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062284                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062284                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 42863.585895                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42863.585895                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 42863.585895                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42863.585895                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17707434                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       374915                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           241387                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3812                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.357032                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.351259                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22236394                       # number of writebacks
system.cpu0.dcache.writebacks::total         22236394                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11188455                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11188455                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11188455                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11188455                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21772010                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21772010                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21772010                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21772010                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 484844021624                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 484844021624                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 484844021624                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 484844021624                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041141                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041141                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041141                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041141                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22269.143805                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22269.143805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22269.143805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22269.143805                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22236394                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    357642738                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      357642738                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     25304195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25304195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 842956542500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 842956542500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    382946933                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    382946933                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066078                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 33312.916791                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33312.916791                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6091964                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6091964                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19212231                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19212231                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 363717760000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 363717760000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050169                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050169                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18931.573330                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18931.573330                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138595968                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138595968                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7656270                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7656270                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 569847180173                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 569847180173                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252238                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252238                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052350                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052350                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74428.825025                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74428.825025                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5096491                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5096491                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2559779                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2559779                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 121126261624                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 121126261624                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017502                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017502                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47319.030910                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47319.030910                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2286                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2286                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1876                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1876                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12113000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12113000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.450745                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.450745                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6456.823028                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6456.823028                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1811                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1811                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           65                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1642000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1642000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015617                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015617                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25261.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25261.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3757                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3757                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3166500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3166500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073946                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073946                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data        10555                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        10555                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          295                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          295                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2874500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2874500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072714                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072714                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9744.067797                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9744.067797                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        27500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        27500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584708                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584708                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465743                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465743                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52798393000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52798393000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050451                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050451                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443374                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443374                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113363.792907                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113363.792907                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465741                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465741                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52332650000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52332650000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443372                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443372                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112364.275423                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112364.275423                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992073                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          519067543                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22237542                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.341948                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992073                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999752                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999752                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1082753256                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1082753256                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26389002                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20230567                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               76203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              144366                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               76048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              136941                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48436                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              134288                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47235851                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26389002                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20230567                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              76203                       # number of overall hits
system.l2.overall_hits::.cpu1.data             144366                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              76048                       # number of overall hits
system.l2.overall_hits::.cpu2.data             136941                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48436                       # number of overall hits
system.l2.overall_hits::.cpu3.data             134288                       # number of overall hits
system.l2.overall_hits::total                47235851                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2004995                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5149                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1309432                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4789                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1238353                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4027                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1120751                       # number of demand (read+write) misses
system.l2.demand_misses::total                5756330                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68834                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2004995                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5149                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1309432                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4789                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1238353                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4027                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1120751                       # number of overall misses
system.l2.overall_misses::total               5756330                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5869606495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 249240270828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    529661496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 168654300055                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    489378498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161336811034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    411945997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 145885862544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     732417836947                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5869606495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 249240270828                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    529661496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 168654300055                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    489378498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161336811034                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    411945997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 145885862544                       # number of overall miss cycles
system.l2.overall_miss_latency::total    732417836947                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26457836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22235562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           81352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1453798                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           80837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1375294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1255039                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52992181                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26457836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22235562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          81352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1453798                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          80837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1375294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1255039                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52992181                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.090171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.063293                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.900697                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.059243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.900428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.076759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.893001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108626                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.090171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.063293                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.900697                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.059243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.900428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.076759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.893001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108626                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85271.907705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 124309.672008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102866.866576                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128799.586428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102188.034663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 130283.377223                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102296.001242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 130167.952154                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127236.943842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85271.907705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 124309.672008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102866.866576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128799.586428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102188.034663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 130283.377223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102296.001242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 130167.952154                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127236.943842                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             697517                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     23397                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.812241                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4396450                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3759401                       # number of writebacks
system.l2.writebacks::total                   3759401                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         129045                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5782                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            445                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5503                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5869                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              147609                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        129045                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5782                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           445                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5503                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5869                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             147609                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        68673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1875950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1303650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1232850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1114882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5608721                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        68673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1875950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1303650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1232850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1114882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4684550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10293271                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5171652998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 221213617279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    452389496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 155112726166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    414777499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 148500083649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    349331997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 134194913153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 665409492237                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5171652998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 221213617279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    452389496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 155112726166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    414777499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 148500083649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    349331997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 134194913153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 470542029148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1135951521385                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.084367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.057847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.896720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.053738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.896427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.069878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.888325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105841                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.084367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.057847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.896720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.053738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.896427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.069878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.888325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194241                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75308.389003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 117920.849318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96130.364641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118983.412853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95482.849678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 120452.677657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95289.688216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120366.920583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118638.365545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75308.389003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 117920.849318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96130.364641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118983.412853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95482.849678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 120452.677657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95289.688216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120366.920583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100445.513261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110358.652889                       # average overall mshr miss latency
system.l2.replacements                       15830347                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5809067                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5809067                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5809067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5809067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46733419                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46733419                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46733419                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46733419                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4684550                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4684550                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 470542029148                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 470542029148                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100445.513261                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100445.513261                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   96                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                137                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              233                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.810811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.460000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.549296                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.587983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1966.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   769.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   677.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   872.262774                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           137                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       603000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       466000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       788000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2779000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.810811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.460000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.549296                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.587983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20260.869565                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20205.128205                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20488.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20284.671533                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 44                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.844156                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.657143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.540541                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.730061                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1300500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       467500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       405500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2395000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.844156                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.657143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.540541                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.730061                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20007.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20136.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20326.086957                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20275                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20126.050420                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1838937                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40352                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            42758                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            49591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1971638                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1185195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         851293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         796152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         694476                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3527116                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 148110762861                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108927233795                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102916084304                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90024295793                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  449978376753                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3024132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       838910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5498754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.391912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.949031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.933351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.641439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 124967.421278                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127955.044614                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129266.879068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129629.095596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127576.857907                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        77274                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4987                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4780                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5263                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            92304                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1107921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       846306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       791372                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3434812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 130685565081                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100011005892                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94538838397                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  82624704377                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 407860113747                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.366360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.949151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.943334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.926278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.624653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 117955.671100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118173.575388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119461.945074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 119882.684130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118743.067669                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26389002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         76203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         76048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48436                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26589689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4789                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4027                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5869606495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    529661496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    489378498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    411945997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7300592486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26457836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        81352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        80837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26672488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.063293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.059243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.076759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85271.907705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102866.866576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102188.034663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102296.001242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88172.471721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          161                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          443                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          445                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          361                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1410                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        68673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4706                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5171652998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    452389496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    414777499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    349331997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6388151990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.057847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.053738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.069878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75308.389003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96130.364641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95482.849678                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95289.688216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78489.132315                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18391630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       104014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        94183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        84697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18674524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       819800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       458139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       442201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       426275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2146415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 101129507967                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59727066260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58420726730                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  55861566751                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 275138867708                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19211430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       562153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       536384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510972                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20820939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.814972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.824411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.834243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123358.755754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130368.875516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 132113.511118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 131045.843061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128185.307924                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        51771                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          795                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          723                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          606                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        53895                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       768029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       457344                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       441478                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       425669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2092520                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  90528052198                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55101720274                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53961245252                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  51570208776                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 251161226500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.039978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.813558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.823063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.833057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 117870.617123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120482.001019                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 122228.616719                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 121150.961841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 120028.112754                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           56                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                91                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          441                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          212                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          222                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          188                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1063                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4577962                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1064988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1610491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       465993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7719434                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          497                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          221                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          235                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          201                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1154                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.887324                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.959276                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.944681                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.935323                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.921144                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10380.866213                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5023.528302                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7254.463964                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  2478.686170                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7261.932267                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           95                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          381                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          200                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          207                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          180                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          968                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8045412                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4372429                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4531920                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      3926923                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20876684                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.766600                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.904977                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.880851                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.895522                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.838821                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21116.566929                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21862.145000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21893.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21816.238889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21566.822314                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999907                       # Cycle average of tags in use
system.l2.tags.total_refs                   110016106                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15830533                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.949615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.395421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.686167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.217728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.049968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.025410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.014146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.938610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.030787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.822024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.819646                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.553053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.215932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 860120333                       # Number of tag accesses
system.l2.tags.data_accesses                860120333                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4395008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     120125952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        301184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83443392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        278016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78911616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        234624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      71362496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    296160256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          655212544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4395008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       301184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       278016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       234624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5208832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240601664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240601664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          68672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1876968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1303803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1232994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1115039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4627504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10237696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3759401                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3759401                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4130715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        112902192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           283072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78425534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           261298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         74166275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           220515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         67071121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    278350695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             615811416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4130715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       283072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       261298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       220515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4895600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226133112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226133112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226133112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4130715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       112902192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          283072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78425534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          261298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        74166275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          220515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        67071121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    278350695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            841944528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3738485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     68672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1849843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1298518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1226252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1106707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4627297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004109105752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231132                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17449339                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3521177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10237696                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3759401                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10237696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3759401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  47691                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20916                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            525380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            530953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            622721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2064359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            535096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            544971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            543793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            538819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            533179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           571796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           522763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           534026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           529746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           528521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           540450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           239859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233354                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 564236167876                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                50950025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            755298761626                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55371.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                74121.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6184645                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1613250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10237696                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3759401                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1520501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1684932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1291682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  834377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  521812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  468781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  482451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  488963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  466567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  412864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 406089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 617912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 335970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 225921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 178949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 130278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  77940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  36934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 140807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 198514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 226465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 237756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 235373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 229785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 228501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 230994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 232532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 236633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 233639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 214850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 215431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  24159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  26793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  27370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  27340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  26789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  27146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  25961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  25622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  27274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  30357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     39                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6130561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.405812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.995394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.189869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4590867     74.88%     74.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       929881     15.17%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        85723      1.40%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        54594      0.89%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        51172      0.83%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47600      0.78%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48756      0.80%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52505      0.86%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       269463      4.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6130561                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.087335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.866027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    483.266348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       231127    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231132                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.174580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.656924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           213826     92.51%     92.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1349      0.58%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11018      4.77%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3455      1.49%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1025      0.44%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              309      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              103      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               39      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              652160320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3052224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239261632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               655212544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240601664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       612.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    615.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1063982424500                       # Total gap between requests
system.mem_ctrls.avgGap                      76014.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4395008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    118389952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       301184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83105152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       278016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78480128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       234624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     70829248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    296147008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239261632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4130714.720923864283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 111270586.432577520609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 283072.336274867528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78107633.649589553475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 261297.541176800820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 73760734.913244560361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 220514.913893681340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 66569939.664630226791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 278338243.184803605080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 224873662.449458181858                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        68672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1876968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4706                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1303803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1232994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1115039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4627504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3759401                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2333044750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 143154922546                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    253804094                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 100827932639                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    231743825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  97189142920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    195038540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  87826829294                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 323286303018                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25783466260830                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33973.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     76269.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53932.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77333.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     53348.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     78823.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53202.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78765.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69861.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6858397.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21414059520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11381827380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30587138820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9778208400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83989326720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     193746701580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     245414146560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       596311408980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.452294                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 635352440916                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35528480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 393101536584                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22358231700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11883651615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         42169496880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9736568460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83989326720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     357238319580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     107736994560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       635112589515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        596.920170                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 275475460511                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35528480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 752978516989                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                287                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          144                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6310640916.666667                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42285579017.413414                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          140     97.22%     97.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.69%     97.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.69%     98.61% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.69%     99.31% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.69%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        41000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 445604689500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            144                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155250165500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 908732292000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14604560                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14604560                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14604560                       # number of overall hits
system.cpu1.icache.overall_hits::total       14604560                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        88972                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88972                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        88972                       # number of overall misses
system.cpu1.icache.overall_misses::total        88972                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1705994500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1705994500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1705994500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1705994500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14693532                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14693532                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14693532                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14693532                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006055                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006055                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006055                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006055                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19174.509958                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19174.509958                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19174.509958                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19174.509958                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1202                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    70.705882                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        81320                       # number of writebacks
system.cpu1.icache.writebacks::total            81320                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7620                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7620                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7620                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7620                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        81352                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        81352                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        81352                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        81352                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1524628500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1524628500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1524628500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1524628500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005537                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005537                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005537                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005537                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18741.131134                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18741.131134                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18741.131134                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18741.131134                       # average overall mshr miss latency
system.cpu1.icache.replacements                 81320                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14604560                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14604560                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        88972                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88972                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1705994500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1705994500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14693532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14693532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006055                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006055                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19174.509958                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19174.509958                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7620                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7620                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        81352                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        81352                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1524628500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1524628500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005537                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005537                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18741.131134                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18741.131134                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989390                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14101444                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            81320                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           173.406837                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348873500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989390                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999668                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29468416                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29468416                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18257435                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18257435                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18257435                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18257435                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5195782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5195782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5195782                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5195782                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 670348010321                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 670348010321                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 670348010321                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 670348010321                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23453217                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23453217                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23453217                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23453217                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.221538                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221538                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.221538                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221538                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129017.732138                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129017.732138                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129017.732138                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129017.732138                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9237253                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       322266                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            97358                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3901                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.879240                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.611125                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1453964                       # number of writebacks
system.cpu1.dcache.writebacks::total          1453964                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4186450                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4186450                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4186450                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4186450                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1009332                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1009332                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1009332                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1009332                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 122969293459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 122969293459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 122969293459                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 122969293459                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043036                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043036                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043036                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043036                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 121832.353932                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121832.353932                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 121832.353932                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121832.353932                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1453964                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15254544                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15254544                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2974476                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2974476                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 311788000000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 311788000000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18229020                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18229020                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163173                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163173                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104821.151692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104821.151692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2411812                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2411812                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       562664                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       562664                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62087053000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62087053000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030866                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030866                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110344.811468                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110344.811468                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3002891                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3002891                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2221306                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2221306                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 358560010321                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 358560010321                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224197                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224197                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.425196                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.425196                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 161418.557516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 161418.557516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1774638                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1774638                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60882240459                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60882240459                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085500                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085500                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 136303.116541                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 136303.116541                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6041500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6041500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.458333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.458333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23879.446640                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23879.446640                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          131                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          131                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3468000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3468000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.237319                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.237319                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26473.282443                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26473.282443                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       860000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       860000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          346                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          346                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.407514                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.407514                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6099.290780                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6099.290780                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       735000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       735000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.401734                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.401734                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5287.769784                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5287.769784                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       292500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       292500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       278500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       278500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603800                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603800                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446447                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446447                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50648309500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50648309500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050247                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050247                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425088                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425088                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113447.530166                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113447.530166                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446447                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446447                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50201862500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50201862500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425088                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425088                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112447.530166                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112447.530166                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.545391                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20316301                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1455649                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.956868                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348885000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.545391                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.892043                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.892043                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50464400                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50464400                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1063982457500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47496030                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9568468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47184130                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12070946                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8669364                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1055                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           719                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1774                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           49                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           49                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5502006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5502006                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26672490                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20823542                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1154                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79373478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66710681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       244024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4364113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       242479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4128579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       157357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3767231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158987942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3386600960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2846205184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10411008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186096768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10345088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176049472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6713216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160642432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6783064128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24506995                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240979648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77505889                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.094440                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347131                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               71091312     91.72%     91.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5908782      7.62%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 157719      0.20%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 296876      0.38%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  51200      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77505889                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106003506277                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2067076909                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         121555335                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1886120125                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          78942942                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33359322589                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39723508841                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2185073792                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         122327326                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1109960890000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 869762                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745656                       # Number of bytes of host memory used
host_op_rate                                   872208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1774.55                       # Real time elapsed on the host
host_tick_rate                               25909940                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543434194                       # Number of instructions simulated
sim_ops                                    1547775186                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045978                       # Number of seconds simulated
sim_ticks                                 45978432500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.459243                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15267889                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15350900                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1637805                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         19005693                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21430                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36179                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14749                       # Number of indirect misses.
system.cpu0.branchPred.lookups               19115460                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7011                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2182                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1604385                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7229894                       # Number of branches committed
system.cpu0.commit.bw_lim_events               345024                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          69603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25879435                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26589545                       # Number of instructions committed
system.cpu0.commit.committedOps              26621232                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78823422                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.337733                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.932691                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     63582272     80.66%     80.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9879651     12.53%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3022886      3.84%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       783551      0.99%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       638952      0.81%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       419515      0.53%     99.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       129416      0.16%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22155      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       345024      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78823422                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44145                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26555674                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5580563                       # Number of loads committed
system.cpu0.commit.membars                      47656                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        48079      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18195140     68.35%     68.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5582345     20.97%     89.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2787494     10.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26621232                       # Class of committed instruction
system.cpu0.commit.refs                       8370461                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26589545                       # Number of Instructions Simulated
system.cpu0.committedOps                     26621232                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.411106                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.411106                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             31335676                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                33965                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13335307                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57792017                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7363777                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41930491                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1606313                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                77008                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               596248                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   19115460                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4735210                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74640101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                41854                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          412                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      66113451                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          105                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3279474                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.210755                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6552107                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15289319                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.728927                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82832505                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.801001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.780780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                31168366     37.63%     37.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39788369     48.03%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9588384     11.58%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2098309      2.53%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   51248      0.06%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14805      0.02%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   83101      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8114      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   31809      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82832505                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1869                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7867240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1850974                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11940515                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.495323                       # Inst execution rate
system.cpu0.iew.exec_refs                    15373359                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4499896                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               23034734                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10793296                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             43707                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1021489                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5693762                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52487764                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10873463                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1142205                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44925714                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 34845                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1649536                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1606313                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1803935                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        56141                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5305                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          141                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5212733                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2903864                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           231                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       839673                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1011301                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22229750                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41592046                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738942                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16426493                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.458568                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42515734                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65200339                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26073214                       # number of integer regfile writes
system.cpu0.ipc                              0.293160                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.293160                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            49808      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30300084     65.77%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5558      0.01%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1360      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                852      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10974715     23.82%     89.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4734196     10.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            426      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           258      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46067919                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2224                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4426                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2172                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2333                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     378249                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008211                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 298870     79.01%     79.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    42      0.01%     79.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     56      0.01%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 46999     12.43%     91.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32256      8.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46394136                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         175579492                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41589874                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78352174                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52365381                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46067919                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             122383                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25866534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           237326                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         52780                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15658523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82832505                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.556158                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.888236                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           50345770     60.78%     60.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23985033     28.96%     89.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5762964      6.96%     96.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1309220      1.58%     98.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             953385      1.15%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             131691      0.16%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             267837      0.32%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              62559      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              14046      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82832505                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.507917                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            51044                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2259                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10793296                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5693762                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3956                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        90699745                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1257128                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25311375                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16596245                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                196255                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8993357                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                642073                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 2070                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83323320                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55588781                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33622979                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40482407                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1111209                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1606313                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2447391                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17026738                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1953                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83321367                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3991662                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             41236                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1326349                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         41278                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130958408                       # The number of ROB reads
system.cpu0.rob.rob_writes                  109010589                       # The number of ROB writes
system.cpu0.timesIdled                          76899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1722                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.389455                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15094515                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15187240                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1503578                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18394762                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9684                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12732                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3048                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18451213                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          987                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1971                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1500680                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7044765                       # Number of branches committed
system.cpu1.commit.bw_lim_events               346418                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          67966                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25301110                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25468676                       # Number of instructions committed
system.cpu1.commit.committedOps              25500876                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74184637                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.343749                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.943573                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59601896     80.34%     80.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9489883     12.79%     93.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2820614      3.80%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       815414      1.10%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       564572      0.76%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       402236      0.54%     99.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       122517      0.17%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        21087      0.03%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       346418      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74184637                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11513                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25442139                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5423369                       # Number of loads committed
system.cpu1.commit.membars                      48334                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        48334      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17648313     69.21%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5425340     21.28%     90.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2378469      9.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25500876                       # Class of committed instruction
system.cpu1.commit.refs                       7803809                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25468676                       # Number of Instructions Simulated
system.cpu1.committedOps                     25500876                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.127962                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.127962                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29417977                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2950                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13271569                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55840743                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5801080                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40754231                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1501669                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 6989                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               592095                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18451213                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4580084                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71556745                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                26355                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63619171                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3009134                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.231610                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5005654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15104199                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.798583                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78067052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.815988                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.754632                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27852514     35.68%     35.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39021896     49.99%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9122563     11.69%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1999456      2.56%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   24595      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6637      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1612      0.00%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7057      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   30722      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78067052                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1597990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1743347                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11693403                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.545209                       # Inst execution rate
system.cpu1.iew.exec_refs                    14581404                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3935616                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22651707                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10555289                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             32454                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           926361                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5054807                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50789591                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10645788                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1069716                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43434087                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 29641                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1368579                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1501669                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1523776                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        47079                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             109                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5131920                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2674367                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       771989                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        971358                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21727329                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40177082                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740004                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16078313                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.504325                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41074749                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62951507                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25425515                       # number of integer regfile writes
system.cpu1.ipc                              0.319697                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.319697                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            49319      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29598047     66.51%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 354      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10742542     24.14%     90.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4113261      9.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44503803                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     349910                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007862                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 303773     86.81%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     86.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 44071     12.59%     99.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2066      0.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44804394                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167656497                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40177082                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76078310                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50686209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44503803                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             103382                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25288715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           231929                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         35416                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15239603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78067052                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.570072                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.897657                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46765279     59.90%     59.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23051361     29.53%     89.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5587610      7.16%     96.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1273152      1.63%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             929855      1.19%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             111741      0.14%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             270443      0.35%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63905      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13706      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78067052                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.558637                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            62809                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           10559                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10555289                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5054807                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    985                       # number of misc regfile reads
system.cpu1.numCycles                        79665042                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12203210                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24591812                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16052110                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                197177                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7317636                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                631924                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1349                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80470448                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53723674                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32791113                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39420767                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 53844                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1501669                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1379285                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16739003                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80470448                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3855883                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             30712                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1251913                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         31000                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124634563                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105486584                       # The number of ROB writes
system.cpu1.timesIdled                          16387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.711703                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15386817                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15431305                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1336266                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17660112                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              6797                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          12917                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6120                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17723905                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1019                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1914                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1317764                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7048003                       # Number of branches committed
system.cpu2.commit.bw_lim_events               414249                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          73705                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24139196                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25322100                       # Number of instructions committed
system.cpu2.commit.committedOps              25357114                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73572478                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.344655                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.974956                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59463876     80.82%     80.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9213018     12.52%     93.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2464992      3.35%     96.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       969467      1.32%     98.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       407920      0.55%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       495869      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       120915      0.16%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22172      0.03%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       414249      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73572478                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11634                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25294652                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5419710                       # Number of loads committed
system.cpu2.commit.membars                      52555                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        52555      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17666073     69.67%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5421624     21.38%     91.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2216442      8.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25357114                       # Class of committed instruction
system.cpu2.commit.refs                       7638066                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25322100                       # Number of Instructions Simulated
system.cpu2.committedOps                     25357114                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.112362                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.112362                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29692909                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                18592                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13548285                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54232156                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6316877                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39325559                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1318797                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                37851                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               598788                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17723905                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5449720                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70003640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32021                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61686641                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2674598                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.224890                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5911842                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15393614                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.782711                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77252930                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.799915                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.754097                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28519943     36.92%     36.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37621424     48.70%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9455417     12.24%     97.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1564247      2.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   29952      0.04%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    9571      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    4577      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6771      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   41028      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77252930                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1558605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1538117                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11477643                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.540932                       # Inst execution rate
system.cpu2.iew.exec_refs                    14205766                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3656275                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22737712                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10375886                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             32723                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           809875                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4509155                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49482596                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10549491                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           949023                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42631668                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 36288                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1422916                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1318797                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1590770                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62494                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              75                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4956176                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2290799                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       589538                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        948579                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21391665                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39477965                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735181                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15726748                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.500916                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40303151                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61670192                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25146105                       # number of integer regfile writes
system.cpu2.ipc                              0.321299                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.321299                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            53584      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29128855     66.84%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 830      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10644589     24.43%     91.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3752553      8.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43580691                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     398544                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009145                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 339522     85.19%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 57973     14.55%     99.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1049      0.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43925651                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165049280                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39477965                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73608082                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49376620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43580691                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             105976                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24125482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           236424                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         32271                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14262665                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77252930                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.564130                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.907484                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           46870520     60.67%     60.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22296333     28.86%     89.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5439619      7.04%     96.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1134502      1.47%     98.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1035802      1.34%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              89482      0.12%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             309251      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              63878      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13543      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77252930                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.552974                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            49346                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1347                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10375886                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4509155                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1029                       # number of misc regfile reads
system.cpu2.numCycles                        78811535                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    13055573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24741128                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16064544                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                199946                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7663232                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                663721                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1454                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77927288                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52225496                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32429170                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38185555                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 33198                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1318797                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1382834                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16364626                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77927288                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3961384                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             33884                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1177385                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         33893                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   122647922                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102673255                       # The number of ROB writes
system.cpu2.timesIdled                          16380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.751479                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14497488                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14533607                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           997037                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15837564                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9936                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12034                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2098                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15895548                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          926                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1929                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           969143                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7049062                       # Number of branches committed
system.cpu3.commit.bw_lim_events               706919                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          77727                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20717096                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25130879                       # Number of instructions committed
system.cpu3.commit.committedOps              25167980                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     70177231                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.358635                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.098329                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57578041     82.05%     82.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8104281     11.55%     93.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1855023      2.64%     96.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       940307      1.34%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       262382      0.37%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       582142      0.83%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       119810      0.17%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        28326      0.04%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       706919      1.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     70177231                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11398                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25102103                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5416207                       # Number of loads committed
system.cpu3.commit.membars                      55701                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55701      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17662165     70.18%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5418136     21.53%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031558      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25167980                       # Class of committed instruction
system.cpu3.commit.refs                       7449694                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25130879                       # Number of Instructions Simulated
system.cpu3.committedOps                     25167980                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.978970                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.978970                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30198089                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                28158                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12887096                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49416563                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6450089                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35072458                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                970109                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                67343                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               582977                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15895548                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5997369                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65832898                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                34628                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55926476                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1996006                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.212325                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6442681                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14507424                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.747040                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73273722                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.766573                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.764512                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29351645     40.06%     40.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33272346     45.41%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9490492     12.95%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1016237      1.39%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25762      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7537      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   71899      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    6916      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   30888      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73273722                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1590406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1136341                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10829153                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.538363                       # Inst execution rate
system.cpu3.iew.exec_refs                    13423308                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3347908                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               22909312                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9713076                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             44774                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           458409                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3883896                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45872001                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10075400                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           746227                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40304078                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 60152                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1319450                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                970109                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1496597                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        77632                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              56                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4296869                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1850409                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363575                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        772766                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20695543                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37453191                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723863                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14980741                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.500282                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38102514                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58347648                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23901111                       # number of integer regfile writes
system.cpu3.ipc                              0.335687                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.335687                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56664      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27434378     66.83%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 264      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10159379     24.75%     91.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3399340      8.28%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41050305                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     514807                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012541                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 421832     81.94%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 91866     17.84%     99.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1109      0.22%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41508448                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156106822                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37453191                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66576025                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45738453                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41050305                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             133548                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20704021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           217683                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         55821                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11925247                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73273722                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.560232                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.948902                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45496573     62.09%     62.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20199118     27.57%     89.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4854434      6.63%     96.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             996736      1.36%     97.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1111295      1.52%     99.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             115146      0.16%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             391540      0.53%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89079      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              19801      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73273722                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.548331                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            53489                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1881                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9713076                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3883896                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    963                       # number of misc regfile reads
system.cpu3.numCycles                        74864128                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17002937                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               24799805                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16056856                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                165256                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7453999                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                601649                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  816                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71183528                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47788751                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30099620                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34288264                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 57257                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                970109                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1294717                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14042764                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71183528                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4466828                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             43726                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1212957                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         43771                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115349837                       # The number of ROB reads
system.cpu3.rob.rob_writes                   94866829                       # The number of ROB writes
system.cpu3.timesIdled                          16072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           228971                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                98871                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              449390                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              21476                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 52840                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2170884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4303149                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120077                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        39584                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2124829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1977133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4337857                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2016717                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1707774                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       931492                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1201037                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4730                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3321                       # Transaction distribution
system.membus.trans_dist::ReadExReq            453476                       # Transaction distribution
system.membus.trans_dist::ReadExResp           453295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1707774                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1312                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6464218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6464218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    197924352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               197924352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6760                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2170613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2170613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2170613                       # Request fanout histogram
system.membus.respLayer1.occupancy        11469292128                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8525508591                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1040                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          521                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12615978.886756                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20572427.580136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          521    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    110230500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            521                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39405507500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6572925000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5432910                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5432910                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5432910                       # number of overall hits
system.cpu2.icache.overall_hits::total        5432910                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16809                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16809                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16809                       # number of overall misses
system.cpu2.icache.overall_misses::total        16809                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1195437998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1195437998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1195437998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1195437998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5449719                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5449719                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5449719                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5449719                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003084                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003084                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003084                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003084                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 71118.924267                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 71118.924267                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 71118.924267                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 71118.924267                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2483                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    56.431818                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15786                       # number of writebacks
system.cpu2.icache.writebacks::total            15786                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1023                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1023                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1023                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1023                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15786                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15786                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15786                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15786                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1109661498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1109661498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1109661498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1109661498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002897                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002897                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002897                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002897                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 70294.026226                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70294.026226                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 70294.026226                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70294.026226                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15786                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5432910                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5432910                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16809                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16809                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1195437998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1195437998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5449719                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5449719                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 71118.924267                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 71118.924267                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1023                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1023                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15786                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15786                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1109661498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1109661498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002897                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002897                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 70294.026226                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70294.026226                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5902800                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15818                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           373.169807                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10915224                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10915224                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6915816                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6915816                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6915816                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6915816                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5430923                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5430923                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5430923                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5430923                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 463854257990                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 463854257990                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 463854257990                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 463854257990                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12346739                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12346739                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12346739                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12346739                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.439867                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.439867                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.439867                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.439867                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85409.838805                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85409.838805                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85409.838805                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85409.838805                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1561956                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4180626                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19458                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          46097                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.273204                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.691932                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       495937                       # number of writebacks
system.cpu2.dcache.writebacks::total           495937                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4931492                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4931492                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4931492                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4931492                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       499431                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       499431                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       499431                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       499431                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55196037479                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55196037479                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55196037479                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55196037479                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040450                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040450                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040450                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040450                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110517.844265                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110517.844265                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110517.844265                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110517.844265                       # average overall mshr miss latency
system.cpu2.dcache.replacements                495937                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5476034                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5476034                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4672470                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4672470                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 404940186000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 404940186000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10148504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10148504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.460410                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.460410                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86665.122730                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86665.122730                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4284478                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4284478                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       387992                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       387992                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43226992500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43226992500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038231                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038231                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111412.071641                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111412.071641                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1439782                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1439782                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       758453                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       758453                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  58914071990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  58914071990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198235                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198235                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.345028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.345028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77676.628598                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77676.628598                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       647014                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       647014                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111439                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111439                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  11969044979                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11969044979                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050695                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050695                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107404.454266                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107404.454266                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18192                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18192                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          629                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          629                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     18346500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     18346500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.033420                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.033420                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29167.726550                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29167.726550                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          132                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          132                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          497                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          497                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.026407                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.026407                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 26774.647887                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26774.647887                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17340                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17340                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          803                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          803                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7156000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7156000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18143                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18143                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.044259                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044259                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8911.581569                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8911.581569                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          798                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          798                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6425000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6425000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.043984                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.043984                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8051.378446                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8051.378446                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1073500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1073500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1006500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1006500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          645                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            645                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1269                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1269                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12000000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12000000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1914                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1914                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.663009                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.663009                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9456.264775                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9456.264775                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1269                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1269                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     10731000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     10731000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.663009                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.663009                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8456.264775                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8456.264775                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.490060                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7455571                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           500142                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.906908                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.490060                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984064                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984064                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25271344                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25271344                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1072                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          537                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15915524.208566                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   31269321.002993                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          537    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    208914500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            537                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37431796000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8546636500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5981027                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5981027                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5981027                       # number of overall hits
system.cpu3.icache.overall_hits::total        5981027                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16341                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16341                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16341                       # number of overall misses
system.cpu3.icache.overall_misses::total        16341                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1199675500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1199675500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1199675500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1199675500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5997368                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5997368                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5997368                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5997368                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002725                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002725                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002725                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002725                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73415.060278                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73415.060278                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73415.060278                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73415.060278                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2882                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    58.816327                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15459                       # number of writebacks
system.cpu3.icache.writebacks::total            15459                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          882                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          882                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          882                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          882                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15459                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15459                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15459                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15459                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1125282500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1125282500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1125282500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1125282500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002578                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002578                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002578                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002578                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72791.416004                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72791.416004                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72791.416004                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72791.416004                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15459                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5981027                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5981027                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16341                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16341                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1199675500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1199675500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5997368                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5997368                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002725                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002725                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73415.060278                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73415.060278                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          882                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          882                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15459                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15459                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1125282500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1125282500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002578                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002578                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72791.416004                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72791.416004                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6449806                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15491                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           416.358273                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         12010195                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        12010195                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5928182                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5928182                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5928182                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5928182                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5580654                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5580654                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5580654                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5580654                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 481740529757                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 481740529757                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 481740529757                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 481740529757                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11508836                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11508836                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11508836                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11508836                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.484902                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.484902                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.484902                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.484902                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86323.310809                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86323.310809                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86323.310809                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86323.310809                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1554954                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5714525                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19534                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          61756                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.602437                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    92.533924                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496491                       # number of writebacks
system.cpu3.dcache.writebacks::total           496491                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5080603                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5080603                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5080603                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5080603                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500051                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500051                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500051                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500051                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55692643960                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55692643960                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55692643960                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55692643960                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043449                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043449                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043449                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043449                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111373.927779                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111373.927779                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111373.927779                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111373.927779                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496491                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4709219                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4709219                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4787193                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4787193                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 417977548000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 417977548000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9496412                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9496412                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.504105                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.504105                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87311.614134                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87311.614134                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4398671                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4398671                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388522                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388522                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43228534000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43228534000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040913                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040913                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111264.057119                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111264.057119                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1218963                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1218963                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       793461                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       793461                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63762981757                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63762981757                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012424                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012424                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.394281                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.394281                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80360.574442                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80360.574442                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       681932                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       681932                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111529                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111529                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12464109960                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12464109960                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111756.672794                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111756.672794                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        19084                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19084                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          743                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          743                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27835500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27835500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.037474                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.037474                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 37463.660834                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 37463.660834                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          159                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          584                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          584                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17520000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17520000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.029455                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.029455                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data        30000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        30000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18338                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18338                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          720                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          720                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6157500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6157500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        19058                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19058                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.037779                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.037779                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8552.083333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8552.083333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          712                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          712                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5513500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5513500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.037360                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.037360                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7743.679775                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7743.679775                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1449500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1449500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1381500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1381500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          640                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            640                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1289                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1289                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15281998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15281998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1929                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1929                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.668222                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.668222                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11855.700543                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11855.700543                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1289                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1289                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13992998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13992998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.668222                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.668222                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10855.700543                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10855.700543                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.267416                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6471255                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500720                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.923900                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.267416                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.977107                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977107                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23599995                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23599995                       # Number of data accesses
system.cpu0.numPwrStateTransitions                264                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4762348.484848                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11967413.913238                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          132    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     69813000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    45349802500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    628630000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4657965                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4657965                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4657965                       # number of overall hits
system.cpu0.icache.overall_hits::total        4657965                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77244                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77244                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77244                       # number of overall misses
system.cpu0.icache.overall_misses::total        77244                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5850872492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5850872492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5850872492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5850872492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4735209                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4735209                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4735209                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4735209                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016313                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016313                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016313                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016313                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75745.332867                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75745.332867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75745.332867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75745.332867                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17273                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              215                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    80.339535                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72286                       # number of writebacks
system.cpu0.icache.writebacks::total            72286                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4957                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4957                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4957                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4957                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72287                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72287                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72287                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72287                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5465056993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5465056993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5465056993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5465056993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015266                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015266                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015266                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015266                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75602.210536                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75602.210536                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75602.210536                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75602.210536                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72286                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4657965                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4657965                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77244                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77244                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5850872492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5850872492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4735209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4735209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75745.332867                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75745.332867                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4957                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4957                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72287                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72287                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5465056993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5465056993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75602.210536                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75602.210536                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4731719                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72319                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.428435                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9542705                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9542705                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7788208                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7788208                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7788208                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7788208                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5534271                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5534271                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5534271                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5534271                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 475948556559                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 475948556559                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 475948556559                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 475948556559                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13322479                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13322479                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13322479                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13322479                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.415408                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.415408                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.415408                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.415408                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86000.225966                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86000.225966                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86000.225966                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86000.225966                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2346918                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2666582                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            37367                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29078                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.807236                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.704450                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       550865                       # number of writebacks
system.cpu0.dcache.writebacks::total           550865                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4980641                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4980641                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4980641                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4980641                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       553630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       553630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       553630                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       553630                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59924379606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59924379606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59924379606                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59924379606                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041556                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041556                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041556                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041556                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108239.039803                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108239.039803                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108239.039803                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108239.039803                       # average overall mshr miss latency
system.cpu0.dcache.replacements                550865                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6006811                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6006811                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4545571                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4545571                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 397538232500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 397538232500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10552382                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10552382                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.430763                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.430763                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87456.170523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87456.170523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4140621                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4140621                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       404950                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       404950                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44632027000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44632027000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038375                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038375                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110216.142734                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110216.142734                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1781397                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1781397                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       988700                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       988700                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78410324059                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78410324059                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2770097                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2770097                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.356919                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.356919                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79306.487366                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79306.487366                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       840020                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       840020                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148680                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148680                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15292352606                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15292352606                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053673                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053673                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 102854.133750                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 102854.133750                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        17031                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17031                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1228                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1228                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     25512000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     25512000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.067255                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.067255                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20775.244300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20775.244300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          978                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          978                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          250                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          250                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3334000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3334000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        13336                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13336                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        16065                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16065                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1532                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1532                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19378000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19378000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17597                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17597                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087060                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087060                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12648.825065                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12648.825065                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1522                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1522                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17861000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17861000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086492                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086492                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11735.216820                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11735.216820                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        58000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        58000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        53000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        53000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1352                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1352                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          830                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          830                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9155000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9155000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2182                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2182                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.380385                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.380385                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11030.120482                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11030.120482                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          826                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          826                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8322500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8322500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.378552                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.378552                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10075.665860                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10075.665860                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.927678                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8379564                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           553571                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.137289                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.927678                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997740                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997740                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27274573                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27274573                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               19496                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4283                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7581                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                8090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                3993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                8921                       # number of demand (read+write) hits
system.l2.demand_hits::total                    66517                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9755                       # number of overall hits
system.l2.overall_hits::.cpu0.data              19496                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4283                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7581                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4398                       # number of overall hits
system.l2.overall_hits::.cpu2.data               8090                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               3993                       # number of overall hits
system.l2.overall_hits::.cpu3.data               8921                       # number of overall hits
system.l2.overall_hits::total                   66517                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            527591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            486398                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             11388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             11466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            488057                       # number of demand (read+write) misses
system.l2.demand_misses::total                2087200                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62530                       # number of overall misses
system.l2.overall_misses::.cpu0.data           527591                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11454                       # number of overall misses
system.l2.overall_misses::.cpu1.data           486398                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            11388                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488316                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            11466                       # number of overall misses
system.l2.overall_misses::.cpu3.data           488057                       # number of overall misses
system.l2.overall_misses::total               2087200                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5238118965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  58697127715                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1044273439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54073548740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1027276470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54289254213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1048159466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54773105733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230190864741                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5238118965                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  58697127715                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1044273439                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54073548740                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1027276470                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54289254213                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1048159466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54773105733                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230190864741                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          547087                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          493979                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15786                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          496406                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496978                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2153717                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         547087                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         493979                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15786                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         496406                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496978                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2153717                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.865048                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.964364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.727839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.984653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.721399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.983703                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.741704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.982050                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.969115                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.865048                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.964364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.727839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.984653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.721399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.983703                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.741704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.982050                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.969115                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83769.693987                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111254.982960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91171.070281                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111171.404364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90206.925711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111176.480420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91414.570556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112226.862299                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110286.922547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83769.693987                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111254.982960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91171.070281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111171.404364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90206.925711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111176.480420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91414.570556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112226.862299                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110286.922547                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              63085                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3116                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.245507                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     82192                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              931488                       # number of writebacks
system.l2.writebacks::total                    931488                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          10282                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3879                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1274                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3672                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1327                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1671                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               26057                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         10282                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3879                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1274                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3672                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1327                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1671                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              26057                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       517309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       485124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       486989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       486386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2061143                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       517309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       485124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       486989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       486386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       100794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2161937                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4588004471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  52765337738                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    648754961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49117195273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    643475981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49316677734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    665429972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49793135252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 207538011382                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4588004471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  52765337738                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    648754961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49117195273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    643475981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49316677734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    665429972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49793135252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  11447206288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 218985217670                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.860372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.945570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.481350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.982074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.488788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.981030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.507924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.978687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.957017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.860372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.945570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.481350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.982074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.488788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.981030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.507924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.978687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.003817                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73771.618070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101999.651539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85644.219274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101246.681824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83395.020866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101268.566095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84746.557820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102373.701653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100690.738771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73771.618070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101999.651539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85644.219274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101246.681824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83395.020866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101268.566095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84746.557820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102373.701653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 113570.314582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101291.211386                       # average overall mshr miss latency
system.l2.replacements                        4144902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938576                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938576                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1157049                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1157049                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1157056                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1157056                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       100794                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         100794                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  11447206288                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  11447206288                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 113570.314582                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 113570.314582                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              85                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              81                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              93                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  296                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           125                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           213                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           173                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           205                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                716                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       840000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       394000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       408500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       348000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1990500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          162                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          298                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          254                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          298                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1012                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.771605                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.714765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.681102                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.687919                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.707510                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6720                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1849.765258                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2361.271676                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1697.560976                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2780.027933                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          125                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          210                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          170                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          203                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           708                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2514500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4399000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3615000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4228500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14757000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.771605                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.704698                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.669291                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.681208                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.699605                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20116                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20947.619048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21264.705882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20830.049261                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20843.220339                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           134                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                242                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          413                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          132                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              752                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1741500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       178500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       116000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       372000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2408000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          547                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            994                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.755027                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.716312                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.781065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.773723                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.756539                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4216.707022                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1767.326733                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data   878.787879                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3509.433962                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3202.127660                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          411                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          100                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          131                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          744                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8285500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2013500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2678500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2124499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15101999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.751371                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.709220                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.775148                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.744526                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.748491                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20159.367397                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20135                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20446.564885                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20828.421569                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20298.385753                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1474                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13500                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         135213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109312                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              462916                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14837752381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11808636414                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11770961397                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12266978401                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   50684328593                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110669                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476416                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.934172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.989658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.986682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.987738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109736.137657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108152.552219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107786.764436                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112219.869740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109489.256351                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         9452                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          116                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          178                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          167                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             9913                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       125761                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109069                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         453003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12869817392                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10708287922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10668253908                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11163801904                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  45410161126                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.868869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.988606                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.985074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.986229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.950856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102335.520487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98179.023572                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97848.753605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102284.134903                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100242.517436                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4283                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          3993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        11388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        11466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            96838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5238118965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1044273439                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1027276470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1048159466                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8357828340                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15786                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.865048                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.727839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.721399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.741704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.811943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83769.693987                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91171.070281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90206.925711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91414.570556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86307.320886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          338                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3879                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3672                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3614                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11503                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62192                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        85335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4588004471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    648754961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    643475981                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    665429972                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6545665385                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.860372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.481350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.488788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.507924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.715495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73771.618070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85644.219274                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83395.020866                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84746.557820                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76705.518076                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         9968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         6616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         7564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30588                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       392378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       377213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       379110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       378745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1527446                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43859375334                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42264912326                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42518292816                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42506127332                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171148707808                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       402346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       383653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       385726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.975225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.983214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.982848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.980420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.980368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111778.375276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112045.216697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112152.918193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112228.880466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112048.941703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          830                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1158                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1149                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1504                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4641                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       391548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       376055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       377961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       377241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1522805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39895520346                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38408907351                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38648423826                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38629333348                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155582184871                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.973162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.980196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.979869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.976527                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.977389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101891.774051                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102136.409172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102255.057601                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102399.615492                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102168.159988                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1044                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1050                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1973                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           59                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2105                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     60069500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       388497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       275498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       399998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     61133493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3017                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3155                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.653961                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.921053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.951613                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.667195                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30445.767866                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10223.605263                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7871.371429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6779.627119                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29042.039430                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          799                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          811                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1174                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1294                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     23111473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       700991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       618495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1114495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25545454                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.389128                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.868421                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.815789                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.903226                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.410143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19686.092845                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21242.151515                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19951.451613                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19901.696429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19741.463679                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998616                       # Cycle average of tags in use
system.l2.tags.total_refs                     4325082                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4146809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.042990                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.092863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.049965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.581013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.491646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.076366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.540368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.114346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.578382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.059998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.413670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.485826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.016406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.102828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.007682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.094943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.008443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.095537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.009037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.094687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.084589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38182857                       # Number of tag accesses
system.l2.tags.data_accesses                 38182857                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3980352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33125312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        484800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31048192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        493824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31167616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        502528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31129216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      6376576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138308416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3980352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       484800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       493824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       502528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5461504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59615488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59615488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         517583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         485128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         486994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         486394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        99634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2161069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       931492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             931492                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86569980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        720453269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10544074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        675277305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         10740340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        677874697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         10929646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        677039523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    138686242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3008115077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86569980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10544074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     10740340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     10929646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        118784041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1296596790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1296596790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1296596790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86569980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       720453269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10544074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       675277305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        10740340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       677874697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        10929646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       677039523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    138686242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4304711867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    929262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    514009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    483543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    485404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    485026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     99445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000080977250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56761                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56761                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3967573                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876852                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2161069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931499                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2161069                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8306                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2237                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            136047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            128270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            133242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            134669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            138912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           144122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           128486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           128814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           129412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           129445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56656                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  90008106925                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10763815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            130372413175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41810.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60560.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1268297                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  833271                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2161069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  294961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  384378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  398143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  359293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  270108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  174765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  104099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   33774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  63876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  63757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       980446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    201.183086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.140914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.119546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       505641     51.57%     51.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       324933     33.14%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18910      1.93%     86.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12466      1.27%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9989      1.02%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8113      0.83%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6835      0.70%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5994      0.61%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        87565      8.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       980446                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.925283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.530124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.765352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           3211      5.66%      5.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         25858     45.56%     51.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         12306     21.68%     72.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7483     13.18%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3792      6.68%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2191      3.86%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1132      1.99%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          374      0.66%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          108      0.19%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           77      0.14%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           72      0.13%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           40      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           34      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           25      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           23      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            8      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           18      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56761                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.371311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.330998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.251681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50790     89.48%     89.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              835      1.47%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1250      2.20%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1184      2.09%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1056      1.86%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              743      1.31%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              459      0.81%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              241      0.42%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              108      0.19%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               50      0.09%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               13      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56761                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              137776832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  531584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59472128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               138308416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59615936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2996.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1293.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3008.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1296.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45978385000                       # Total gap between requests
system.mem_ctrls.avgGap                      14867.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3980352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     32896576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       484800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30946752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       493824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31065856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       502528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31041664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      6364480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59472128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86569980.392437264323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 715478414.798068642616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10544074.115619318560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 673071053.477084040642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 10740340.049652628601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 675661485.414927959442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 10929646.198791140690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 675135325.676881194115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 138423161.772641986609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1293478806.612208843231                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       517583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       485128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       486994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       486394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        99634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       931499                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2014956415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31329343341                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    331743351                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29019985802                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    320247299                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29138840459                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    337212053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29629178434                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   8250906021                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1193214894269                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32398.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60530.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43794.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59819.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41504.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59834.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42946.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60916.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     82812.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1280962.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3485326740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1852491300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7549671780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410047900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3629449200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20740750170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189823200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39857560290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        866.875144                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    254353744                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1535300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44188778756                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3515064840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1868301270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7821056040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2440647540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3629449200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20732945730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        196395360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40203859980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        874.406929                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    275940006                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1535300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44167192494                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1102                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          552                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11134396.739130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   17235408.230534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          552    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     85474500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            552                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39832245500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6146187000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4563632                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4563632                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4563632                       # number of overall hits
system.cpu1.icache.overall_hits::total        4563632                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16452                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16452                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16452                       # number of overall misses
system.cpu1.icache.overall_misses::total        16452                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1190693499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1190693499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1190693499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1190693499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4580084                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4580084                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4580084                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4580084                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003592                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003592                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003592                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003592                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72373.784282                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72373.784282                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72373.784282                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72373.784282                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2305                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.625000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15737                       # number of writebacks
system.cpu1.icache.writebacks::total            15737                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          715                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          715                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          715                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          715                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15737                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15737                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15737                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15737                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1126727000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1126727000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1126727000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1126727000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003436                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003436                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003436                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003436                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71597.318422                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71597.318422                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71597.318422                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71597.318422                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15737                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4563632                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4563632                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1190693499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1190693499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4580084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4580084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003592                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003592                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72373.784282                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72373.784282                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          715                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15737                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15737                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1126727000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1126727000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003436                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003436                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71597.318422                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71597.318422                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5163837                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15769                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           327.467626                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9175905                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9175905                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7402897                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7402897                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7402897                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7402897                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5293930                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5293930                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5293930                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5293930                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 453679778344                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 453679778344                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 453679778344                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 453679778344                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12696827                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12696827                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12696827                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12696827                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.416949                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.416949                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.416949                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.416949                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85698.106765                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85698.106765                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85698.106765                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85698.106765                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1514731                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2826402                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19177                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          30269                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.986859                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.376127                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       493346                       # number of writebacks
system.cpu1.dcache.writebacks::total           493346                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4797161                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4797161                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4797161                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4797161                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       496769                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       496769                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       496769                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       496769                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54957492956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54957492956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54957492956                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54957492956                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039125                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039125                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039125                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039125                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110629.876172                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110629.876172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110629.876172                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110629.876172                       # average overall mshr miss latency
system.cpu1.dcache.replacements                493346                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5797675                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5797675                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4537359                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4537359                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 393741785000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 393741785000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10335034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10335034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.439027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.439027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86777.745600                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86777.745600                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4151634                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4151634                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       385725                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       385725                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42957626000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42957626000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037322                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037322                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111368.529393                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111368.529393                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1605222                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1605222                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       756571                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       756571                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  59937993344                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  59937993344                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2361793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2361793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.320338                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.320338                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79223.223391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79223.223391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       645527                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       645527                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111044                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111044                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11999866956                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11999866956                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047017                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047017                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108064.073304                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108064.073304                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16647                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16647                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          708                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          708                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     24245000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     24245000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.040795                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.040795                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34244.350282                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34244.350282                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          559                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          559                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16735000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16735000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.032210                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.032210                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 29937.388193                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29937.388193                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        15835                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15835                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          769                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          769                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6153000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6153000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16604                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16604                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.046314                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046314                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8001.300390                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8001.300390                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          762                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          762                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5477000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5477000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.045893                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045893                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7187.664042                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7187.664042                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1792500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1792500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1706500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1706500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          658                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1313                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1313                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14464999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14464999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1971                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1971                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.666159                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.666159                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11016.754760                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11016.754760                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1313                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1313                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13151999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13151999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.666159                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.666159                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10016.754760                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10016.754760                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.414917                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7937656                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497558                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.953228                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.414917                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981716                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981716                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25963045                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25963045                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45978432500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688342                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1870068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217327                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3213415                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           179409                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5017                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3568                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8585                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          226                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479415                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119268                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569079                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3155                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3155                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1657918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1487266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1494861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1496665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6494514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9252608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70268928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2014336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63188800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2020608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63509952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1978752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63582016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275816000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4345162                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60528576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6505206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.347467                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.547940                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4401204     67.66%     67.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2015558     30.98%     98.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35395      0.54%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  38202      0.59%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14847      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6505206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4325955232                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         751559361                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25535405                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         752411943                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25017588                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         828794176                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108642467                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         747712755                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25569692                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
