Classic Timing Analyzer report for zjw_DCZ
Sun Dec 08 10:24:05 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.592 ns    ; SM   ; Y  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.906 ns    ; Y    ; ZQ ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.008 ns   ; Z    ; Y  ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------+
; tsu                                                      ;
+-------+--------------+------------+------+----+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To ; To Clock ;
+-------+--------------+------------+------+----+----------+
; N/A   ; None         ; 4.592 ns   ; SM   ; X  ; clk      ;
; N/A   ; None         ; 4.592 ns   ; SM   ; Y  ; clk      ;
; N/A   ; None         ; 4.061 ns   ; C    ; X  ; clk      ;
; N/A   ; None         ; 4.060 ns   ; Z    ; Y  ; clk      ;
+-------+--------------+------------+------+----+----------+


+------------------------------------------------------------+
; tco                                                        ;
+-------+--------------+------------+------+----+------------+
; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ;
+-------+--------------+------------+------+----+------------+
; N/A   ; None         ; 6.906 ns   ; Y    ; ZQ ; clk        ;
; N/A   ; None         ; 6.521 ns   ; X    ; CQ ; clk        ;
+-------+--------------+------------+------+----+------------+


+----------------------------------------------------------------+
; th                                                             ;
+---------------+-------------+-----------+------+----+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To ; To Clock ;
+---------------+-------------+-----------+------+----+----------+
; N/A           ; None        ; -4.008 ns ; Z    ; Y  ; clk      ;
; N/A           ; None        ; -4.009 ns ; C    ; X  ; clk      ;
; N/A           ; None        ; -4.540 ns ; SM   ; X  ; clk      ;
; N/A           ; None        ; -4.540 ns ; SM   ; Y  ; clk      ;
+---------------+-------------+-----------+------+----+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 08 10:24:05 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_DCZ -c zjw_DCZ --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "X" (data pin = "SM", clock pin = "clk") is 4.592 ns
    Info: + Longest pin to register delay is 7.323 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_6; Fanout = 2; PIN Node = 'SM'
        Info: 2: + IC(4.987 ns) + CELL(0.867 ns) = 7.323 ns; Loc. = LC_X2_Y11_N2; Fanout = 1; REG Node = 'X'
        Info: Total cell delay = 2.336 ns ( 31.90 % )
        Info: Total interconnect delay = 4.987 ns ( 68.10 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X2_Y11_N2; Fanout = 1; REG Node = 'X'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
Info: tco from clock "clk" to destination pin "ZQ" through register "Y" is 6.906 ns
    Info: + Longest clock path from clock "clk" to source register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X2_Y11_N4; Fanout = 1; REG Node = 'Y'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y11_N4; Fanout = 1; REG Node = 'Y'
        Info: 2: + IC(1.790 ns) + CELL(2.124 ns) = 3.914 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'ZQ'
        Info: Total cell delay = 2.124 ns ( 54.27 % )
        Info: Total interconnect delay = 1.790 ns ( 45.73 % )
Info: th for register "Y" (data pin = "Z", clock pin = "clk") is -4.008 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X2_Y11_N4; Fanout = 1; REG Node = 'Y'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.791 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_143; Fanout = 1; PIN Node = 'Z'
        Info: 2: + IC(5.007 ns) + CELL(0.309 ns) = 6.791 ns; Loc. = LC_X2_Y11_N4; Fanout = 1; REG Node = 'Y'
        Info: Total cell delay = 1.784 ns ( 26.27 % )
        Info: Total interconnect delay = 5.007 ns ( 73.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Sun Dec 08 10:24:05 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


