I0107 17:34:25.371 tapa.util:184] logging level set to INFO
I0107 17:34:25.371 tapa.tapac:514] running translated command: `tapa dse-floorplan --input=gating-net-spatial-kernel.cpp --top=gating_net --platform=xilinx_u280_xdma_201920_3 --connectivity=hbm_config_spatial.ini --enable-synth-util --enable-hbm-binding-adjustment --max-parallel-synth-jobs=16 --floorplan-output=build/solver.tcl --output=build/solver.xilinx_u280_xdma_201920_3.hw.xo --bitstream-script=build/solver.xilinx_u280_xdma_201920_3.hw_generate_bitstream.sh`
I0107 17:34:25.374 tapa.util:184] logging level set to INFO
I0107 17:34:25.375 tapa.tapa:54] tapa version: 0.0.20240301.1
I0107 17:34:25.375 tapa.tapa:58] Python recursion limit set to 3000
I0107 17:34:25.377 tapa.steps.dse:98] 
I0107 17:34:25.377 tapa.steps.dse:99] --------------------------------------------------------------------------------
I0107 17:34:25.377 tapa.steps.dse:100] DSE preparation: synthesize each task into RTL
I0107 17:34:25.377 tapa.steps.dse:101] --------------------------------------------------------------------------------
I0107 17:34:25.377 tapa.steps.dse:102] 
I0107 17:34:26.097 tapa.steps.analyze:151] added vendor include path `/mnt/software/xilinx/Vitis_HLS/2021.2/include`
I0107 17:34:26.098 tapa.steps.analyze:248] Running tapacc command: /usr/local/bin/tapacc /home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/csynth/flatten/flatten-d005528b-gating-net-spatial-kernel.cpp -top gating_net -- -std=c++17 -I /usr/local/lib/python3.10/dist-packages/tapa/../../../src -isystem /mnt/software/xilinx/Vitis_HLS/2021.2/include -stdlib=libc++ -isystem /usr/lib/llvm-17/include/c++/v1/ -isystem /usr/include/clang/17/include/ -isystem /usr/lib/clang/17/include/
I0107 17:34:38.350 tapa.steps.common:92] writing TAPA graph to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/csynth/graph.json`.
I0107 17:34:38.915 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/csynth/settings.json`.
I0107 17:34:39.754 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0107 17:34:39.817 tapa.core:182] extracting HLS C++ files
I0107 17:34:40.961 tapa.core:214] running HLS
I0107 17:34:40.965 tapa.core:260] spawn 15 workers for parallel HLS synthesis of the tasks
I0107 17:35:31.109 tapa.core:275] extracting RTL files
I0107 17:35:32.794 tapa.core:306] parsing RTL files and populating tasks
D0107 17:35:33.729 tapa.core:315] parsing down_projection
D0107 17:35:33.731 tapa.core:319] populating down_projection
D0107 17:35:33.731 tapa.core:315] parsing gate_projection
D0107 17:35:33.734 tapa.core:319] populating gate_projection
D0107 17:35:33.734 tapa.core:315] parsing measure_cycle
D0107 17:35:33.737 tapa.core:319] populating measure_cycle
D0107 17:35:33.737 tapa.core:315] parsing read_input
D0107 17:35:33.738 tapa.core:319] populating read_input
D0107 17:35:33.739 tapa.core:315] parsing read_weight
D0107 17:35:33.741 tapa.core:319] populating read_weight
D0107 17:35:33.741 tapa.core:315] parsing silu
D0107 17:35:33.743 tapa.core:319] populating silu
D0107 17:35:33.743 tapa.core:315] parsing up_projection
D0107 17:35:33.744 tapa.core:319] populating up_projection
D0107 17:35:33.744 tapa.core:315] parsing write_output
D0107 17:35:33.746 tapa.core:319] populating write_output
D0107 17:35:33.746 tapa.core:315] parsing gating_net
D0107 17:35:33.747 tapa.core:319] populating gating_net
D0107 17:35:33.748 tapa.task:149] mmap argument 'gating_net.cycle_count' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'measure_cycle_0.cycle_count'
D0107 17:35:33.748 tapa.task:149] mmap argument 'gating_net.input_up' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_input_0.vec'
D0107 17:35:33.748 tapa.task:149] mmap argument 'gating_net.input_gate' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_input_1.vec'
D0107 17:35:33.748 tapa.task:149] mmap argument 'gating_net.W_up' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_0.vec'
D0107 17:35:33.748 tapa.task:149] mmap argument 'gating_net.W_gate' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_1.vec'
D0107 17:35:33.748 tapa.task:149] mmap argument 'gating_net.W_down' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_2.vec'
D0107 17:35:33.748 tapa.task:149] mmap argument 'gating_net.top_output' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_output_0.output_mtx'
I0107 17:35:33.748 tapa.core:323] instrumenting upper-level RTL
I0107 17:35:33.748 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/csynth/settings.json`.
I0107 17:35:34.081 tapa.steps.dse:98] 
I0107 17:35:34.081 tapa.steps.dse:99] --------------------------------------------------------------------------------
I0107 17:35:34.082 tapa.steps.dse:100] Start generating design point 1 with --max-slr-width-limit 15000
I0107 17:35:34.082 tapa.steps.dse:101] --------------------------------------------------------------------------------
I0107 17:35:34.082 tapa.steps.dse:102] 
I0107 17:35:37.947 tapa.steps.common:46] reusing TAPA settings from upstream flows.
W0107 17:35:37.947 tapa.steps.optimize:151] HBM port binding adjustment is enabled. The final binding may be different from hbm_config_spatial.ini
I0107 17:35:37.948 tapa.floorplan:437] generating post-synthesis resource utilization reports
I0107 17:35:37.948 tapa.floorplan:438] this step runs logic synthesis of each task for accurate area info, it may take a while
I0107 17:35:37.952 tapa.floorplan:442] spawn 15 workers for parallel logic synthesis. use --max-parallel-synth-jobs to enable more workers.
D0107 17:35:37.953 tapa.floorplan:408] synthesizing down_projection
D0107 17:35:37.953 tapa.floorplan:408] synthesizing write_output
D0107 17:35:37.953 tapa.floorplan:408] synthesizing silu
D0107 17:35:37.953 tapa.floorplan:408] synthesizing read_weight
D0107 17:35:37.954 tapa.floorplan:408] synthesizing gate_projection
D0107 17:35:37.954 tapa.floorplan:408] synthesizing up_projection
D0107 17:35:37.955 tapa.floorplan:408] synthesizing measure_cycle
D0107 17:35:37.955 tapa.floorplan:408] synthesizing read_input
I0107 17:37:11.530 tapa.core:358] Running floorplanning
W0107 17:37:11.532 tapa.task_graph:75] cycle_count is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 17:37:11.532 tapa.task_graph:75] input_up is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 17:37:11.532 tapa.task_graph:75] input_gate is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 17:37:11.533 tapa.task_graph:75] W_up is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 17:37:11.533 tapa.task_graph:75] W_gate is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 17:37:11.533 tapa.task_graph:75] W_down is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W0107 17:37:11.533 tapa.task_graph:75] top_output is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
D0107 17:37:11.533 tapa.task_graph:157] area of down_projection: {'BRAM': 114, 'DSP': 0, 'FF': 1033, 'LUT': 874, 'URAM': 0}
D0107 17:37:11.533 tapa.task_graph:157] area of gate_projection: {'BRAM': 0, 'DSP': 0, 'FF': 104, 'LUT': 123, 'URAM': 0}
D0107 17:37:11.533 tapa.task_graph:157] area of measure_cycle: {'BRAM': 1, 'DSP': 0, 'FF': 894, 'LUT': 505, 'URAM': 0}
D0107 17:37:11.533 tapa.task_graph:157] area of read_input: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 71, 'URAM': 0}
D0107 17:37:11.533 tapa.task_graph:157] area of read_input: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 71, 'URAM': 0}
D0107 17:37:11.533 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 67, 'URAM': 0}
D0107 17:37:11.533 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 67, 'URAM': 0}
D0107 17:37:11.533 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 67, 'URAM': 0}
D0107 17:37:11.533 tapa.task_graph:157] area of silu: {'BRAM': 32, 'DSP': 0, 'FF': 11230, 'LUT': 8453, 'URAM': 0}
D0107 17:37:11.533 tapa.task_graph:157] area of up_projection: {'BRAM': 144, 'DSP': 18, 'FF': 1036, 'LUT': 584, 'URAM': 0}
D0107 17:37:11.533 tapa.task_graph:157] area of write_output: {'BRAM': 0, 'DSP': 0, 'FF': 72, 'LUT': 46, 'URAM': 0}
I0107 17:37:12.881 tapa.floorplan:292] generate new port binding at /home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/run-1/run/link_config.ini
I0107 17:37:12.929 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/run-1/run/settings.json`.
I0107 17:37:12.964 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0107 17:37:12.967 tapa.floorplan:77] generate the floorplan constraint at ./work.out/run-1/constraints.tcl
I0107 17:37:12.967 tapa.core:450] top task register level set to 3
I0107 17:37:12.967 tapa.core:454] instrumenting top-level RTL
E0107 17:37:12.968 tapa.verilog.xilinx.module:728] not adding pragma for unknown port 'ap_local_block'
D0107 17:37:12.975 tapa.core:527]   instantiating FIFOs in gating_net
D0107 17:37:12.975 tapa.core:540]     instantiating gating_net.fifo_W_down_gating_net
D0107 17:37:12.975 tapa.core:540]     instantiating gating_net.fifo_W_gate_gating_net
D0107 17:37:12.975 tapa.core:540]     instantiating gating_net.fifo_W_up_gating_net
D0107 17:37:12.975 tapa.core:540]     instantiating gating_net.fifo_fin_gating_net
D0107 17:37:12.975 tapa.core:540]     instantiating gating_net.fifo_gate_gating_net
D0107 17:37:12.975 tapa.core:540]     instantiating gating_net.fifo_input_gate_gating_net
D0107 17:37:12.975 tapa.core:540]     instantiating gating_net.fifo_input_up_gating_net
D0107 17:37:12.975 tapa.core:540]     instantiating gating_net.fifo_output_gating_net
D0107 17:37:12.975 tapa.core:540]     instantiating gating_net.fifo_up_gating_net
D0107 17:37:12.976 tapa.core:540]     instantiating gating_net.fifo_up_silu_gating_net
D0107 17:37:12.976 tapa.core:505]   connecting gating_net's children tasks
D0107 17:37:12.977 tapa.core:596]   instantiating children tasks in gating_net
D0107 17:37:12.981 tapa.core:669]     pipelined signal: cycle_count_slr_0 => measure_cycle_0___cycle_count
D0107 17:37:12.982 tapa.core:669]     pipelined signal: input_up_slr_0 => read_input_0___input_up
D0107 17:37:12.982 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_din` is connected to async_mmap port `input_up.read_addr`
D0107 17:37:12.982 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_full_n` is connected to async_mmap port `input_up.read_addr`
D0107 17:37:12.982 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_write` is connected to async_mmap port `input_up.read_addr`
D0107 17:37:12.982 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_dout` is connected to async_mmap port `input_up.read_data`
D0107 17:37:12.982 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_dout` is connected to async_mmap port `input_up.read_data`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_empty_n` is connected to async_mmap port `input_up.read_data`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_empty_n` is connected to async_mmap port `input_up.read_data`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_read` is connected to async_mmap port `input_up.read_data`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_din` is connected to async_mmap port `input_up.write_addr`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_full_n` is connected to async_mmap port `input_up.write_addr`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_write` is connected to async_mmap port `input_up.write_addr`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_din` is connected to async_mmap port `input_up.write_data`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_full_n` is connected to async_mmap port `input_up.write_data`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_write` is connected to async_mmap port `input_up.write_data`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_dout` is connected to async_mmap port `input_up.write_resp`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_dout` is connected to async_mmap port `input_up.write_resp`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_empty_n` is connected to async_mmap port `input_up.write_resp`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `input_up.write_resp`
D0107 17:37:12.983 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_read` is connected to async_mmap port `input_up.write_resp`
D0107 17:37:12.984 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_din` is connected to async_mmap port `input_up.read_addr`
D0107 17:37:12.984 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_full_n` is connected to async_mmap port `input_up.read_addr`
D0107 17:37:12.984 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_write` is connected to async_mmap port `input_up.read_addr`
D0107 17:37:12.984 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_dout` is connected to async_mmap port `input_up.read_data`
D0107 17:37:12.984 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_dout` is connected to async_mmap port `input_up.read_data`
D0107 17:37:12.984 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_empty_n` is connected to async_mmap port `input_up.read_data`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_empty_n` is connected to async_mmap port `input_up.read_data`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_read` is connected to async_mmap port `input_up.read_data`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_din` is connected to async_mmap port `input_up.write_addr`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_full_n` is connected to async_mmap port `input_up.write_addr`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_write` is connected to async_mmap port `input_up.write_addr`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_din` is connected to async_mmap port `input_up.write_data`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_full_n` is connected to async_mmap port `input_up.write_data`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_write` is connected to async_mmap port `input_up.write_data`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_dout` is connected to async_mmap port `input_up.write_resp`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_dout` is connected to async_mmap port `input_up.write_resp`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_empty_n` is connected to async_mmap port `input_up.write_resp`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `input_up.write_resp`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_read` is connected to async_mmap port `input_up.write_resp`
D0107 17:37:12.985 tapa.core:669]     pipelined signal: input_gate_slr_0 => read_input_1___input_gate
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_din` is connected to async_mmap port `input_gate.read_addr`
D0107 17:37:12.985 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_full_n` is connected to async_mmap port `input_gate.read_addr`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_write` is connected to async_mmap port `input_gate.read_addr`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_dout` is connected to async_mmap port `input_gate.read_data`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_dout` is connected to async_mmap port `input_gate.read_data`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_empty_n` is connected to async_mmap port `input_gate.read_data`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_empty_n` is connected to async_mmap port `input_gate.read_data`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_read` is connected to async_mmap port `input_gate.read_data`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_din` is connected to async_mmap port `input_gate.write_addr`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_full_n` is connected to async_mmap port `input_gate.write_addr`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_write` is connected to async_mmap port `input_gate.write_addr`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_din` is connected to async_mmap port `input_gate.write_data`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_full_n` is connected to async_mmap port `input_gate.write_data`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_write` is connected to async_mmap port `input_gate.write_data`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_dout` is connected to async_mmap port `input_gate.write_resp`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_dout` is connected to async_mmap port `input_gate.write_resp`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_empty_n` is connected to async_mmap port `input_gate.write_resp`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `input_gate.write_resp`
D0107 17:37:12.986 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_read` is connected to async_mmap port `input_gate.write_resp`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_din` is connected to async_mmap port `input_gate.read_addr`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_full_n` is connected to async_mmap port `input_gate.read_addr`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_write` is connected to async_mmap port `input_gate.read_addr`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_dout` is connected to async_mmap port `input_gate.read_data`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_dout` is connected to async_mmap port `input_gate.read_data`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_empty_n` is connected to async_mmap port `input_gate.read_data`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_empty_n` is connected to async_mmap port `input_gate.read_data`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_read` is connected to async_mmap port `input_gate.read_data`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_din` is connected to async_mmap port `input_gate.write_addr`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_full_n` is connected to async_mmap port `input_gate.write_addr`
D0107 17:37:12.987 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_write` is connected to async_mmap port `input_gate.write_addr`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_din` is connected to async_mmap port `input_gate.write_data`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_full_n` is connected to async_mmap port `input_gate.write_data`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_write` is connected to async_mmap port `input_gate.write_data`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_dout` is connected to async_mmap port `input_gate.write_resp`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_dout` is connected to async_mmap port `input_gate.write_resp`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_empty_n` is connected to async_mmap port `input_gate.write_resp`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `input_gate.write_resp`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_read` is connected to async_mmap port `input_gate.write_resp`
D0107 17:37:12.988 tapa.core:669]     pipelined signal: W_up_slr_0 => read_weight_0___W_up
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_din` is connected to async_mmap port `W_up.read_addr`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_full_n` is connected to async_mmap port `W_up.read_addr`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_write` is connected to async_mmap port `W_up.read_addr`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_dout` is connected to async_mmap port `W_up.read_data`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_dout` is connected to async_mmap port `W_up.read_data`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_empty_n` is connected to async_mmap port `W_up.read_data`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_empty_n` is connected to async_mmap port `W_up.read_data`
D0107 17:37:12.988 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_read` is connected to async_mmap port `W_up.read_data`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_din` is connected to async_mmap port `W_up.write_addr`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_full_n` is connected to async_mmap port `W_up.write_addr`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_write` is connected to async_mmap port `W_up.write_addr`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_din` is connected to async_mmap port `W_up.write_data`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_full_n` is connected to async_mmap port `W_up.write_data`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_write` is connected to async_mmap port `W_up.write_data`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_dout` is connected to async_mmap port `W_up.write_resp`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_dout` is connected to async_mmap port `W_up.write_resp`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_empty_n` is connected to async_mmap port `W_up.write_resp`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_up.write_resp`
D0107 17:37:12.989 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_read` is connected to async_mmap port `W_up.write_resp`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_din` is connected to async_mmap port `W_up.read_addr`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_full_n` is connected to async_mmap port `W_up.read_addr`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_write` is connected to async_mmap port `W_up.read_addr`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_dout` is connected to async_mmap port `W_up.read_data`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_dout` is connected to async_mmap port `W_up.read_data`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_empty_n` is connected to async_mmap port `W_up.read_data`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_empty_n` is connected to async_mmap port `W_up.read_data`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_read` is connected to async_mmap port `W_up.read_data`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_din` is connected to async_mmap port `W_up.write_addr`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_full_n` is connected to async_mmap port `W_up.write_addr`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_write` is connected to async_mmap port `W_up.write_addr`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_din` is connected to async_mmap port `W_up.write_data`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_full_n` is connected to async_mmap port `W_up.write_data`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_write` is connected to async_mmap port `W_up.write_data`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_dout` is connected to async_mmap port `W_up.write_resp`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_dout` is connected to async_mmap port `W_up.write_resp`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_empty_n` is connected to async_mmap port `W_up.write_resp`
D0107 17:37:12.990 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_up.write_resp`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_read` is connected to async_mmap port `W_up.write_resp`
D0107 17:37:12.991 tapa.core:669]     pipelined signal: W_gate_slr_0 => read_weight_1___W_gate
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_din` is connected to async_mmap port `W_gate.read_addr`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_full_n` is connected to async_mmap port `W_gate.read_addr`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_write` is connected to async_mmap port `W_gate.read_addr`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_dout` is connected to async_mmap port `W_gate.read_data`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_dout` is connected to async_mmap port `W_gate.read_data`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_empty_n` is connected to async_mmap port `W_gate.read_data`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_empty_n` is connected to async_mmap port `W_gate.read_data`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_read` is connected to async_mmap port `W_gate.read_data`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_din` is connected to async_mmap port `W_gate.write_addr`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_full_n` is connected to async_mmap port `W_gate.write_addr`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_write` is connected to async_mmap port `W_gate.write_addr`
D0107 17:37:12.991 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_din` is connected to async_mmap port `W_gate.write_data`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_full_n` is connected to async_mmap port `W_gate.write_data`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_write` is connected to async_mmap port `W_gate.write_data`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_dout` is connected to async_mmap port `W_gate.write_resp`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_dout` is connected to async_mmap port `W_gate.write_resp`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_read` is connected to async_mmap port `W_gate.write_resp`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_din` is connected to async_mmap port `W_gate.read_addr`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_full_n` is connected to async_mmap port `W_gate.read_addr`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_write` is connected to async_mmap port `W_gate.read_addr`
D0107 17:37:12.992 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_dout` is connected to async_mmap port `W_gate.read_data`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_dout` is connected to async_mmap port `W_gate.read_data`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_empty_n` is connected to async_mmap port `W_gate.read_data`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_empty_n` is connected to async_mmap port `W_gate.read_data`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_read` is connected to async_mmap port `W_gate.read_data`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_din` is connected to async_mmap port `W_gate.write_addr`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_full_n` is connected to async_mmap port `W_gate.write_addr`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_write` is connected to async_mmap port `W_gate.write_addr`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_din` is connected to async_mmap port `W_gate.write_data`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_full_n` is connected to async_mmap port `W_gate.write_data`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_write` is connected to async_mmap port `W_gate.write_data`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_dout` is connected to async_mmap port `W_gate.write_resp`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_dout` is connected to async_mmap port `W_gate.write_resp`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_gate.write_resp`
D0107 17:37:12.993 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_read` is connected to async_mmap port `W_gate.write_resp`
D0107 17:37:12.993 tapa.core:669]     pipelined signal: W_down_slr_0 => read_weight_2___W_down
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_din` is connected to async_mmap port `W_down.read_addr`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_full_n` is connected to async_mmap port `W_down.read_addr`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_write` is connected to async_mmap port `W_down.read_addr`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_dout` is connected to async_mmap port `W_down.read_data`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_dout` is connected to async_mmap port `W_down.read_data`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_empty_n` is connected to async_mmap port `W_down.read_data`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_empty_n` is connected to async_mmap port `W_down.read_data`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_read` is connected to async_mmap port `W_down.read_data`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_din` is connected to async_mmap port `W_down.write_addr`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_full_n` is connected to async_mmap port `W_down.write_addr`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_write` is connected to async_mmap port `W_down.write_addr`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_din` is connected to async_mmap port `W_down.write_data`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_full_n` is connected to async_mmap port `W_down.write_data`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_write` is connected to async_mmap port `W_down.write_data`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_dout` is connected to async_mmap port `W_down.write_resp`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_dout` is connected to async_mmap port `W_down.write_resp`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_empty_n` is connected to async_mmap port `W_down.write_resp`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_down.write_resp`
D0107 17:37:12.994 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_read` is connected to async_mmap port `W_down.write_resp`
D0107 17:37:12.995 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_din` is connected to async_mmap port `W_down.read_addr`
D0107 17:37:12.995 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_full_n` is connected to async_mmap port `W_down.read_addr`
D0107 17:37:12.995 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_write` is connected to async_mmap port `W_down.read_addr`
D0107 17:37:12.995 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_dout` is connected to async_mmap port `W_down.read_data`
D0107 17:37:12.995 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_dout` is connected to async_mmap port `W_down.read_data`
D0107 17:37:12.995 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_empty_n` is connected to async_mmap port `W_down.read_data`
D0107 17:37:12.995 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_empty_n` is connected to async_mmap port `W_down.read_data`
D0107 17:37:12.995 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_read` is connected to async_mmap port `W_down.read_data`
D0107 17:37:12.995 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_din` is connected to async_mmap port `W_down.write_addr`
D0107 17:37:12.996 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_full_n` is connected to async_mmap port `W_down.write_addr`
D0107 17:37:12.996 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_write` is connected to async_mmap port `W_down.write_addr`
D0107 17:37:12.996 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_din` is connected to async_mmap port `W_down.write_data`
D0107 17:37:12.996 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_full_n` is connected to async_mmap port `W_down.write_data`
D0107 17:37:12.996 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_write` is connected to async_mmap port `W_down.write_data`
D0107 17:37:12.996 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_dout` is connected to async_mmap port `W_down.write_resp`
D0107 17:37:12.996 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_dout` is connected to async_mmap port `W_down.write_resp`
D0107 17:37:12.996 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_empty_n` is connected to async_mmap port `W_down.write_resp`
D0107 17:37:12.996 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `W_down.write_resp`
D0107 17:37:12.996 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_read` is connected to async_mmap port `W_down.write_resp`
D0107 17:37:12.997 tapa.core:669]     pipelined signal: top_output_slr_0 => write_output_0___top_output
D0107 17:37:12.997 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_din` is connected to async_mmap port `top_output.read_addr`
D0107 17:37:12.997 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_full_n` is connected to async_mmap port `top_output.read_addr`
D0107 17:37:12.997 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_write` is connected to async_mmap port `top_output.read_addr`
D0107 17:37:12.997 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_dout` is connected to async_mmap port `top_output.read_data`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_dout` is connected to async_mmap port `top_output.read_data`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_empty_n` is connected to async_mmap port `top_output.read_data`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_empty_n` is connected to async_mmap port `top_output.read_data`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_read` is connected to async_mmap port `top_output.read_data`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_din` is connected to async_mmap port `top_output.write_addr`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_full_n` is connected to async_mmap port `top_output.write_addr`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_write` is connected to async_mmap port `top_output.write_addr`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_din` is connected to async_mmap port `top_output.write_data`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_full_n` is connected to async_mmap port `top_output.write_data`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_write` is connected to async_mmap port `top_output.write_data`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_dout` is connected to async_mmap port `top_output.write_resp`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_dout` is connected to async_mmap port `top_output.write_resp`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_empty_n` is connected to async_mmap port `top_output.write_resp`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_empty_n` is connected to async_mmap port `top_output.write_resp`
D0107 17:37:12.998 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_read` is connected to async_mmap port `top_output.write_resp`
D0107 17:37:12.999 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_din` is connected to async_mmap port `top_output.read_addr`
D0107 17:37:12.999 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_full_n` is connected to async_mmap port `top_output.read_addr`
D0107 17:37:12.999 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_write` is connected to async_mmap port `top_output.read_addr`
D0107 17:37:12.999 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_dout` is connected to async_mmap port `top_output.read_data`
D0107 17:37:12.999 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_dout` is connected to async_mmap port `top_output.read_data`
D0107 17:37:12.999 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_empty_n` is connected to async_mmap port `top_output.read_data`
D0107 17:37:12.999 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_empty_n` is connected to async_mmap port `top_output.read_data`
D0107 17:37:12.999 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_read` is connected to async_mmap port `top_output.read_data`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_din` is connected to async_mmap port `top_output.write_addr`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_full_n` is connected to async_mmap port `top_output.write_addr`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_write` is connected to async_mmap port `top_output.write_addr`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_din` is connected to async_mmap port `top_output.write_data`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_full_n` is connected to async_mmap port `top_output.write_data`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_write` is connected to async_mmap port `top_output.write_data`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_dout` is connected to async_mmap port `top_output.write_resp`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_dout` is connected to async_mmap port `top_output.write_resp`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_empty_n` is connected to async_mmap port `top_output.write_resp`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_empty_n` is connected to async_mmap port `top_output.write_resp`
D0107 17:37:13.000 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_read` is connected to async_mmap port `top_output.write_resp`
D0107 17:37:13.000 tapa.core:850] Set the address width of async_mmap to 64
I0107 17:37:13.214 tapa.core:463] generating report
I0107 17:37:13.269 tapa.core:471] writing generated auxiliary RTL files
I0107 17:37:13.270 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/work.out/run-1/run/settings.json`.
I0107 17:37:13.273 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0107 17:37:13.273 tapa.core:479] packaging RTL code
D0107 17:37:13.274 tapa.verilog.xilinx:70] RTL ports of gating_net:
D0107 17:37:13.274 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: input_up, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D0107 17:37:13.274 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: input_gate, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D0107 17:37:13.274 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: W_up, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D0107 17:37:13.274 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: W_gate, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D0107 17:37:13.274 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: W_down, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D0107 17:37:13.274 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: top_output, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D0107 17:37:13.274 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: cycle_count, ctype: int*, width: 32, chan_count: None, chan_size: None
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: down_projection.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: down_projection_down_projection_Pipeline_VITIS_LOOP_166_1.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: down_projection_down_projection_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_214_4.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: down_projection_down_projection_Pipeline_down_readin_col.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: down_projection_down_projection_Pipeline_down_readin_row.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: down_projection_flow_control_loop_pipe_sequential_init.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: down_projection_result_RAM_AUTO_2R1W.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: gate_projection.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: gate_projection_flow_control_loop_pipe_sequential_init.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: gate_projection_gate_projection_Pipeline_VITIS_LOOP_139_1.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: gate_projection_gate_projection_Pipeline_gate_matmul_row_tile_iter.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: gate_projection_gate_projection_Pipeline_gate_readin_col.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: measure_cycle.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: measure_cycle_cycle_count_m_axi.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: measure_cycle_flow_control_loop_pipe_sequential_init.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: measure_cycle_measure_cycle_Pipeline_measure_cycle_loop.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: read_input.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: read_input_flow_control_loop_pipe_sequential_init.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: read_input_read_input_Pipeline_VITIS_LOOP_83_1.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: read_weight.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: read_weight_flow_control_loop_pipe_sequential_init.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: read_weight_read_weight_Pipeline_VITIS_LOOP_72_1.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: silu.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: silu_exp_17_17_s.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: silu_exp_17_17_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: silu_exp_17_17_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: silu_flow_control_loop_pipe_sequential_init.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: silu_sdiv_17s_18ns_16_21_1.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: silu_silu_Pipeline_VITIS_LOOP_164_1.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: up_projection.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: up_projection_flow_control_loop_pipe_sequential_init.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: up_projection_input_M_elems_V_0_RAM_AUTO_1R1W.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: up_projection_mac_muladd_16s_16s_16ns_16_4_1.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: up_projection_mul_mul_16s_16s_16_4_1.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: up_projection_up_projection_Pipeline_VITIS_LOOP_113_1.v
D0107 17:37:13.276 haoda.backend.xilinx:163] packing: up_projection_up_projection_Pipeline_up_matmul_k_iter.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: up_projection_up_projection_Pipeline_up_readin_col.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: up_projection_weight_col_M_elems_V_0_RAM_AUTO_1R1W.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: write_output.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: write_output_flow_control_loop_pipe_sequential_init.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: write_output_write_output_Pipeline_VITIS_LOOP_103_1.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: gating_net.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: gating_net_control_s_axi.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: arbiter.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: async_mmap.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: axi_pipeline.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: axi_crossbar_addr.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: axi_crossbar_rd.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: axi_crossbar_wr.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: axi_crossbar.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: axi_register_rd.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: axi_register_wr.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: detect_burst.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: fifo.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: fifo_bram.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: fifo_fwd.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: fifo_srl.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: generate_last.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: priority_encoder.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: relay_station.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_3.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_4.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: gating_net_fsm.v
D0107 17:37:13.277 haoda.backend.xilinx:163] packing: gating_net_inner.v
I0107 17:37:40.795 tapa.core:487] packaging HLS report
D0107 17:37:40.801 tapa.core:492]   packing report/down_projection_Pipeline_VITIS_LOOP_166_1_csynth.xml
D0107 17:37:40.803 tapa.core:492]   packing report/down_projection_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_214_4_csynth.xml
D0107 17:37:40.804 tapa.core:492]   packing report/down_projection_Pipeline_down_readin_col_csynth.xml
D0107 17:37:40.806 tapa.core:492]   packing report/down_projection_Pipeline_down_readin_row_csynth.xml
D0107 17:37:40.807 tapa.core:492]   packing report/down_projection_csynth.xml
D0107 17:37:40.809 tapa.core:492]   packing report/gate_projection_Pipeline_VITIS_LOOP_139_1_csynth.xml
D0107 17:37:40.810 tapa.core:492]   packing report/gate_projection_Pipeline_gate_matmul_row_tile_iter_csynth.xml
D0107 17:37:40.811 tapa.core:492]   packing report/gate_projection_Pipeline_gate_readin_col_csynth.xml
D0107 17:37:40.812 tapa.core:492]   packing report/gate_projection_csynth.xml
D0107 17:37:40.813 tapa.core:492]   packing report/measure_cycle_Pipeline_measure_cycle_loop_csynth.xml
D0107 17:37:40.814 tapa.core:492]   packing report/measure_cycle_csynth.xml
D0107 17:37:40.816 tapa.core:492]   packing report/read_input_Pipeline_VITIS_LOOP_83_1_csynth.xml
D0107 17:37:40.817 tapa.core:492]   packing report/read_input_csynth.xml
D0107 17:37:40.818 tapa.core:492]   packing report/read_weight_Pipeline_VITIS_LOOP_72_1_csynth.xml
D0107 17:37:40.820 tapa.core:492]   packing report/read_weight_csynth.xml
D0107 17:37:40.821 tapa.core:492]   packing report/exp_17_17_s_csynth.xml
D0107 17:37:40.822 tapa.core:492]   packing report/silu_Pipeline_VITIS_LOOP_164_1_csynth.xml
D0107 17:37:40.823 tapa.core:492]   packing report/silu_csynth.xml
D0107 17:37:40.824 tapa.core:492]   packing report/up_projection_Pipeline_VITIS_LOOP_113_1_csynth.xml
D0107 17:37:40.826 tapa.core:492]   packing report/up_projection_Pipeline_up_matmul_k_iter_csynth.xml
D0107 17:37:40.827 tapa.core:492]   packing report/up_projection_Pipeline_up_readin_col_csynth.xml
D0107 17:37:40.829 tapa.core:492]   packing report/up_projection_csynth.xml
D0107 17:37:40.830 tapa.core:492]   packing report/write_output_Pipeline_VITIS_LOOP_103_1_csynth.xml
D0107 17:37:40.831 tapa.core:492]   packing report/write_output_csynth.xml
D0107 17:37:40.832 tapa.core:492]   packing report/gating_net_csynth.xml
I0107 17:37:41.883 tapa.core:495] generated the v++ xo file at ./work.out/run-1/design-point.xo
I0107 17:37:41.884 tapa.bitstream:73] use the original connectivity configuration at /home/yingqi/repo/LLM-InTRRA/benchmark/gating-net/spatial/hbm_config_spatial.ini in the v++ script
I0107 17:37:41.885 tapa.steps.pack:61] generate the v++ script at ./work.out/run-1/generate-bitstream.sh
