
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035476                       # Number of seconds simulated
sim_ticks                                 35476343805                       # Number of ticks simulated
final_tick                               565040723742                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 282294                       # Simulator instruction rate (inst/s)
host_op_rate                                   363347                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2313666                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930128                       # Number of bytes of host memory used
host_seconds                                 15333.39                       # Real time elapsed on the host
sim_insts                                  4328528349                       # Number of instructions simulated
sim_ops                                    5571344144                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1493632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1653888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1732992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       970112                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5857280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2110976                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2110976                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11669                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12921                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13539                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7579                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 45760                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16492                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16492                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42102197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46619460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     48849228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27345321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               165103823                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39688                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54121                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             187618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59503764                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59503764                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59503764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42102197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46619460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     48849228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27345321                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              224607588                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85075166                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30987751                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25411952                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016855                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13203323                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12104818                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158363                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87245                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32036377                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170295670                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30987751                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15263181                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36596792                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10813120                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6524793                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671554                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83921500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47324708     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647210      4.35%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194407      3.81%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441072      4.10%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3029971      3.61%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573913      1.88%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025750      1.22%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715548      3.24%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17968921     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83921500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364240                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.001708                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33690228                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6112303                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34821485                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       540396                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8757079                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5081372                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6639                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201969614                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51114                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8757079                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35367244                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2636176                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       794049                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33656568                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2710376                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195100015                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14304                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1685369                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751950                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          227                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270951920                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909854863                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909854863                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102692656                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17790                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7229650                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19226198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243541                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3152623                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183929804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33799                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147845141                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281174                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60976345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186292357                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1755                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83921500                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909777                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29703942     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17847322     21.27%     56.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11956760     14.25%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7634642      9.10%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7557240      9.01%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4434170      5.28%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3386677      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745475      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655272      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83921500                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084541     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        201953     13.06%     83.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259977     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121612815     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019589      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15756369     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8440346      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147845141                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737818                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546511                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010460                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381439463                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244940988                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143698496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149391652                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264323                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7014069                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          470                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1066                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284444                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8757079                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1875381                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165917                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183963603                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       317380                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19226198                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026117                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17777                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        121435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8257                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1066                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235628                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126352                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361980                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145265800                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14805218                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579337                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23003790                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20591266                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8198572                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.707499                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143845180                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143698496                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93744822                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261805863                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.689077                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358070                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61544874                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042387                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75164421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628722                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172622                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29856133     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450256     27.21%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374952     11.14%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292519      5.71%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3688380      4.91%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811353      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992909      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006888      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3691031      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75164421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3691031                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255440184                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376698916                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1153666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850752                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850752                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175431                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175431                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655921444                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197089567                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189431760                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85075166                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31073562                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27172830                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963902                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15597429                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14952447                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2231303                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61938                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36639087                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172942708                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31073562                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17183750                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35599123                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9645498                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4087509                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18060511                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       777017                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83996154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48397031     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1761526      2.10%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3231144      3.85%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3022113      3.60%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4995008      5.95%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5189028      6.18%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227349      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          923605      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15249350     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83996154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365248                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032822                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37790249                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3950759                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34453070                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137316                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7664759                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3375507                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5659                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193450004                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7664759                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39374680                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1322528                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       453816                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32990204                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2190166                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188367725                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751520                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       878981                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250019491                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857372356                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857372356                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162935655                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87083808                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22184                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10848                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5875793                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29018950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6298220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104076                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2084787                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178313853                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21679                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150575565                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200137                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53357280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146529383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83996154                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.792648                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840825                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28936988     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15698962     18.69%     53.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13698362     16.31%     69.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8390764      9.99%     79.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8789690     10.46%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5182447      6.17%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2273860      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       607216      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417865      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83996154                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590793     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190110     21.33%     87.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110436     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118076017     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1185491      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10834      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25953489     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5349734      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150575565                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769912                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891339                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386238759                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231693272                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145683337                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151466904                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368440                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8254898                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          908                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          461                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1540338                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7664759                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         698021                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        62497                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178335536                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207817                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29018950                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6298220                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10847                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          461                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1047357                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2202618                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147775315                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24950667                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2800249                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30170088                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22341652                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5219421                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.736997                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145845609                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145683337                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89510914                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218315975                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712407                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410006                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109499179                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124362730                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53973506                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969110                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76331395                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629247                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34975600     45.82%     45.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16228469     21.26%     67.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9085626     11.90%     78.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3073072      4.03%     83.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2943573      3.86%     86.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1227986      1.61%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3295660      4.32%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955661      1.25%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4545748      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76331395                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109499179                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124362730                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25521928                       # Number of memory references committed
system.switch_cpus1.commit.loads             20764046                       # Number of loads committed
system.switch_cpus1.commit.membars              10832                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19477531                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108553759                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1678821                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4545748                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250121883                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364343832                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1079012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109499179                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124362730                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109499179                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.776948                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.776948                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.287087                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.287087                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683678505                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190897902                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199496672                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21664                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85075166                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30771589                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25007340                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101292                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12992798                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12006265                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3249196                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89180                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30908326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170738826                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30771589                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15255461                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37547994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11282256                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6171573                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15135811                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       901666                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83762212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.518331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46214218     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3302179      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2656663      3.17%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6484472      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1749125      2.09%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2258669      2.70%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1637422      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          917994      1.10%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18541470     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83762212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361699                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.006917                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32331670                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5984649                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36110437                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       242986                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9092461                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5257678                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42157                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204140411                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        81939                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9092461                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34693701                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1334985                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1166455                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33935588                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3539014                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196949227                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30099                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1466266                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1101553                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1084                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275752678                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919502956                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919502956                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169010571                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106742103                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40154                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22473                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9702774                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18362931                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9358826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146581                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3082289                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186236331                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38582                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147939405                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       286186                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64347336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196571375                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5838                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83762212                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766183                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887031                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28943738     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18065085     21.57%     56.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11856575     14.16%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8761763     10.46%     80.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7540901      9.00%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3909823      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3341635      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       628184      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       714508      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83762212                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         865823     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176483     14.49%     85.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175489     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123263018     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2105330      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16371      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14691851      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7862835      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147939405                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.738926                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1217804                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008232                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381145012                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250622895                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144164570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149157209                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       552409                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7239891                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2916                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          646                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2402429                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9092461                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         549825                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80726                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186274915                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       409916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18362931                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9358826                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22210                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          646                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1258178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2437290                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145580670                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13781609                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2358735                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21438464                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20535241                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7656855                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.711201                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144260735                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144164570                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93947080                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265260588                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.694555                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354169                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99012376                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121596667                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64678958                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2105714                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74669750                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628460                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140675                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28897184     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20749960     27.79%     66.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8445013     11.31%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4743369      6.35%     84.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3881156      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1577007      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1875172      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       941229      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3559660      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74669750                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99012376                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121596667                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18079437                       # Number of memory references committed
system.switch_cpus2.commit.loads             11123040                       # Number of loads committed
system.switch_cpus2.commit.membars              16372                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17471071                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109563029                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2475501                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3559660                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257385715                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381649598                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1312954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99012376                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121596667                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99012376                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.859238                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.859238                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.163822                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.163822                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654929662                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199273356                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188357281                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32744                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85075067                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31127859                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25331268                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2079195                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13300323                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12278987                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3206347                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91758                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34411694                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170035182                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31127859                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15485334                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35738559                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10666823                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5272350                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16821718                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       835925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     83974818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.494164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48236259     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1930304      2.30%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2518315      3.00%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3786613      4.51%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3679353      4.38%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2794233      3.33%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1659806      1.98%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2486677      2.96%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16883258     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     83974818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365887                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.998649                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35547685                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5154588                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34451580                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       269021                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8551943                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5273097                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203456497                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8551943                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37431878                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1020110                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1390511                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32792800                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2787570                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197538353                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          735                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1205241                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       875192                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           57                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275239442                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    920017256                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    920017256                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171253105                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103986257                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42099                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23840                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7878093                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18311968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9707377                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188584                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3208641                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183609295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40019                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147927056                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       271724                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59635467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181458260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6587                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     83974818                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761564                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897519                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29028503     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18506954     22.04%     56.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11965728     14.25%     70.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8146136      9.70%     80.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7622299      9.08%     89.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4063825      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2995747      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       897573      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       748053      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     83974818                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         727763     69.26%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             8      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149327     14.21%     83.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       173729     16.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123093090     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2090011      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16717      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14600199      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8127039      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147927056                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.738783                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1050827                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007104                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381151481                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243285611                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143780271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148977883                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       500539                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7011208                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2088                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          870                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2464051                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          131                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8551943                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         596204                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98597                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183649319                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1258770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18311968                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9707377                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23303                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74560                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          870                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1273757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1168759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2442516                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145099617                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13743572                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2827439                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21691287                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20324188                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7947715                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.705548                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143817871                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143780271                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92395528                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259482284                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.690040                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356076                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100293972                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123265664                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60383812                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113661                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75422875                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634327                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154003                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28928583     38.36%     38.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21741923     28.83%     67.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8006633     10.62%     77.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4585366      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3827917      5.08%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1892428      2.51%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1868461      2.48%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       802709      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3768855      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75422875                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100293972                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123265664                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18544075                       # Number of memory references committed
system.switch_cpus3.commit.loads             11300756                       # Number of loads committed
system.switch_cpus3.commit.membars              16716                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17679242                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111107236                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2515152                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3768855                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255303496                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375855414                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1100249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100293972                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123265664                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100293972                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.848257                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.848257                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.178888                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.178888                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652957823                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198589486                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187891175                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33432                       # number of misc regfile writes
system.l2.replacements                          45760                       # number of replacements
system.l2.tagsinuse                      65535.994578                       # Cycle average of tags in use
system.l2.total_refs                          1987030                       # Total number of references to valid blocks.
system.l2.sampled_refs                         111296                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.853562                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2814.217223                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.565004                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5691.939222                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.002128                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6173.640947                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.954217                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5887.678062                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.319514                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3565.980587                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          12049.649641                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.768341                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11147.297154                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           9064.385819                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           9093.596717                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.042942                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000161                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.086852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.094202                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.089839                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000188                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.054413                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.183863                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000012                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.170094                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.138312                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.138757                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        83797                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        41080                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        58269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        44765                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  227911                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            78528                       # number of Writeback hits
system.l2.Writeback_hits::total                 78528                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        83797                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        41080                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        58269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        44765                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227911                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        83797                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        41080                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        58269                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        44765                       # number of overall hits
system.l2.overall_hits::total                  227911                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11669                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12921                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13539                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7579                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 45760                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11669                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12921                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13539                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7580                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45761                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11669                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12921                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13539                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7580                       # number of overall misses
system.l2.overall_misses::total                 45761                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       401045                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    635989350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       634668                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    694012825                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       512585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    705531485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       546493                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    404729515                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2442357966                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        36940                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         36940                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       401045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    635989350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       634668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    694012825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       512585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    705531485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       546493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    404766455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2442394906                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       401045                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    635989350                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       634668                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    694012825                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       512585                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    705531485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       546493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    404766455                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2442394906                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95466                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54001                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              273671                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        78528                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             78528                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95466                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54001                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71808                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52345                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               273672                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95466                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54001                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71808                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52345                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              273672                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.122232                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.239273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.188544                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.144792                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.167208                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.122232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.239273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.188544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.144808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.167211                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.122232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.239273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.188544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.144808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.167211                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 36458.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54502.472363                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42311.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53712.005650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 39429.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52111.048453                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42037.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53401.440164                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53373.207299                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        36940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        36940                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 36458.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54502.472363                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42311.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53712.005650                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 39429.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52111.048453                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42037.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53399.268470                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53372.848190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 36458.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54502.472363                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42311.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53712.005650                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 39429.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52111.048453                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42037.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53399.268470                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53372.848190                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16492                       # number of writebacks
system.l2.writebacks::total                     16492                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11669                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12921                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7579                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            45760                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45761                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45761                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       337012                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    568827931                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       548376                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    619055229                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       438047                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    627120686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       472095                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    360709795                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2177509171                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        31276                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        31276                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       337012                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    568827931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       548376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    619055229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       438047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    627120686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       472095                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    360741071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2177540447                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       337012                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    568827931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       548376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    619055229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       438047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    627120686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       472095                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    360741071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2177540447                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.122232                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.239273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.188544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.144792                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.167208                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.122232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.239273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.188544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.144808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167211                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.122232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.239273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.188544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.144808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167211                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 30637.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48746.930414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36558.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47910.783144                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 33695.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46319.572051                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        36315                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47593.322998                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47585.427688                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        31276                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        31276                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 30637.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48746.930414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36558.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47910.783144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 33695.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46319.572051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        36315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47591.170317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47585.071283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 30637.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48746.930414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36558.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47910.783144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 33695.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46319.572051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        36315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47591.170317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47585.071283                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996600                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679203                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843337.936479                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996600                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671542                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671542                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671542                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671542                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671542                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671542                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       508486                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       508486                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       508486                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       508486                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       508486                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       508486                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671554                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671554                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671554                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671554                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671554                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671554                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 42373.833333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42373.833333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 42373.833333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42373.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 42373.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42373.833333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       413057                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       413057                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       413057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       413057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       413057                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       413057                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37550.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37550.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 37550.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37550.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 37550.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37550.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95466                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191905006                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95722                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.816092                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494815                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505185                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11640657                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11640657                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17030                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17030                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19350132                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19350132                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19350132                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19350132                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355962                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355962                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356012                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356012                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356012                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9967559554                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9967559554                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2130610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2130610                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9969690164                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9969690164                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9969690164                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9969690164                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11996619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11996619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19706144                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19706144                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19706144                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19706144                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029672                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029672                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018066                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018066                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018066                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018066                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28001.751743                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28001.751743                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42612.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42612.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28003.803703                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28003.803703                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28003.803703                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28003.803703                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17924                       # number of writebacks
system.cpu0.dcache.writebacks::total            17924                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260496                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260546                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260546                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260546                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260546                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95466                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95466                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95466                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95466                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95466                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95466                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1505490876                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1505490876                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1505490876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1505490876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1505490876                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1505490876                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007958                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007958                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004844                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004844                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004844                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004844                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15769.916787                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15769.916787                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15769.916787                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15769.916787                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15769.916787                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15769.916787                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993917                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929526485                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714993.514760                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993917                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18060495                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18060495                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18060495                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18060495                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18060495                       # number of overall hits
system.cpu1.icache.overall_hits::total       18060495                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       739404                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       739404                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       739404                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       739404                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       739404                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       739404                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18060511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18060511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18060511                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18060511                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18060511                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18060511                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46212.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46212.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46212.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46212.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46212.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46212.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       667032                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       667032                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       667032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       667032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       667032                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       667032                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44468.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44468.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44468.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44468.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44468.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44468.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54001                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232391415                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54257                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4283.160053                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.206717                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.793283                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.832839                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.167161                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22664335                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22664335                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4736198                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4736198                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10846                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10846                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10832                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10832                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27400533                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27400533                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27400533                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27400533                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166494                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166494                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166494                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166494                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166494                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166494                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6527308353                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6527308353                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6527308353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6527308353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6527308353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6527308353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22830829                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22830829                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4736198                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4736198                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27567027                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27567027                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27567027                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27567027                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007293                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007293                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006040                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006040                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006040                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006040                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39204.465945                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39204.465945                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39204.465945                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39204.465945                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39204.465945                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39204.465945                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13085                       # number of writebacks
system.cpu1.dcache.writebacks::total            13085                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       112493                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       112493                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112493                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112493                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112493                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112493                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54001                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54001                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54001                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54001                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1072886330                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1072886330                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1072886330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1072886330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1072886330                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1072886330                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19867.897446                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19867.897446                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19867.897446                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19867.897446                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19867.897446                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19867.897446                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996963                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020216550                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056888.205645                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996963                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15135795                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15135795                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15135795                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15135795                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15135795                       # number of overall hits
system.cpu2.icache.overall_hits::total       15135795                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       680439                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       680439                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       680439                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       680439                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       680439                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       680439                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15135811                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15135811                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15135811                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15135811                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15135811                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15135811                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 42527.437500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42527.437500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 42527.437500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42527.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 42527.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42527.437500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       527480                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       527480                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       527480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       527480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       527480                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       527480                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40575.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40575.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 40575.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40575.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 40575.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40575.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71808                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181166995                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72064                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2513.973621                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.711415                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.288585                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901216                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098784                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10471599                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10471599                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6923654                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6923654                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21810                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21810                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16372                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16372                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17395253                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17395253                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17395253                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17395253                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154362                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154362                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154362                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154362                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154362                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154362                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4724962654                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4724962654                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4724962654                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4724962654                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4724962654                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4724962654                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10625961                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10625961                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6923654                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6923654                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17549615                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17549615                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17549615                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17549615                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014527                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014527                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008796                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008796                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008796                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008796                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30609.623184                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30609.623184                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30609.623184                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30609.623184                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30609.623184                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30609.623184                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22687                       # number of writebacks
system.cpu2.dcache.writebacks::total            22687                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82554                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82554                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82554                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82554                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82554                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82554                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71808                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71808                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71808                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71808                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1282406940                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1282406940                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1282406940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1282406940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1282406940                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1282406940                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006758                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006758                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004092                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004092                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004092                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004092                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17858.831049                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17858.831049                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17858.831049                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17858.831049                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17858.831049                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17858.831049                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997064                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020045123                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056542.586694                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997064                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16821702                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16821702                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16821702                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16821702                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16821702                       # number of overall hits
system.cpu3.icache.overall_hits::total       16821702                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       719826                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       719826                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       719826                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       719826                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       719826                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       719826                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16821718                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16821718                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16821718                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16821718                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16821718                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16821718                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 44989.125000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44989.125000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 44989.125000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44989.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 44989.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44989.125000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       568649                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       568649                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       568649                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       568649                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       568649                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       568649                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43742.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43742.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 43742.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43742.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 43742.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43742.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52344                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174163827                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52600                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3311.099373                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.219023                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.780977                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911012                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088988                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10454352                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10454352                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7205929                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7205929                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17669                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17669                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16716                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16716                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17660281                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17660281                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17660281                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17660281                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134291                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134291                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2947                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2947                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137238                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137238                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137238                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137238                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4336854942                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4336854942                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    176220107                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    176220107                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4513075049                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4513075049                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4513075049                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4513075049                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10588643                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10588643                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7208876                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7208876                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16716                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16716                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17797519                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17797519                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17797519                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17797519                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012683                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012683                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000409                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007711                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007711                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007711                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007711                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32294.457127                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32294.457127                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 59796.439430                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59796.439430                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32885.024913                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32885.024913                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32885.024913                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32885.024913                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       538536                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 48957.818182                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24832                       # number of writebacks
system.cpu3.dcache.writebacks::total            24832                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81947                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81947                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2946                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2946                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84893                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84893                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84893                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84893                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52344                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52344                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52345                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52345                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52345                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52345                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    854733054                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    854733054                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       110610                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       110610                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    854843664                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    854843664                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    854843664                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    854843664                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16329.150504                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16329.150504                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       110610                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       110610                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16330.951648                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16330.951648                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16330.951648                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16330.951648                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
