set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/root/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/root/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/encoder"
set ::env(DESIGN_NAME) "priority_encoder"
set ::env(DESIGN_IS_CORE) "0"
set ::env(VERILOG_FILES) "/openlane/designs/encoder/src/encoder.v"
set ::env(CLOCK_PERIOD) "10"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_NET) "clk"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 200 200"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/encoder/pin_order.cfg"
set ::env(PL_TARGET_DENSITY) "0.4"
set ::env(PL_RESIZER_SETUP_SLACK_MARGIN) "0.4"
set ::env(PL_RESIZER_MAX_SLEW_MARGIN) "50"
set ::env(GLB_RESIZER_MAX_SLEW_MARGIN) "50"
set ::env(GLB_RESIZER_SETUP_SLACK_MARGIN) "0.2"
set ::env(GRT_MAX_DIODE_INS_ITERS) "5"
set ::env(GRT_ANT_ITERS) "5"
set ::env(MAGIC_DEF_LABELS) "0"
set ::env(SYNTH_BUFFERING) "0"
set ::env(IO_SYNC) "0"
set ::env(DIODE_INSERTION_STRATEGY) "3"
set ::env(RUN_CVC) "1"
