#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 18 18:10:18 2023
# Process ID: 6336
# Current directory: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13280 C:\Users\marcs\OneDrive\Bureau\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.xpr
# Log file: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/vivado.log
# Journal file: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.xpr
make_wrapper -files [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -top
open_bd_design {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd}
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/TOP.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/MAE.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/Registre_DCC.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/imports/Project_FPGA/Compteur_Tempo.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/imports/Project_FPGA/Diviseur_Horloge.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DCC_Bit0.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DCC_Compteur.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DDC_MAE.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DCC_Bit1.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/MAE_Compteur.vhd]
open_bd_design {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd}
ipx::edit_ip_in_project -upgrade true -name IP_Centrale_DCC_v1_0_project -directory C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.tmp/IP_Centrale_DCC_v1_0_project c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv upmc.fr:user:IP_Centrale_DCC:1.0 [get_ips  Project_FPGA_IP_Centrale_DCC_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Project_FPGA_IP_Centrale_DCC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd]
export_ip_user_files -of_objects [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -directory C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files -ipstatic_source_dir C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/modelsim} {questa=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/questa} {riviera=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/riviera} {activehdl=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
make_wrapper -files [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -top
generate_target all [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd]
export_ip_user_files -of_objects [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -directory C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files -ipstatic_source_dir C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/modelsim} {questa=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/questa} {riviera=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/riviera} {activehdl=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
