
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000605                       # Number of seconds simulated
sim_ticks                                   605321000                       # Number of ticks simulated
final_tick                                  605321000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125239                       # Simulator instruction rate (inst/s)
host_op_rate                                   243562                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41967602                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448312                       # Number of bytes of host memory used
host_seconds                                    14.42                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    605321000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         285120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             372416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1146                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1146                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         144214392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         471022813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             615237205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    144214392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        144214392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      121165464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121165464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      121165464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        144214392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        471022813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            736402669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000227686750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          118                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          118                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13186                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1840                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5820                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1997                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5820                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1997                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 368064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  124672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  372480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               127808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     69                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     605319000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5820                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1997                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.438635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.781831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.743930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          395     28.69%     28.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          352     25.56%     54.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          153     11.11%     65.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          103      7.48%     72.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           62      4.50%     77.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           43      3.12%     80.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      2.69%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      2.61%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          196     14.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1377                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.635593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.072853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.938090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             64     54.24%     54.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            34     28.81%     83.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8      6.78%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            8      6.78%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.85%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.85%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.85%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           118                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.508475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.481068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.984892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               91     77.12%     77.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.69%     78.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     15.25%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      5.08%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           118                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        85376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       282688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       124672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 141042521.240796208382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 467005109.685604810715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205960143.461072713137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1997                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50940250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    161197500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14747394000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37318.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36183.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7384774.16                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    104306500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               212137750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   28755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18137.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36887.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       608.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    615.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    211.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4760                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1548                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      77436.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6804420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3586275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24311700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                7532460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59431050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1400160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       142273710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        23220000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         26490300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              334387035                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            552.412745                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            471187750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1747000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     98871000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     60468500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     115597750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    311996750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3127320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1639440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16743300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2636100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46484070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2530560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       131131350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        37920000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         31483860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              312418320                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            516.120075                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            496841250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4391750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    110473000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     98751000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      87708000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    287617250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    605321000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  201659                       # Number of BP lookups
system.cpu.branchPred.condPredicted            201659                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9297                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               160374                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26189                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                504                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          160374                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              85319                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            75055                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4291                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    605321000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      692824                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121404                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1529                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           126                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    605321000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    605321000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      219467                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           276                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       605321000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1210643                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             261028                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2096680                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      201659                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             111508                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        856951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   18994                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           923                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           66                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    219300                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2634                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1128606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.597091                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.659873                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   516672     45.78%     45.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7723      0.68%     46.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    45735      4.05%     50.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41810      3.70%     54.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13943      1.24%     55.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    61078      5.41%     60.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13411      1.19%     62.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    32424      2.87%     64.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   395810     35.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1128606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.166572                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.731873                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   238114                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                298185                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    565743                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17067                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9497                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3972431                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   9497                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   248703                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  161450                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5435                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    570057                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                133464                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3927473                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2710                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14168                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  39930                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76160                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4524140                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8721885                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3873514                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2799720                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   505899                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                150                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            104                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     75551                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               697391                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              125905                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37601                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10708                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3854200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 215                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3748360                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6015                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          341397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       504364                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            151                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1128606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.321230                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.833752                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              340187     30.14%     30.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               56798      5.03%     35.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               94001      8.33%     43.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               91376      8.10%     51.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              124211     11.01%     62.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              117498     10.41%     73.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              104755      9.28%     82.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               81672      7.24%     89.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              118108     10.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1128606                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15700     12.20%     12.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   333      0.26%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.01%     12.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.01%     12.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    83      0.06%     12.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     12.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             58494     45.46%     58.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48115     37.40%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1001      0.78%     96.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   695      0.54%     96.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              4148      3.22%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               75      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6672      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1719711     45.88%     46.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9072      0.24%     46.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1616      0.04%     46.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429651     11.46%     57.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  663      0.02%     57.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19456      0.52%     58.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1655      0.04%     58.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296903      7.92%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                710      0.02%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236004      6.30%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8011      0.21%     72.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.55%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               242841      6.48%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96478      2.57%     87.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          445102     11.87%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25751      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3748360                       # Type of FU issued
system.cpu.iq.rate                           3.096173                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      128665                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034326                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4536303                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2118024                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1663410                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4223703                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2077866                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2042830                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1703025                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2167328                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108299                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        55579                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9135                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1013                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1703                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9497                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  104501                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12459                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3854415                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               892                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                697391                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               125905                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                136                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    878                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11026                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3597                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8242                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11839                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3727226                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                680148                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             21134                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       801544                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   154755                       # Number of branches executed
system.cpu.iew.exec_stores                     121396                       # Number of stores executed
system.cpu.iew.exec_rate                     3.078716                       # Inst execution rate
system.cpu.iew.wb_sent                        3711528                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3706240                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2462394                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3866637                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.061381                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.636831                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          341426                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9433                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1076868                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.262254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.181842                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       363486     33.75%     33.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       106012      9.84%     43.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        88965      8.26%     51.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48905      4.54%     56.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        94476      8.77%     65.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        45733      4.25%     69.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        54578      5.07%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        49381      4.59%     79.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       225332     20.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1076868                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                225332                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4705979                       # The number of ROB reads
system.cpu.rob.rob_writes                     7761091                       # The number of ROB writes
system.cpu.timesIdled                             809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.670204                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.670204                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.492083                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.492083                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3531106                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1424332                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2778377                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2016738                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    661120                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   805057                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1122571                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    605321000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           940.750063                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              344058                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3431                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.279219                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   940.750063                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.918701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.918701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          949                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1398747                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1398747                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    605321000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       562620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          562620                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115679                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       678299                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678299                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678299                       # number of overall hits
system.cpu.dcache.overall_hits::total          678299                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17753                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1094                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        18847                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18847                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18847                       # number of overall misses
system.cpu.dcache.overall_misses::total         18847                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1025654000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1025654000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     70956497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70956497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1096610497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1096610497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1096610497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1096610497                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       580373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       580373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       697146                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       697146                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       697146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       697146                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030589                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009369                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027035                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57773.559398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57773.559398                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64859.686472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64859.686472                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58184.883377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58184.883377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58184.883377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58184.883377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        21193                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          226                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               342                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.967836                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1146                       # number of writebacks
system.cpu.dcache.writebacks::total              1146                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14387                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        14392                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14392                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14392                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14392                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3366                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3366                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1089                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4455                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4455                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    233497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    233497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     68673997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68673997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    302170997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    302170997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    302170997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    302170997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006390                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006390                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006390                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006390                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69369.281046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69369.281046                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63061.521579                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63061.521579                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67827.384287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67827.384287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67827.384287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67827.384287                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3431                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    605321000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.893169                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              123065                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               853                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            144.273154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.893169                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.950963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.950963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            439964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           439964                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    605321000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       217485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          217485                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       217485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           217485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       217485                       # number of overall hits
system.cpu.icache.overall_hits::total          217485                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1815                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1815                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1815                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1815                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1815                       # number of overall misses
system.cpu.icache.overall_misses::total          1815                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119162500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119162500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    119162500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119162500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119162500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119162500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       219300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       219300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       219300                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       219300                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       219300                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       219300                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008276                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008276                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65654.269972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65654.269972                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65654.269972                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65654.269972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65654.269972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65654.269972                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          853                       # number of writebacks
system.cpu.icache.writebacks::total               853                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          450                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          450                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          450                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          450                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          450                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          450                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1365                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1365                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1365                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1365                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1365                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94785000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94785000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94785000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94785000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006224                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006224                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006224                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006224                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69439.560440                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69439.560440                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69439.560440                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69439.560440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69439.560440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69439.560440                       # average overall mshr miss latency
system.cpu.icache.replacements                    853                       # number of replacements
system.membus.snoop_filter.tot_requests         10104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    605321000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1146                       # Transaction distribution
system.membus.trans_dist::WritebackClean          853                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2285                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1089                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1089                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1365                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3366                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       141888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       141888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       358464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       358464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  500352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5820                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001546                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039297                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5811     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5820                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19144000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7241748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23461000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
