<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xycrcb2rgb_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xycrcb2rgb_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and register-level driver functions (or macros) that can be used to access the Xilinx YCrCb to RGB Color Space Converter (YCRCB2RGB) core.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who    Date     Changes
 ----- ------ -------- -------------------------------------------------------
 7.0   adk    01/31/14 First release.
                       Added the register offsets and bit masks for the
                       registers.
                       Added backward compatibility macros.
 </pre> 
<p>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Control Registers</h2></td></tr>
<tr><td colspan="2">Control Registers offset for YCRCB2RGB core. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#5c8de676cb5b905e8cd43083bd96aa55">XYCC_CONTROL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#463abde173122e160b253acc53b214bc">XYCC_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#9c61ccd9a68d0ba13bc498864f4ad4a9">XYCC_ERROR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#a43d65750de71e672b57f0237b4e3eb9">XYCC_IRQ_EN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#61b7ce819d4a49bb18988bf68055f838">XYCC_VERSION_OFFSET</a>&nbsp;&nbsp;&nbsp;0x010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#6ca18e4bf9f0797fdb2ab5c77bc9a13a">XYCC_SYSDEBUG0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#62cab882b78a84dd78e05383a10d4695">XYCC_SYSDEBUG1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#25e836c076a0acb3a96b27a414459d19">XYCC_SYSDEBUG2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01C</td></tr>

<tr><td colspan="2"><br><h2>Timing Control Registers</h2></td></tr>
<tr><td colspan="2">Timing control registers offset for YCRCB2RGB core. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#b6f30fb1e2c18be805cdf230084a3093">XYCC_ACTIVE_SIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x020</td></tr>

<tr><td colspan="2"><br><h2>Core Specific Registers</h2></td></tr>
<tr><td colspan="2">Core specific registers offset <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#a700f518b0d56ab04722291dc4056462">XYCC_RGBMAX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#df900db93926ae7dc2702b4b5a821d69">XYCC_RGBMIN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#24554f7afae472aa8c8b05c03dfc7c3b">XYCC_ROFFSET_OFFSET</a>&nbsp;&nbsp;&nbsp;0x108</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#9d64c7b6a7d4e11c069e1ad3e55afb33">XYCC_GOFFSET_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#dd237cf9616dd9b4534dfbddf4936940">XYCC_BOFFSET_OFFSET</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#bbb91a3db7fa6932d74aa9389bb99ec0">XYCC_ACOEF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x114</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#819ac8d561009b1687a45ef3d027072b">XYCC_BCOEF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x118</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#8093c4f93a2ead1602ffb922056bf979">XYCC_CCOEF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x11C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#f5cbee5de836d300409327009772a773">XYCC_DCOEF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>

<tr><td colspan="2"><br><h2>Control Register Bit Masks</h2></td></tr>
<tr><td colspan="2">Control Register bit definition for YCRCB2RGB core. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#42da08e6deb2d6b690acefaa4aaaf864">XYCC_CTL_SW_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#5aa7286067cc510c25e70c0c3ef12f69">XYCC_CTL_RUE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#671b2d34073c11ed5154507d5ac9556f">XYCC_CTL_BPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#9d8bb04b53b6b3fbacf40a4a74789e56">XYCC_CTL_TPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#90483b2f1dbe7a706f4488a8f132ae18">XYCC_CTL_AUTORESET_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#c3974383c66b31273044f7e8ce4620a3">XYCC_CTL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>Slave Error Bit Masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#b54ac1ca91011a96b4710fde1275f082">XYCC_ERR_EOL_EARLY_MASK</a>&nbsp;&nbsp;&nbsp;0x000000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#b63578d24d72cdfde2f2ebe40197a44e">XYCC_ERR_EOL_LATE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#a316834073f1e58e2e589c446b77a80f">XYCC_ERR_SOF_EARLY_MASK</a>&nbsp;&nbsp;&nbsp;0x000000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#f1561ab8b9e94e653880ad492db28a69">XYCC_ERR_SOF_LATE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000008</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Register Bit Masks</h2></td></tr>
<tr><td colspan="2">Interrupt Register bit definition for YCRCB2RGB core. It is applicable for STATUS and IRQ_ENABLE Registers. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#23e7f625fc38b780aabe6d6fc7532ef5">XYCC_IXR_PROCS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#78f06c7635c4893a26138e9cfa65146b">XYCC_IXR_EOF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#0243c2d2cb3b9ba858d2c47f9cb47471">XYCC_IXR_SE_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#32a32794d05ffded1cfca5bcf4e6c584">XYCC_IXR_ALLINTR_MASK</a>&nbsp;&nbsp;&nbsp;0x00010003</td></tr>

<tr><td colspan="2"><br><h2>Version Register Bit Masks and Shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#72c8d832c2919490b91e9a00d31bae71">XYCC_VER_REV_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#c001e43fbb979eb6e278d8780d12a815">XYCC_VER_PID_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#d5dbc2a72aa7ac47560e586bfcfd9e62">XYCC_VER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#1cf91c0f8cdbcd13aa6cb254751b5f74">XYCC_VER_MINOR_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#dfb33edf24894806b0c1810c4e8adeda">XYCC_VER_MAJOR_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#037157531147e7bd91edfb799fa360bd">XYCC_VER_MAJOR_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#93a004e626d06ac05f54019633fc1e51">XYCC_VER_MINOR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#4e75ae25e134ea1b67b161129ef71f8c">XYCC_VER_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#5c343f3220bc3e688a5ca46a59fc114f">XYCC_VER_INTERNAL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td colspan="2"><br><h2>Active Size Register Bit Masks and Shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#e3700b309034e668aa6f75f2b413ce9e">XYCC_ACTSIZE_NUM_PIXEL_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#6146824f308e7b2c5220818dc7b785a1">XYCC_ACTSIZE_NUM_LINE_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#1eada993ca738c6c2a918fbb4fa5adb2">XYCC_ACTSIZE_NUM_LINE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>RGBMAX Register Bit Mask</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#dfb3ec5c4b99e4b82bab30057e8b069a">XYCC_RGBMAX_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td colspan="2"><br><h2>RGBMIN Register Bit Mask</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#c8d221dc76af008c31a9fddf9dca08ff">XYCC_RGBMIN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td colspan="2"><br><h2>ROFFSET Register Bit Mask</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#f682e18e2d3af536547bf82158851bbe">XYCC_ROFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>

<tr><td colspan="2"><br><h2>GOFFSET Register Bit Mask</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#eae2af3ab42bb428cae1b821b79a8b55">XYCC_GOFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>

<tr><td colspan="2"><br><h2>BOFFSET Register Bit Mask</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#5aaa0e498f7cb94df62a3e175f16d727">XYCC_BOFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>

<tr><td colspan="2"><br><h2>A ,B, C , D Coefficient Register Bit Mask</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#a9e82c0ae75105f6502c8df601d3d73a">XYCC_COEF_MASK</a>&nbsp;&nbsp;&nbsp;0x0003FFFF</td></tr>

<tr><td colspan="2"><br><h2>General purpose Bit Mask and Shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#8706358ee30808a62cec2646b96345f1">XYCC_8_BIT_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#d1f0740e1e0c7884933fe4afdd215f8d">XYCC_16_BIT_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#9787ed7be5ff79934513fd5cc52a1838">XYCC_16_BIT_COEF_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Data widths in bits per color.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#214fd3c975c68cb2ca7988817371c8c7">XYCC_DATA_WIDTH_8</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#aec9a2fa2ddb4894e142b707a751bf07">XYCC_DATA_WIDTH_10</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#b5c614a9911130d0e63959f5177dbe19">XYCC_DATA_WIDTH_12</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#f1725dae672e5d9a3af8304e59446ae1">XYCC_DATA_WIDTH_16</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Backward Compatibility Macros</h2></td></tr>
<tr><td colspan="2">To support backward compatibility, following macros definition are re-defined. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#d5835fbe8d6e470ed69c018e17633ff6">YCC_CONTROL</a>&nbsp;&nbsp;&nbsp;XYCC_CONTROL_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#7c6bdbfdd2bef73e44d82810ade6cb1d">YCC_STATUS</a>&nbsp;&nbsp;&nbsp;XYCC_STATUS_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#744ad71cf6250b3d13dda163726cb660">YCC_ERROR</a>&nbsp;&nbsp;&nbsp;XYCC_ERROR_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#8af601ab5f06bad1b59f1567baa84f9e">YCC_IRQ_EN</a>&nbsp;&nbsp;&nbsp;XYCC_IRQ_EN_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#3670c140048e26bd28c3b5580cba96b0">YCC_VERSION</a>&nbsp;&nbsp;&nbsp;XYCC_VERSION_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#f1d8934316f34997d3767f370c535be5">YCC_SYSDEBUG0</a>&nbsp;&nbsp;&nbsp;XYCC_SYSDEBUG0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#403a92736c7239870421024fde09dfb3">YCC_SYSDEBUG1</a>&nbsp;&nbsp;&nbsp;XYCC_SYSDEBUG1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#3e8e0e9ddb7e02272dd851b4fcba9ab4">YCC_SYSDEBUG2</a>&nbsp;&nbsp;&nbsp;XYCC_SYSDEBUG2_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#d939c46cbb4f7008f326bf0b11b8d9ea">YCC_ACTIVE_SIZE</a>&nbsp;&nbsp;&nbsp;XYCC_ACTIVE_SIZE_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#e84c4fc0807741bbe91af68b6a1bb619">YCC_CTL_EN_MASK</a>&nbsp;&nbsp;&nbsp;XYCC_CTL_EN_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#8c5e88030c2099859cd387138513574d">YCC_CTL_RUE_MASK</a>&nbsp;&nbsp;&nbsp;XYCC_CTL_RUE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#ac93f4d1dafa466ececdfb3c7b0932f2">YCC_CTL_CS_MASK</a>&nbsp;&nbsp;&nbsp;XYCC_CTL_CS_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#7d43f51e89a34fdcca8a4c7231696496">YCC_RST_RESET</a>&nbsp;&nbsp;&nbsp;XYCC_CTL_RESET_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#583e02fb02a942a5b7abe6b4e2ab0ead">YCC_RST_AUTORESET</a>&nbsp;&nbsp;&nbsp;XYCC_CTL_AUTORESET_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#c28c702cd24bfb3871b002ca5fcf8dbd">YCC_In32</a>&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#828e454669ab4fcb0a415317f4f0d9fc">YCC_Out32</a>&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_Out32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#36ebdd75dd7961bca3e5edeeaf5d7615">XYCC_ReadReg</a>&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_ReadReg</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#fc4a1468d355a3ac021e73ae7fb490ad">XYCC_WriteReg</a>&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_WriteReg</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Registers</h2></td></tr>
<tr><td colspan="2">Interrupt status register generates a interrupt if the corresponding bits of interrupt enable register bits are set. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#60a49891a0724aed065cab7b24cc2af0">XYCC_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;XYCC_STATUS_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#c6698610205c50f02ccaa4a42d2dc976">XYCC_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;XYCC_IRQ_EN_OFFSET</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#5fa9f47047ee779618100fc49f18402d">XYCRCB2RGB_HW_H_</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#85572c7452cd40a0b62b2e8124472152">XYCrCb2Rgb_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#1d3f7d143618eefcb171ebde55553dfd">XYCrCb2Rgb_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#9e810d9723caf0b5d13e0461e3cc037c">XYCrCb2Rgb_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_In32((BaseAddress) + (u32)(RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xycrcb2rgb__hw_8h.html#2e7e4b983842e5d2b75bba8ee58cc763">XYCrCb2Rgb_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_Out32((BaseAddress) + (u32)(RegOffset), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="9787ed7be5ff79934513fd5cc52a1838"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_16_BIT_COEF_SHIFT" ref="9787ed7be5ff79934513fd5cc52a1838" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_16_BIT_COEF_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
16-Bit Coefficient Shift 
</div>
</div><p>
<a class="anchor" name="d1f0740e1e0c7884933fe4afdd215f8d"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_16_BIT_MASK" ref="d1f0740e1e0c7884933fe4afdd215f8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_16_BIT_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
16-Bit Mask 
</div>
</div><p>
<a class="anchor" name="8706358ee30808a62cec2646b96345f1"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_8_BIT_MASK" ref="8706358ee30808a62cec2646b96345f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_8_BIT_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
8-bit Mask 
</div>
</div><p>
<a class="anchor" name="bbb91a3db7fa6932d74aa9389bb99ec0"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ACOEF_OFFSET" ref="bbb91a3db7fa6932d74aa9389bb99ec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ACOEF_OFFSET&nbsp;&nbsp;&nbsp;0x114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A Coefficient offset 
</div>
</div><p>
<a class="anchor" name="b6f30fb1e2c18be805cdf230084a3093"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ACTIVE_SIZE_OFFSET" ref="b6f30fb1e2c18be805cdf230084a3093" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ACTIVE_SIZE_OFFSET&nbsp;&nbsp;&nbsp;0x020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active Size (V x H) offset 
</div>
</div><p>
<a class="anchor" name="6146824f308e7b2c5220818dc7b785a1"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ACTSIZE_NUM_LINE_MASK" ref="6146824f308e7b2c5220818dc7b785a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ACTSIZE_NUM_LINE_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of lines in source image 
</div>
</div><p>
<a class="anchor" name="1eada993ca738c6c2a918fbb4fa5adb2"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ACTSIZE_NUM_LINE_SHIFT" ref="1eada993ca738c6c2a918fbb4fa5adb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ACTSIZE_NUM_LINE_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift for number of lines 
</div>
</div><p>
<a class="anchor" name="e3700b309034e668aa6f75f2b413ce9e"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ACTSIZE_NUM_PIXEL_MASK" ref="e3700b309034e668aa6f75f2b413ce9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ACTSIZE_NUM_PIXEL_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of pixels in source image 
</div>
</div><p>
<a class="anchor" name="819ac8d561009b1687a45ef3d027072b"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_BCOEF_OFFSET" ref="819ac8d561009b1687a45ef3d027072b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_BCOEF_OFFSET&nbsp;&nbsp;&nbsp;0x118          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
B Coefficient offset 
</div>
</div><p>
<a class="anchor" name="5aaa0e498f7cb94df62a3e175f16d727"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_BOFFSET_MASK" ref="5aaa0e498f7cb94df62a3e175f16d727" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_BOFFSET_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Blue offset compensation Mask 
</div>
</div><p>
<a class="anchor" name="dd237cf9616dd9b4534dfbddf4936940"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_BOFFSET_OFFSET" ref="dd237cf9616dd9b4534dfbddf4936940" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_BOFFSET_OFFSET&nbsp;&nbsp;&nbsp;0x110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
B Offset offset 
</div>
</div><p>
<a class="anchor" name="8093c4f93a2ead1602ffb922056bf979"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_CCOEF_OFFSET" ref="8093c4f93a2ead1602ffb922056bf979" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_CCOEF_OFFSET&nbsp;&nbsp;&nbsp;0x11C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
C Coefficient offset 
</div>
</div><p>
<a class="anchor" name="a9e82c0ae75105f6502c8df601d3d73a"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_COEF_MASK" ref="a9e82c0ae75105f6502c8df601d3d73a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_COEF_MASK&nbsp;&nbsp;&nbsp;0x0003FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficients Mask 
</div>
</div><p>
<a class="anchor" name="5c8de676cb5b905e8cd43083bd96aa55"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_CONTROL_OFFSET" ref="5c8de676cb5b905e8cd43083bd96aa55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_CONTROL_OFFSET&nbsp;&nbsp;&nbsp;0x000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control offset 
</div>
</div><p>
<a class="anchor" name="90483b2f1dbe7a706f4488a8f132ae18"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_CTL_AUTORESET_MASK" ref="90483b2f1dbe7a706f4488a8f132ae18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_CTL_AUTORESET_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software Reset - Auto-synchronize to SOF Mask 
</div>
</div><p>
<a class="anchor" name="671b2d34073c11ed5154507d5ac9556f"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_CTL_BPE_MASK" ref="671b2d34073c11ed5154507d5ac9556f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_CTL_BPE_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bypass Mask 
</div>
</div><p>
<a class="anchor" name="c3974383c66b31273044f7e8ce4620a3"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_CTL_RESET_MASK" ref="c3974383c66b31273044f7e8ce4620a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_CTL_RESET_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software Reset - Instantaneous Mask 
</div>
</div><p>
<a class="anchor" name="5aa7286067cc510c25e70c0c3ef12f69"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_CTL_RUE_MASK" ref="5aa7286067cc510c25e70c0c3ef12f69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_CTL_RUE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register Update Enable Mask 
</div>
</div><p>
<a class="anchor" name="42da08e6deb2d6b690acefaa4aaaf864"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_CTL_SW_EN_MASK" ref="42da08e6deb2d6b690acefaa4aaaf864" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_CTL_SW_EN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software Enable Mask 
</div>
</div><p>
<a class="anchor" name="9d8bb04b53b6b3fbacf40a4a74789e56"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_CTL_TPE_MASK" ref="9d8bb04b53b6b3fbacf40a4a74789e56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_CTL_TPE_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Test Pattern Mask 
</div>
</div><p>
<a class="anchor" name="aec9a2fa2ddb4894e142b707a751bf07"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_DATA_WIDTH_10" ref="aec9a2fa2ddb4894e142b707a751bf07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_DATA_WIDTH_10&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
10-bit Data Width. 
</div>
</div><p>
<a class="anchor" name="b5c614a9911130d0e63959f5177dbe19"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_DATA_WIDTH_12" ref="b5c614a9911130d0e63959f5177dbe19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_DATA_WIDTH_12&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
12-bit Data Width. 
</div>
</div><p>
<a class="anchor" name="f1725dae672e5d9a3af8304e59446ae1"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_DATA_WIDTH_16" ref="f1725dae672e5d9a3af8304e59446ae1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_DATA_WIDTH_16&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
16-bit Data Width. 
</div>
</div><p>
<a class="anchor" name="214fd3c975c68cb2ca7988817371c8c7"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_DATA_WIDTH_8" ref="214fd3c975c68cb2ca7988817371c8c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_DATA_WIDTH_8&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
8-bit Data Width. 
</div>
</div><p>
<a class="anchor" name="f5cbee5de836d300409327009772a773"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_DCOEF_OFFSET" ref="f5cbee5de836d300409327009772a773" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_DCOEF_OFFSET&nbsp;&nbsp;&nbsp;0x120          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
D Coefficient offset 
</div>
</div><p>
<a class="anchor" name="b54ac1ca91011a96b4710fde1275f082"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ERR_EOL_EARLY_MASK" ref="b54ac1ca91011a96b4710fde1275f082" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ERR_EOL_EARLY_MASK&nbsp;&nbsp;&nbsp;0x000000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error: End of line Early Mask 
</div>
</div><p>
<a class="anchor" name="b63578d24d72cdfde2f2ebe40197a44e"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ERR_EOL_LATE_MASK" ref="b63578d24d72cdfde2f2ebe40197a44e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ERR_EOL_LATE_MASK&nbsp;&nbsp;&nbsp;0x000000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error: End of line Late Mask 
</div>
</div><p>
<a class="anchor" name="a316834073f1e58e2e589c446b77a80f"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ERR_SOF_EARLY_MASK" ref="a316834073f1e58e2e589c446b77a80f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ERR_SOF_EARLY_MASK&nbsp;&nbsp;&nbsp;0x000000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error: Start of frame Early Mask 
</div>
</div><p>
<a class="anchor" name="f1561ab8b9e94e653880ad492db28a69"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ERR_SOF_LATE_MASK" ref="f1561ab8b9e94e653880ad492db28a69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ERR_SOF_LATE_MASK&nbsp;&nbsp;&nbsp;0x000000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error: Start of frame Late Mask 
</div>
</div><p>
<a class="anchor" name="9c61ccd9a68d0ba13bc498864f4ad4a9"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ERROR_OFFSET" ref="9c61ccd9a68d0ba13bc498864f4ad4a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ERROR_OFFSET&nbsp;&nbsp;&nbsp;0x008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error offset 
</div>
</div><p>
<a class="anchor" name="eae2af3ab42bb428cae1b821b79a8b55"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_GOFFSET_MASK" ref="eae2af3ab42bb428cae1b821b79a8b55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_GOFFSET_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Green offset compensation Mask 
</div>
</div><p>
<a class="anchor" name="9d64c7b6a7d4e11c069e1ad3e55afb33"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_GOFFSET_OFFSET" ref="9d64c7b6a7d4e11c069e1ad3e55afb33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_GOFFSET_OFFSET&nbsp;&nbsp;&nbsp;0x10C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
G Offset offset 
</div>
</div><p>
<a class="anchor" name="c6698610205c50f02ccaa4a42d2dc976"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_IER_OFFSET" ref="c6698610205c50f02ccaa4a42d2dc976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_IER_OFFSET&nbsp;&nbsp;&nbsp;XYCC_IRQ_EN_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Enable Offset 
</div>
</div><p>
<a class="anchor" name="a43d65750de71e672b57f0237b4e3eb9"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_IRQ_EN_OFFSET" ref="a43d65750de71e672b57f0237b4e3eb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_IRQ_EN_OFFSET&nbsp;&nbsp;&nbsp;0x00C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IRQ Enable offset 
</div>
</div><p>
<a class="anchor" name="60a49891a0724aed065cab7b24cc2af0"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ISR_OFFSET" ref="60a49891a0724aed065cab7b24cc2af0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ISR_OFFSET&nbsp;&nbsp;&nbsp;XYCC_STATUS_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Status Offset 
</div>
</div><p>
<a class="anchor" name="32a32794d05ffded1cfca5bcf4e6c584"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_IXR_ALLINTR_MASK" ref="32a32794d05ffded1cfca5bcf4e6c584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_IXR_ALLINTR_MASK&nbsp;&nbsp;&nbsp;0x00010003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt All Error Mask (ORing (of All Interrupt Mask) 
</div>
</div><p>
<a class="anchor" name="78f06c7635c4893a26138e9cfa65146b"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_IXR_EOF_MASK" ref="78f06c7635c4893a26138e9cfa65146b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_IXR_EOF_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End-Of-Frame Mask 
</div>
</div><p>
<a class="anchor" name="23e7f625fc38b780aabe6d6fc7532ef5"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_IXR_PROCS_MASK" ref="23e7f625fc38b780aabe6d6fc7532ef5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_IXR_PROCS_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Process Started Mask 
</div>
</div><p>
<a class="anchor" name="0243c2d2cb3b9ba858d2c47f9cb47471"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_IXR_SE_MASK" ref="0243c2d2cb3b9ba858d2c47f9cb47471" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_IXR_SE_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave Error Mask 
</div>
</div><p>
<a class="anchor" name="36ebdd75dd7961bca3e5edeeaf5d7615"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ReadReg" ref="36ebdd75dd7961bca3e5edeeaf5d7615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ReadReg&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_ReadReg          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dfb3ec5c4b99e4b82bab30057e8b069a"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_RGBMAX_MASK" ref="dfb3ec5c4b99e4b82bab30057e8b069a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_RGBMAX_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clipping Mask 
</div>
</div><p>
<a class="anchor" name="a700f518b0d56ab04722291dc4056462"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_RGBMAX_OFFSET" ref="a700f518b0d56ab04722291dc4056462" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_RGBMAX_OFFSET&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RGB Clipping offset 
</div>
</div><p>
<a class="anchor" name="c8d221dc76af008c31a9fddf9dca08ff"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_RGBMIN_MASK" ref="c8d221dc76af008c31a9fddf9dca08ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_RGBMIN_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clamping Mask 
</div>
</div><p>
<a class="anchor" name="df900db93926ae7dc2702b4b5a821d69"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_RGBMIN_OFFSET" ref="df900db93926ae7dc2702b4b5a821d69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_RGBMIN_OFFSET&nbsp;&nbsp;&nbsp;0x104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RGB Clamping offset 
</div>
</div><p>
<a class="anchor" name="f682e18e2d3af536547bf82158851bbe"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ROFFSET_MASK" ref="f682e18e2d3af536547bf82158851bbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ROFFSET_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Red offset compensation Mask 
</div>
</div><p>
<a class="anchor" name="24554f7afae472aa8c8b05c03dfc7c3b"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_ROFFSET_OFFSET" ref="24554f7afae472aa8c8b05c03dfc7c3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_ROFFSET_OFFSET&nbsp;&nbsp;&nbsp;0x108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
R Offset offset 
</div>
</div><p>
<a class="anchor" name="463abde173122e160b253acc53b214bc"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_STATUS_OFFSET" ref="463abde173122e160b253acc53b214bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status offset 
</div>
</div><p>
<a class="anchor" name="6ca18e4bf9f0797fdb2ab5c77bc9a13a"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_SYSDEBUG0_OFFSET" ref="6ca18e4bf9f0797fdb2ab5c77bc9a13a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_SYSDEBUG0_OFFSET&nbsp;&nbsp;&nbsp;0x014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System Debug 0 offset 
</div>
</div><p>
<a class="anchor" name="62cab882b78a84dd78e05383a10d4695"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_SYSDEBUG1_OFFSET" ref="62cab882b78a84dd78e05383a10d4695" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_SYSDEBUG1_OFFSET&nbsp;&nbsp;&nbsp;0x018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System Debug 1 offset 
</div>
</div><p>
<a class="anchor" name="25e836c076a0acb3a96b27a414459d19"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_SYSDEBUG2_OFFSET" ref="25e836c076a0acb3a96b27a414459d19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_SYSDEBUG2_OFFSET&nbsp;&nbsp;&nbsp;0x01C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System Debug 2 offset 
</div>
</div><p>
<a class="anchor" name="5c343f3220bc3e688a5ca46a59fc114f"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_VER_INTERNAL_SHIFT" ref="5c343f3220bc3e688a5ca46a59fc114f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_VER_INTERNAL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal Shift 
</div>
</div><p>
<a class="anchor" name="dfb33edf24894806b0c1810c4e8adeda"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_VER_MAJOR_MASK" ref="dfb33edf24894806b0c1810c4e8adeda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_VER_MAJOR_MASK&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Major Mask 
</div>
</div><p>
<a class="anchor" name="037157531147e7bd91edfb799fa360bd"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_VER_MAJOR_SHIFT" ref="037157531147e7bd91edfb799fa360bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_VER_MAJOR_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Major Shift 
</div>
</div><p>
<a class="anchor" name="1cf91c0f8cdbcd13aa6cb254751b5f74"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_VER_MINOR_MASK" ref="1cf91c0f8cdbcd13aa6cb254751b5f74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_VER_MINOR_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minor Mask 
</div>
</div><p>
<a class="anchor" name="93a004e626d06ac05f54019633fc1e51"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_VER_MINOR_SHIFT" ref="93a004e626d06ac05f54019633fc1e51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_VER_MINOR_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minor Shift 
</div>
</div><p>
<a class="anchor" name="c001e43fbb979eb6e278d8780d12a815"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_VER_PID_MASK" ref="c001e43fbb979eb6e278d8780d12a815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_VER_PID_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Patch ID Mask 
</div>
</div><p>
<a class="anchor" name="d5dbc2a72aa7ac47560e586bfcfd9e62"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_VER_REV_MASK" ref="d5dbc2a72aa7ac47560e586bfcfd9e62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_VER_REV_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Revision Mask 
</div>
</div><p>
<a class="anchor" name="72c8d832c2919490b91e9a00d31bae71"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_VER_REV_NUM_MASK" ref="72c8d832c2919490b91e9a00d31bae71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_VER_REV_NUM_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Revision Number Mask 
</div>
</div><p>
<a class="anchor" name="4e75ae25e134ea1b67b161129ef71f8c"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_VER_REV_SHIFT" ref="4e75ae25e134ea1b67b161129ef71f8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_VER_REV_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Revision Shift 
</div>
</div><p>
<a class="anchor" name="61b7ce819d4a49bb18988bf68055f838"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_VERSION_OFFSET" ref="61b7ce819d4a49bb18988bf68055f838" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_VERSION_OFFSET&nbsp;&nbsp;&nbsp;0x010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version offset 
</div>
</div><p>
<a class="anchor" name="fc4a1468d355a3ac021e73ae7fb490ad"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCC_WriteReg" ref="fc4a1468d355a3ac021e73ae7fb490ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCC_WriteReg&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_WriteReg          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5fa9f47047ee779618100fc49f18402d"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCRCB2RGB_HW_H_" ref="5fa9f47047ee779618100fc49f18402d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCRCB2RGB_HW_H_          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Prevent circular inclusions by using protection macros 
</div>
</div><p>
<a class="anchor" name="85572c7452cd40a0b62b2e8124472152"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCrCb2Rgb_In32" ref="85572c7452cd40a0b62b2e8124472152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCrCb2Rgb_In32&nbsp;&nbsp;&nbsp;Xil_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Input operation 
</div>
</div><p>
<a class="anchor" name="1d3f7d143618eefcb171ebde55553dfd"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCrCb2Rgb_Out32" ref="1d3f7d143618eefcb171ebde55553dfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCrCb2Rgb_Out32&nbsp;&nbsp;&nbsp;Xil_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output operation 
</div>
</div><p>
<a class="anchor" name="9e810d9723caf0b5d13e0461e3cc037c"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCrCb2Rgb_ReadReg" ref="9e810d9723caf0b5d13e0461e3cc037c" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCrCb2Rgb_ReadReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_In32((BaseAddress) + (u32)(RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function macro reads the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the YCRCB2RGB core. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset of the register defined at top of this file.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>32-bit value of the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xycrcb2rgb__hw_8h.html#9e810d9723caf0b5d13e0461e3cc037c">XYCrCb2Rgb_ReadReg(u32 BaseAddress, u32 RegOffset)</a>. </dd></dl>

</div>
</div><p>
<a class="anchor" name="2e7e4b983842e5d2b75bba8ee58cc763"></a><!-- doxytag: member="xycrcb2rgb_hw.h::XYCrCb2Rgb_WriteReg" ref="2e7e4b983842e5d2b75bba8ee58cc763" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XYCrCb2Rgb_WriteReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_Out32((BaseAddress) + (u32)(RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function macro writes the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is base address of the YCRCB2RGB core. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset of the register (defined at top of this file). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void XYCrCb2Rgb_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data) </dd></dl>

</div>
</div><p>
<a class="anchor" name="d939c46cbb4f7008f326bf0b11b8d9ea"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_ACTIVE_SIZE" ref="d939c46cbb4f7008f326bf0b11b8d9ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_ACTIVE_SIZE&nbsp;&nbsp;&nbsp;XYCC_ACTIVE_SIZE_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d5835fbe8d6e470ed69c018e17633ff6"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_CONTROL" ref="d5835fbe8d6e470ed69c018e17633ff6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_CONTROL&nbsp;&nbsp;&nbsp;XYCC_CONTROL_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ac93f4d1dafa466ececdfb3c7b0932f2"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_CTL_CS_MASK" ref="ac93f4d1dafa466ececdfb3c7b0932f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_CTL_CS_MASK&nbsp;&nbsp;&nbsp;XYCC_CTL_CS_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e84c4fc0807741bbe91af68b6a1bb619"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_CTL_EN_MASK" ref="e84c4fc0807741bbe91af68b6a1bb619" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_CTL_EN_MASK&nbsp;&nbsp;&nbsp;XYCC_CTL_EN_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8c5e88030c2099859cd387138513574d"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_CTL_RUE_MASK" ref="8c5e88030c2099859cd387138513574d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_CTL_RUE_MASK&nbsp;&nbsp;&nbsp;XYCC_CTL_RUE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="744ad71cf6250b3d13dda163726cb660"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_ERROR" ref="744ad71cf6250b3d13dda163726cb660" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_ERROR&nbsp;&nbsp;&nbsp;XYCC_ERROR_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c28c702cd24bfb3871b002ca5fcf8dbd"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_In32" ref="c28c702cd24bfb3871b002ca5fcf8dbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_In32&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8af601ab5f06bad1b59f1567baa84f9e"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_IRQ_EN" ref="8af601ab5f06bad1b59f1567baa84f9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_IRQ_EN&nbsp;&nbsp;&nbsp;XYCC_IRQ_EN_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="828e454669ab4fcb0a415317f4f0d9fc"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_Out32" ref="828e454669ab4fcb0a415317f4f0d9fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_Out32&nbsp;&nbsp;&nbsp;XYCrCb2Rgb_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="583e02fb02a942a5b7abe6b4e2ab0ead"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_RST_AUTORESET" ref="583e02fb02a942a5b7abe6b4e2ab0ead" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_RST_AUTORESET&nbsp;&nbsp;&nbsp;XYCC_CTL_AUTORESET_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7d43f51e89a34fdcca8a4c7231696496"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_RST_RESET" ref="7d43f51e89a34fdcca8a4c7231696496" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_RST_RESET&nbsp;&nbsp;&nbsp;XYCC_CTL_RESET_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7c6bdbfdd2bef73e44d82810ade6cb1d"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_STATUS" ref="7c6bdbfdd2bef73e44d82810ade6cb1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_STATUS&nbsp;&nbsp;&nbsp;XYCC_STATUS_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f1d8934316f34997d3767f370c535be5"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_SYSDEBUG0" ref="f1d8934316f34997d3767f370c535be5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_SYSDEBUG0&nbsp;&nbsp;&nbsp;XYCC_SYSDEBUG0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="403a92736c7239870421024fde09dfb3"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_SYSDEBUG1" ref="403a92736c7239870421024fde09dfb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_SYSDEBUG1&nbsp;&nbsp;&nbsp;XYCC_SYSDEBUG1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3e8e0e9ddb7e02272dd851b4fcba9ab4"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_SYSDEBUG2" ref="3e8e0e9ddb7e02272dd851b4fcba9ab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_SYSDEBUG2&nbsp;&nbsp;&nbsp;XYCC_SYSDEBUG2_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3670c140048e26bd28c3b5580cba96b0"></a><!-- doxytag: member="xycrcb2rgb_hw.h::YCC_VERSION" ref="3670c140048e26bd28c3b5580cba96b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YCC_VERSION&nbsp;&nbsp;&nbsp;XYCC_VERSION_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
