{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734366808576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734366808576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 13:33:28 2024 " "Processing started: Mon Dec 16 13:33:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734366808576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366808576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stateMachine -c stateMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off stateMachine -c stateMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366808576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734366808970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734366808970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/stateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366817403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "j3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file j3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 J3 " "Found entity 1: J3" {  } { { "J3.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/J3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366817403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "k3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file k3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 K3 " "Found entity 1: K3" {  } { { "K3.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/K3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366817403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "j2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file j2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 J2 " "Found entity 1: J2" {  } { { "J2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/J2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366817419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "k2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file k2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 K2 " "Found entity 1: K2" {  } { { "K2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/K2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366817419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "j1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file j1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 J1 " "Found entity 1: J1" {  } { { "J1.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/J1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366817419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "k1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file k1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 K1 " "Found entity 1: K1" {  } { { "K1.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/K1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366817419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "j0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file j0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 J0 " "Found entity 1: J0" {  } { { "J0.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/J0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366817419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "k0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file k0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 K0 " "Found entity 1: K0" {  } { { "K0.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/K0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366817419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MACHINE " "Found entity 1: MACHINE" {  } { { "MACHINE.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/MACHINE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366817419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stateMachine " "Elaborating entity \"stateMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734366817450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conversor.bdf 1 1 " "Using design file conversor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Found entity 1: conversor" {  } { { "conversor.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/conversor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817466 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734366817466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor conversor:conversor " "Elaborating entity \"conversor\" for hierarchy \"conversor:conversor\"" {  } { { "stateMachine.bdf" "conversor" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/stateMachine.bdf" { { 160 680 816 320 "conversor" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_a.bdf 1 1 " "Using design file segmento_a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_a " "Found entity 1: segmento_a" {  } { { "segmento_a.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/segmento_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734366817481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_a conversor:conversor\|segmento_a:inst " "Elaborating entity \"segmento_a\" for hierarchy \"conversor:conversor\|segmento_a:inst\"" {  } { { "conversor.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/conversor.bdf" { { 24 432 528 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817481 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_b.bdf 1 1 " "Using design file segmento_b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_b " "Found entity 1: segmento_b" {  } { { "segmento_b.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/segmento_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734366817497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_b conversor:conversor\|segmento_b:inst2 " "Elaborating entity \"segmento_b\" for hierarchy \"conversor:conversor\|segmento_b:inst2\"" {  } { { "conversor.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/conversor.bdf" { { 168 432 528 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_c.bdf 1 1 " "Using design file segmento_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_c " "Found entity 1: segmento_c" {  } { { "segmento_c.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/segmento_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734366817503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_c conversor:conversor\|segmento_c:inst4 " "Elaborating entity \"segmento_c\" for hierarchy \"conversor:conversor\|segmento_c:inst4\"" {  } { { "conversor.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/conversor.bdf" { { 312 432 528 440 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_d.bdf 1 1 " "Using design file segmento_d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_d " "Found entity 1: segmento_d" {  } { { "segmento_d.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/segmento_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817513 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734366817513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_d conversor:conversor\|segmento_d:inst5 " "Elaborating entity \"segmento_d\" for hierarchy \"conversor:conversor\|segmento_d:inst5\"" {  } { { "conversor.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/conversor.bdf" { { 456 440 536 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817513 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_e.bdf 1 1 " "Using design file segmento_e.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_e " "Found entity 1: segmento_e" {  } { { "segmento_e.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/segmento_e.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817529 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734366817529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_e conversor:conversor\|segmento_e:inst7 " "Elaborating entity \"segmento_e\" for hierarchy \"conversor:conversor\|segmento_e:inst7\"" {  } { { "conversor.bdf" "inst7" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/conversor.bdf" { { 600 432 528 728 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817529 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_f.bdf 1 1 " "Using design file segmento_f.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_f " "Found entity 1: segmento_f" {  } { { "segmento_f.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/segmento_f.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734366817545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_f conversor:conversor\|segmento_f:inst8 " "Elaborating entity \"segmento_f\" for hierarchy \"conversor:conversor\|segmento_f:inst8\"" {  } { { "conversor.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/conversor.bdf" { { 744 432 528 872 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817545 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_g.bdf 1 1 " "Using design file segmento_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_g " "Found entity 1: segmento_g" {  } { { "segmento_g.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/segmento_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734366817560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734366817560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_g conversor:conversor\|segmento_g:inst9 " "Elaborating entity \"segmento_g\" for hierarchy \"conversor:conversor\|segmento_g:inst9\"" {  } { { "conversor.bdf" "inst9" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/conversor.bdf" { { 888 432 528 1016 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MACHINE MACHINE:inst " "Elaborating entity \"MACHINE\" for hierarchy \"MACHINE:inst\"" {  } { { "stateMachine.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/stateMachine.bdf" { { 160 544 640 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K0 MACHINE:inst\|K0:inst11 " "Elaborating entity \"K0\" for hierarchy \"MACHINE:inst\|K0:inst11\"" {  } { { "MACHINE.bdf" "inst11" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/MACHINE.bdf" { { 8 552 648 104 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K2 MACHINE:inst\|K2:inst13 " "Elaborating entity \"K2\" for hierarchy \"MACHINE:inst\|K2:inst13\"" {  } { { "MACHINE.bdf" "inst13" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/MACHINE.bdf" { { 552 544 640 680 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K3 MACHINE:inst\|K3:inst14 " "Elaborating entity \"K3\" for hierarchy \"MACHINE:inst\|K3:inst14\"" {  } { { "MACHINE.bdf" "inst14" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/MACHINE.bdf" { { 848 552 648 976 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K1 MACHINE:inst\|K1:inst15 " "Elaborating entity \"K1\" for hierarchy \"MACHINE:inst\|K1:inst15\"" {  } { { "MACHINE.bdf" "inst15" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/MACHINE.bdf" { { 272 536 632 400 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J1 MACHINE:inst\|J1:inst8 " "Elaborating entity \"J1\" for hierarchy \"MACHINE:inst\|J1:inst8\"" {  } { { "MACHINE.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/MACHINE.bdf" { { 128 536 632 256 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J3 MACHINE:inst\|J3:inst10 " "Elaborating entity \"J3\" for hierarchy \"MACHINE:inst\|J3:inst10\"" {  } { { "MACHINE.bdf" "inst10" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/MACHINE.bdf" { { 704 552 648 832 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J2 MACHINE:inst\|J2:inst16 " "Elaborating entity \"J2\" for hierarchy \"MACHINE:inst\|J2:inst16\"" {  } { { "MACHINE.bdf" "inst16" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/MACHINE.bdf" { { 416 536 632 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J0 MACHINE:inst\|J0:inst " "Elaborating entity \"J0\" for hierarchy \"MACHINE:inst\|J0:inst\"" {  } { { "MACHINE.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/stateMachine/MACHINE.bdf" { { -152 552 648 -24 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366817576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734366817862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734366818130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734366818130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734366818161 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734366818161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734366818161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734366818161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734366818161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 13:33:38 2024 " "Processing ended: Mon Dec 16 13:33:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734366818161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734366818161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734366818161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734366818161 ""}
