

================================================================
== Vitis HLS Report for 'free_port_table'
================================================================
* Date:           Tue Jul 19 06:14:01 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.211 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      60|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|     260|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     260|     189|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory     |             Module            | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |freePortTable_U  |free_port_table_freePortTable  |        1|  0|   0|    0|  32768|    1|     1|        32768|
    +-----------------+-------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total            |                               |        1|  0|   0|    0|  32768|    1|     1|        32768|
    +-----------------+-------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_174_p2                |         +|   0|  0|  22|          15|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op14_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op42_store_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_load_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_load_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_store_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state5     |       and|   0|  0|   2|           1|           1|
    |tmp_i_287_nbreadreq_fu_74_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_60_p3           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  60|          34|          19|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done                              |   9|          2|    1|          2|
    |freePortTable_address1               |  20|          4|   15|         60|
    |portTable2txApp_port_rsp_blk_n       |   9|          2|    1|          2|
    |pt_portCheckUsed_req_fifo_blk_n      |   9|          2|    1|          2|
    |pt_portCheckUsed_rsp_fifo_blk_n      |   9|          2|    1|          2|
    |sLookup2portTable_releasePort_blk_n  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  65|         14|   20|         70|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |freePortTable_addr_2_reg_221                |  15|   0|   15|          0|
    |freePortTable_addr_2_reg_221_pp0_iter3_reg  |  15|   0|   15|          0|
    |freePortTable_load_1_reg_236                |   1|   0|    1|          0|
    |freePortTable_load_reg_232                  |   1|   0|    1|          0|
    |pt_cursor                                   |  15|   0|   15|          0|
    |pt_cursor_load_reg_216                      |  15|   0|   15|          0|
    |pt_cursor_load_reg_216_pp0_iter3_reg        |  15|   0|   15|          0|
    |tmp_V_reg_211                               |  15|   0|   15|          0|
    |tmp_i_287_reg_207                           |   1|   0|    1|          0|
    |tmp_i_reg_194                               |   1|   0|    1|          0|
    |tmp_reg_198                                 |   1|   0|    1|          0|
    |tmp_reg_198_pp0_iter1_reg                   |   1|   0|    1|          0|
    |trunc_ln708_reg_202                         |  15|   0|   15|          0|
    |trunc_ln708_reg_202_pp0_iter1_reg           |  15|   0|   15|          0|
    |tmp_i_287_reg_207                           |  64|  32|    1|          0|
    |tmp_i_reg_194                               |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 260|  64|  134|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+-------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                free_port_table|  return value|
|sLookup2portTable_releasePort_dout     |   in|   16|     ap_fifo|  sLookup2portTable_releasePort|       pointer|
|sLookup2portTable_releasePort_empty_n  |   in|    1|     ap_fifo|  sLookup2portTable_releasePort|       pointer|
|sLookup2portTable_releasePort_read     |  out|    1|     ap_fifo|  sLookup2portTable_releasePort|       pointer|
|pt_portCheckUsed_req_fifo_dout         |   in|   15|     ap_fifo|      pt_portCheckUsed_req_fifo|       pointer|
|pt_portCheckUsed_req_fifo_empty_n      |   in|    1|     ap_fifo|      pt_portCheckUsed_req_fifo|       pointer|
|pt_portCheckUsed_req_fifo_read         |  out|    1|     ap_fifo|      pt_portCheckUsed_req_fifo|       pointer|
|portTable2txApp_port_rsp_din           |  out|   16|     ap_fifo|       portTable2txApp_port_rsp|       pointer|
|portTable2txApp_port_rsp_full_n        |   in|    1|     ap_fifo|       portTable2txApp_port_rsp|       pointer|
|portTable2txApp_port_rsp_write         |  out|    1|     ap_fifo|       portTable2txApp_port_rsp|       pointer|
|pt_portCheckUsed_rsp_fifo_din          |  out|    1|     ap_fifo|      pt_portCheckUsed_rsp_fifo|       pointer|
|pt_portCheckUsed_rsp_fifo_full_n       |   in|    1|     ap_fifo|      pt_portCheckUsed_rsp_fifo|       pointer|
|pt_portCheckUsed_rsp_fifo_write        |  out|    1|     ap_fifo|      pt_portCheckUsed_rsp_fifo|       pointer|
+---------------------------------------+-----+-----+------------+-------------------------------+--------------+

