#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x152e39ed0 .scope module, "Hammer" "Hammer" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "c_out";
P_0x152e400c0 .param/l "k" 0 2 4, +C4<00000000000000000000000000010000>;
v0x152e6c660_0 .net "Tsum", 15 0, L_0x152e791a0;  1 drivers
o0x1580443c0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x152e6c720_0 .net "a", 15 0, o0x1580443c0;  0 drivers
o0x1580443f0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x152e6c7c0_0 .net "b", 15 0, o0x1580443f0;  0 drivers
v0x152e6c870_0 .net "c", 0 0, L_0x152e70c70;  1 drivers
v0x152e6c900_0 .net "c0", 0 0, L_0x152e78af0;  1 drivers
v0x152e6ca10_0 .net "c1", 0 0, L_0x152e74bd0;  1 drivers
v0x152e6cae0_0 .var "c_out", 0 0;
v0x152e6cb70_0 .var "sum", 15 0;
v0x152e6cc00_0 .net "temp_cout", 0 0, L_0x152e79280;  1 drivers
v0x152e6cd10_0 .net "temp_sum", 15 0, L_0x152e78d50;  1 drivers
E_0x152e4e6a0 .event edge, v0x152e6c660_0, v0x152e6c590_0;
L_0x152e70e70 .part o0x1580443c0, 0, 8;
L_0x152e708c0 .part o0x1580443f0, 0, 8;
L_0x152e74d50 .part o0x1580443c0, 8, 8;
L_0x152e74820 .part o0x1580443f0, 8, 8;
L_0x152e78c70 .part o0x1580443c0, 8, 8;
L_0x152e78740 .part o0x1580443f0, 8, 8;
L_0x152e78d50 .concat8 [ 8 8 0 0], L_0x152e77c70, L_0x152e73d50;
L_0x152e78f50 .part L_0x152e78d50, 8, 8;
L_0x152e79070 .part L_0x152e78d50, 0, 8;
L_0x152e791a0 .concat8 [ 8 8 0 0], L_0x152e6fdf0, L_0x152e78eb0;
S_0x152e58640 .scope module, "o1" "ripple_carry_adder" 2 11, 3 2 0, S_0x152e39ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x152e467b0 .param/l "k" 0 3 3, +C4<00000000000000000000000000001000>;
L_0x158078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x152e70bc0 .functor BUFZ 1, L_0x158078010, C4<0>, C4<0>, C4<0>;
v0x152e5fd10_0 .net *"_ivl_61", 0 0, L_0x152e70bc0;  1 drivers
v0x152e5fdb0_0 .net "a", 7 0, L_0x152e70e70;  1 drivers
v0x152e5fe50_0 .net "b", 7 0, L_0x152e708c0;  1 drivers
v0x152e5fef0_0 .net "c_in", 0 0, L_0x158078010;  1 drivers
v0x152e5ff90_0 .net "c_out", 0 0, L_0x152e70c70;  alias, 1 drivers
v0x152e60070_0 .net "sum", 7 0, L_0x152e6fdf0;  1 drivers
v0x152e60120_0 .net "win", 8 0, L_0x152e70990;  1 drivers
L_0x152e6d2a0 .part L_0x152e70e70, 0, 1;
L_0x152e6d340 .part L_0x152e708c0, 0, 1;
L_0x152e6d3e0 .part L_0x152e70990, 0, 1;
L_0x152e6d970 .part L_0x152e70e70, 1, 1;
L_0x152e6da50 .part L_0x152e708c0, 1, 1;
L_0x152e6db30 .part L_0x152e70990, 1, 1;
L_0x152e6e050 .part L_0x152e70e70, 2, 1;
L_0x152e6e130 .part L_0x152e708c0, 2, 1;
L_0x152e6e1d0 .part L_0x152e70990, 2, 1;
L_0x152e6e700 .part L_0x152e70e70, 3, 1;
L_0x152e6e820 .part L_0x152e708c0, 3, 1;
L_0x152e6e9a0 .part L_0x152e70990, 3, 1;
L_0x152e6ee60 .part L_0x152e70e70, 4, 1;
L_0x152e6ef70 .part L_0x152e708c0, 4, 1;
L_0x152e6f010 .part L_0x152e70990, 4, 1;
L_0x152e6f4e0 .part L_0x152e70e70, 5, 1;
L_0x152e6f580 .part L_0x152e708c0, 5, 1;
L_0x152e6f6b0 .part L_0x152e70990, 5, 1;
L_0x152e6fb70 .part L_0x152e70e70, 6, 1;
L_0x152e6fcb0 .part L_0x152e708c0, 6, 1;
L_0x152e6fd50 .part L_0x152e70990, 6, 1;
L_0x152e70220 .part L_0x152e70e70, 7, 1;
L_0x152e703c0 .part L_0x152e708c0, 7, 1;
L_0x152e70620 .part L_0x152e70990, 7, 1;
LS_0x152e6fdf0_0_0 .concat8 [ 1 1 1 1], L_0x152e6ce90, L_0x152e6d590, L_0x152e6dc80, L_0x152e6e330;
LS_0x152e6fdf0_0_4 .concat8 [ 1 1 1 1], L_0x152e6eb30, L_0x152e6f130, L_0x152e6f7c0, L_0x152e6fc10;
L_0x152e6fdf0 .concat8 [ 4 4 0 0], LS_0x152e6fdf0_0_0, LS_0x152e6fdf0_0_4;
LS_0x152e70990_0_0 .concat8 [ 1 1 1 1], L_0x152e70bc0, L_0x152e6d180, L_0x152e6d880, L_0x152e6df30;
LS_0x152e70990_0_4 .concat8 [ 1 1 1 1], L_0x152e6e5e0, L_0x152e6ed40, L_0x152e6f3c0, L_0x152e6fa50;
LS_0x152e70990_0_8 .concat8 [ 1 0 0 0], L_0x152e70100;
L_0x152e70990 .concat8 [ 4 4 1 0], LS_0x152e70990_0_0, LS_0x152e70990_0_4, LS_0x152e70990_0_8;
L_0x152e70c70 .part L_0x152e70990, 8, 1;
S_0x152e55ba0 .scope generate, "loop1[0]" "loop1[0]" 3 12, 3 12 0, S_0x152e58640;
 .timescale 0 0;
P_0x152e58580 .param/l "i" 0 3 12, +C4<00>;
S_0x152e597d0 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e55ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e6cdc0 .functor XOR 1, L_0x152e6d2a0, L_0x152e6d340, C4<0>, C4<0>;
L_0x152e6ce90 .functor XOR 1, L_0x152e6cdc0, L_0x152e6d3e0, C4<0>, C4<0>;
L_0x152e6cf80 .functor AND 1, L_0x152e6cdc0, L_0x152e6d3e0, C4<1>, C4<1>;
L_0x152e6d070 .functor AND 1, L_0x152e6d2a0, L_0x152e6d340, C4<1>, C4<1>;
L_0x152e6d180 .functor OR 1, L_0x152e6cf80, L_0x152e6d070, C4<0>, C4<0>;
v0x152e3c880_0 .net "a", 0 0, L_0x152e6d2a0;  1 drivers
v0x152e0c660_0 .net "b", 0 0, L_0x152e6d340;  1 drivers
v0x152e08030_0 .net "c_in", 0 0, L_0x152e6d3e0;  1 drivers
v0x152e080c0_0 .net "c_out", 0 0, L_0x152e6d180;  1 drivers
v0x152e08150_0 .net "f", 0 0, L_0x152e6cdc0;  1 drivers
v0x152e08220_0 .net "g", 0 0, L_0x152e6cf80;  1 drivers
v0x152e0d630_0 .net "h", 0 0, L_0x152e6d070;  1 drivers
v0x152e0d6c0_0 .net "sum", 0 0, L_0x152e6ce90;  1 drivers
S_0x152e0d760 .scope generate, "loop1[1]" "loop1[1]" 3 12, 3 12 0, S_0x152e58640;
 .timescale 0 0;
P_0x152e09f00 .param/l "i" 0 3 12, +C4<01>;
S_0x152e09f80 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e0d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e6d4a0 .functor XOR 1, L_0x152e6d970, L_0x152e6da50, C4<0>, C4<0>;
L_0x152e6d590 .functor XOR 1, L_0x152e6d4a0, L_0x152e6db30, C4<0>, C4<0>;
L_0x152e6d680 .functor AND 1, L_0x152e6d4a0, L_0x152e6db30, C4<1>, C4<1>;
L_0x152e6d770 .functor AND 1, L_0x152e6d970, L_0x152e6da50, C4<1>, C4<1>;
L_0x152e6d880 .functor OR 1, L_0x152e6d680, L_0x152e6d770, C4<0>, C4<0>;
v0x152e43930_0 .net "a", 0 0, L_0x152e6d970;  1 drivers
v0x152e439c0_0 .net "b", 0 0, L_0x152e6da50;  1 drivers
v0x152e43a50_0 .net "c_in", 0 0, L_0x152e6db30;  1 drivers
v0x152e43ae0_0 .net "c_out", 0 0, L_0x152e6d880;  1 drivers
v0x152e43b70_0 .net "f", 0 0, L_0x152e6d4a0;  1 drivers
v0x152e43c50_0 .net "g", 0 0, L_0x152e6d680;  1 drivers
v0x152e5bd00_0 .net "h", 0 0, L_0x152e6d770;  1 drivers
v0x152e5bd90_0 .net "sum", 0 0, L_0x152e6d590;  1 drivers
S_0x152e5be40 .scope generate, "loop1[2]" "loop1[2]" 3 12, 3 12 0, S_0x152e58640;
 .timescale 0 0;
P_0x152e5c020 .param/l "i" 0 3 12, +C4<010>;
S_0x152e5c0a0 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e5be40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e6dc10 .functor XOR 1, L_0x152e6e050, L_0x152e6e130, C4<0>, C4<0>;
L_0x152e6dc80 .functor XOR 1, L_0x152e6dc10, L_0x152e6e1d0, C4<0>, C4<0>;
L_0x152e6dd30 .functor AND 1, L_0x152e6dc10, L_0x152e6e1d0, C4<1>, C4<1>;
L_0x152e6de20 .functor AND 1, L_0x152e6e050, L_0x152e6e130, C4<1>, C4<1>;
L_0x152e6df30 .functor OR 1, L_0x152e6dd30, L_0x152e6de20, C4<0>, C4<0>;
v0x152e5c2e0_0 .net "a", 0 0, L_0x152e6e050;  1 drivers
v0x152e5c390_0 .net "b", 0 0, L_0x152e6e130;  1 drivers
v0x152e5c430_0 .net "c_in", 0 0, L_0x152e6e1d0;  1 drivers
v0x152e5c4e0_0 .net "c_out", 0 0, L_0x152e6df30;  1 drivers
v0x152e5c580_0 .net "f", 0 0, L_0x152e6dc10;  1 drivers
v0x152e5c660_0 .net "g", 0 0, L_0x152e6dd30;  1 drivers
v0x152e5c700_0 .net "h", 0 0, L_0x152e6de20;  1 drivers
v0x152e5c7a0_0 .net "sum", 0 0, L_0x152e6dc80;  1 drivers
S_0x152e5c8c0 .scope generate, "loop1[3]" "loop1[3]" 3 12, 3 12 0, S_0x152e58640;
 .timescale 0 0;
P_0x152e5ca80 .param/l "i" 0 3 12, +C4<011>;
S_0x152e5cb10 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e5c8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e6e2c0 .functor XOR 1, L_0x152e6e700, L_0x152e6e820, C4<0>, C4<0>;
L_0x152e6e330 .functor XOR 1, L_0x152e6e2c0, L_0x152e6e9a0, C4<0>, C4<0>;
L_0x152e6e3e0 .functor AND 1, L_0x152e6e2c0, L_0x152e6e9a0, C4<1>, C4<1>;
L_0x152e6e4d0 .functor AND 1, L_0x152e6e700, L_0x152e6e820, C4<1>, C4<1>;
L_0x152e6e5e0 .functor OR 1, L_0x152e6e3e0, L_0x152e6e4d0, C4<0>, C4<0>;
v0x152e5cd50_0 .net "a", 0 0, L_0x152e6e700;  1 drivers
v0x152e5ce00_0 .net "b", 0 0, L_0x152e6e820;  1 drivers
v0x152e5cea0_0 .net "c_in", 0 0, L_0x152e6e9a0;  1 drivers
v0x152e5cf50_0 .net "c_out", 0 0, L_0x152e6e5e0;  1 drivers
v0x152e5cff0_0 .net "f", 0 0, L_0x152e6e2c0;  1 drivers
v0x152e5d0d0_0 .net "g", 0 0, L_0x152e6e3e0;  1 drivers
v0x152e5d170_0 .net "h", 0 0, L_0x152e6e4d0;  1 drivers
v0x152e5d210_0 .net "sum", 0 0, L_0x152e6e330;  1 drivers
S_0x152e5d330 .scope generate, "loop1[4]" "loop1[4]" 3 12, 3 12 0, S_0x152e58640;
 .timescale 0 0;
P_0x152e5d530 .param/l "i" 0 3 12, +C4<0100>;
S_0x152e5d5b0 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e5d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e6eac0 .functor XOR 1, L_0x152e6ee60, L_0x152e6ef70, C4<0>, C4<0>;
L_0x152e6eb30 .functor XOR 1, L_0x152e6eac0, L_0x152e6f010, C4<0>, C4<0>;
L_0x152e6eba0 .functor AND 1, L_0x152e6eac0, L_0x152e6f010, C4<1>, C4<1>;
L_0x152e6ec50 .functor AND 1, L_0x152e6ee60, L_0x152e6ef70, C4<1>, C4<1>;
L_0x152e6ed40 .functor OR 1, L_0x152e6eba0, L_0x152e6ec50, C4<0>, C4<0>;
v0x152e5d820_0 .net "a", 0 0, L_0x152e6ee60;  1 drivers
v0x152e5d8b0_0 .net "b", 0 0, L_0x152e6ef70;  1 drivers
v0x152e5d940_0 .net "c_in", 0 0, L_0x152e6f010;  1 drivers
v0x152e5d9f0_0 .net "c_out", 0 0, L_0x152e6ed40;  1 drivers
v0x152e5da80_0 .net "f", 0 0, L_0x152e6eac0;  1 drivers
v0x152e5db60_0 .net "g", 0 0, L_0x152e6eba0;  1 drivers
v0x152e5dc00_0 .net "h", 0 0, L_0x152e6ec50;  1 drivers
v0x152e5dca0_0 .net "sum", 0 0, L_0x152e6eb30;  1 drivers
S_0x152e5ddc0 .scope generate, "loop1[5]" "loop1[5]" 3 12, 3 12 0, S_0x152e58640;
 .timescale 0 0;
P_0x152e5df80 .param/l "i" 0 3 12, +C4<0101>;
S_0x152e5e010 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e5ddc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e6ef00 .functor XOR 1, L_0x152e6f4e0, L_0x152e6f580, C4<0>, C4<0>;
L_0x152e6f130 .functor XOR 1, L_0x152e6ef00, L_0x152e6f6b0, C4<0>, C4<0>;
L_0x152e6f1e0 .functor AND 1, L_0x152e6ef00, L_0x152e6f6b0, C4<1>, C4<1>;
L_0x152e6f2b0 .functor AND 1, L_0x152e6f4e0, L_0x152e6f580, C4<1>, C4<1>;
L_0x152e6f3c0 .functor OR 1, L_0x152e6f1e0, L_0x152e6f2b0, C4<0>, C4<0>;
v0x152e5e250_0 .net "a", 0 0, L_0x152e6f4e0;  1 drivers
v0x152e5e300_0 .net "b", 0 0, L_0x152e6f580;  1 drivers
v0x152e5e3a0_0 .net "c_in", 0 0, L_0x152e6f6b0;  1 drivers
v0x152e5e450_0 .net "c_out", 0 0, L_0x152e6f3c0;  1 drivers
v0x152e5e4f0_0 .net "f", 0 0, L_0x152e6ef00;  1 drivers
v0x152e5e5d0_0 .net "g", 0 0, L_0x152e6f1e0;  1 drivers
v0x152e5e670_0 .net "h", 0 0, L_0x152e6f2b0;  1 drivers
v0x152e5e710_0 .net "sum", 0 0, L_0x152e6f130;  1 drivers
S_0x152e5e830 .scope generate, "loop1[6]" "loop1[6]" 3 12, 3 12 0, S_0x152e58640;
 .timescale 0 0;
P_0x152e5e9f0 .param/l "i" 0 3 12, +C4<0110>;
S_0x152e5ea80 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e5e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e6f750 .functor XOR 1, L_0x152e6fb70, L_0x152e6fcb0, C4<0>, C4<0>;
L_0x152e6f7c0 .functor XOR 1, L_0x152e6f750, L_0x152e6fd50, C4<0>, C4<0>;
L_0x152e6f870 .functor AND 1, L_0x152e6f750, L_0x152e6fd50, C4<1>, C4<1>;
L_0x152e6f940 .functor AND 1, L_0x152e6fb70, L_0x152e6fcb0, C4<1>, C4<1>;
L_0x152e6fa50 .functor OR 1, L_0x152e6f870, L_0x152e6f940, C4<0>, C4<0>;
v0x152e5ecc0_0 .net "a", 0 0, L_0x152e6fb70;  1 drivers
v0x152e5ed70_0 .net "b", 0 0, L_0x152e6fcb0;  1 drivers
v0x152e5ee10_0 .net "c_in", 0 0, L_0x152e6fd50;  1 drivers
v0x152e5eec0_0 .net "c_out", 0 0, L_0x152e6fa50;  1 drivers
v0x152e5ef60_0 .net "f", 0 0, L_0x152e6f750;  1 drivers
v0x152e5f040_0 .net "g", 0 0, L_0x152e6f870;  1 drivers
v0x152e5f0e0_0 .net "h", 0 0, L_0x152e6f940;  1 drivers
v0x152e5f180_0 .net "sum", 0 0, L_0x152e6f7c0;  1 drivers
S_0x152e5f2a0 .scope generate, "loop1[7]" "loop1[7]" 3 12, 3 12 0, S_0x152e58640;
 .timescale 0 0;
P_0x152e5f460 .param/l "i" 0 3 12, +C4<0111>;
S_0x152e5f4f0 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e5f2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e6f620 .functor XOR 1, L_0x152e70220, L_0x152e703c0, C4<0>, C4<0>;
L_0x152e6fc10 .functor XOR 1, L_0x152e6f620, L_0x152e70620, C4<0>, C4<0>;
L_0x152e6ff00 .functor AND 1, L_0x152e6f620, L_0x152e70620, C4<1>, C4<1>;
L_0x152e6fff0 .functor AND 1, L_0x152e70220, L_0x152e703c0, C4<1>, C4<1>;
L_0x152e70100 .functor OR 1, L_0x152e6ff00, L_0x152e6fff0, C4<0>, C4<0>;
v0x152e5f730_0 .net "a", 0 0, L_0x152e70220;  1 drivers
v0x152e5f7e0_0 .net "b", 0 0, L_0x152e703c0;  1 drivers
v0x152e5f880_0 .net "c_in", 0 0, L_0x152e70620;  1 drivers
v0x152e5f930_0 .net "c_out", 0 0, L_0x152e70100;  1 drivers
v0x152e5f9d0_0 .net "f", 0 0, L_0x152e6f620;  1 drivers
v0x152e5fab0_0 .net "g", 0 0, L_0x152e6ff00;  1 drivers
v0x152e5fb50_0 .net "h", 0 0, L_0x152e6fff0;  1 drivers
v0x152e5fbf0_0 .net "sum", 0 0, L_0x152e6fc10;  1 drivers
S_0x152e60250 .scope module, "o2" "ripple_carry_adder" 2 12, 3 2 0, S_0x152e39ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x152e60410 .param/l "k" 0 3 3, +C4<00000000000000000000000000001000>;
L_0x158078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x152e74b20 .functor BUFZ 1, L_0x158078058, C4<0>, C4<0>, C4<0>;
v0x152e65920_0 .net *"_ivl_61", 0 0, L_0x152e74b20;  1 drivers
v0x152e659c0_0 .net "a", 7 0, L_0x152e74d50;  1 drivers
v0x152e65a60_0 .net "b", 7 0, L_0x152e74820;  1 drivers
v0x152e65b00_0 .net "c_in", 0 0, L_0x158078058;  1 drivers
v0x152e65ba0_0 .net "c_out", 0 0, L_0x152e74bd0;  alias, 1 drivers
v0x152e65c80_0 .net "sum", 7 0, L_0x152e73d50;  1 drivers
v0x152e65d30_0 .net "win", 8 0, L_0x152e748f0;  1 drivers
L_0x152e712c0 .part L_0x152e74d50, 0, 1;
L_0x152e71360 .part L_0x152e74820, 0, 1;
L_0x152e71400 .part L_0x152e748f0, 0, 1;
L_0x152e718c0 .part L_0x152e74d50, 1, 1;
L_0x152e719a0 .part L_0x152e74820, 1, 1;
L_0x152e71ab0 .part L_0x152e748f0, 1, 1;
L_0x152e71fb0 .part L_0x152e74d50, 2, 1;
L_0x152e72090 .part L_0x152e74820, 2, 1;
L_0x152e72130 .part L_0x152e748f0, 2, 1;
L_0x152e72660 .part L_0x152e74d50, 3, 1;
L_0x152e72780 .part L_0x152e74820, 3, 1;
L_0x152e72900 .part L_0x152e748f0, 3, 1;
L_0x152e72dc0 .part L_0x152e74d50, 4, 1;
L_0x152e72ed0 .part L_0x152e74820, 4, 1;
L_0x152e72f70 .part L_0x152e748f0, 4, 1;
L_0x152e73440 .part L_0x152e74d50, 5, 1;
L_0x152e734e0 .part L_0x152e74820, 5, 1;
L_0x152e73610 .part L_0x152e748f0, 5, 1;
L_0x152e73ad0 .part L_0x152e74d50, 6, 1;
L_0x152e73c10 .part L_0x152e74820, 6, 1;
L_0x152e73cb0 .part L_0x152e748f0, 6, 1;
L_0x152e74180 .part L_0x152e74d50, 7, 1;
L_0x152e74320 .part L_0x152e74820, 7, 1;
L_0x152e74580 .part L_0x152e748f0, 7, 1;
LS_0x152e73d50_0_0 .concat8 [ 1 1 1 1], L_0x152e70f80, L_0x152e71510, L_0x152e71c00, L_0x152e72290;
LS_0x152e73d50_0_4 .concat8 [ 1 1 1 1], L_0x152e72a90, L_0x152e73090, L_0x152e73720, L_0x152e73b70;
L_0x152e73d50 .concat8 [ 4 4 0 0], LS_0x152e73d50_0_0, LS_0x152e73d50_0_4;
LS_0x152e748f0_0_0 .concat8 [ 1 1 1 1], L_0x152e74b20, L_0x152e711d0, L_0x152e717a0, L_0x152e71e90;
LS_0x152e748f0_0_4 .concat8 [ 1 1 1 1], L_0x152e72540, L_0x152e72ca0, L_0x152e73320, L_0x152e739b0;
LS_0x152e748f0_0_8 .concat8 [ 1 0 0 0], L_0x152e74060;
L_0x152e748f0 .concat8 [ 4 4 1 0], LS_0x152e748f0_0_0, LS_0x152e748f0_0_4, LS_0x152e748f0_0_8;
L_0x152e74bd0 .part L_0x152e748f0, 8, 1;
S_0x152e60540 .scope generate, "loop1[0]" "loop1[0]" 3 12, 3 12 0, S_0x152e60250;
 .timescale 0 0;
P_0x152e60700 .param/l "i" 0 3 12, +C4<00>;
S_0x152e60790 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e60540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e70f10 .functor XOR 1, L_0x152e712c0, L_0x152e71360, C4<0>, C4<0>;
L_0x152e70f80 .functor XOR 1, L_0x152e70f10, L_0x152e71400, C4<0>, C4<0>;
L_0x152e71030 .functor AND 1, L_0x152e70f10, L_0x152e71400, C4<1>, C4<1>;
L_0x152e710e0 .functor AND 1, L_0x152e712c0, L_0x152e71360, C4<1>, C4<1>;
L_0x152e711d0 .functor OR 1, L_0x152e71030, L_0x152e710e0, C4<0>, C4<0>;
v0x152e60a00_0 .net "a", 0 0, L_0x152e712c0;  1 drivers
v0x152e60ab0_0 .net "b", 0 0, L_0x152e71360;  1 drivers
v0x152e60b50_0 .net "c_in", 0 0, L_0x152e71400;  1 drivers
v0x152e60c00_0 .net "c_out", 0 0, L_0x152e711d0;  1 drivers
v0x152e60ca0_0 .net "f", 0 0, L_0x152e70f10;  1 drivers
v0x152e60d80_0 .net "g", 0 0, L_0x152e71030;  1 drivers
v0x152e60e20_0 .net "h", 0 0, L_0x152e710e0;  1 drivers
v0x152e60ec0_0 .net "sum", 0 0, L_0x152e70f80;  1 drivers
S_0x152e60fe0 .scope generate, "loop1[1]" "loop1[1]" 3 12, 3 12 0, S_0x152e60250;
 .timescale 0 0;
P_0x152e611a0 .param/l "i" 0 3 12, +C4<01>;
S_0x152e61220 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e60fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e714a0 .functor XOR 1, L_0x152e718c0, L_0x152e719a0, C4<0>, C4<0>;
L_0x152e71510 .functor XOR 1, L_0x152e714a0, L_0x152e71ab0, C4<0>, C4<0>;
L_0x152e715c0 .functor AND 1, L_0x152e714a0, L_0x152e71ab0, C4<1>, C4<1>;
L_0x152e71690 .functor AND 1, L_0x152e718c0, L_0x152e719a0, C4<1>, C4<1>;
L_0x152e717a0 .functor OR 1, L_0x152e715c0, L_0x152e71690, C4<0>, C4<0>;
v0x152e61490_0 .net "a", 0 0, L_0x152e718c0;  1 drivers
v0x152e61520_0 .net "b", 0 0, L_0x152e719a0;  1 drivers
v0x152e615c0_0 .net "c_in", 0 0, L_0x152e71ab0;  1 drivers
v0x152e61670_0 .net "c_out", 0 0, L_0x152e717a0;  1 drivers
v0x152e61710_0 .net "f", 0 0, L_0x152e714a0;  1 drivers
v0x152e617f0_0 .net "g", 0 0, L_0x152e715c0;  1 drivers
v0x152e61890_0 .net "h", 0 0, L_0x152e71690;  1 drivers
v0x152e61930_0 .net "sum", 0 0, L_0x152e71510;  1 drivers
S_0x152e61a50 .scope generate, "loop1[2]" "loop1[2]" 3 12, 3 12 0, S_0x152e60250;
 .timescale 0 0;
P_0x152e61c30 .param/l "i" 0 3 12, +C4<010>;
S_0x152e61cb0 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e61a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e71b90 .functor XOR 1, L_0x152e71fb0, L_0x152e72090, C4<0>, C4<0>;
L_0x152e71c00 .functor XOR 1, L_0x152e71b90, L_0x152e72130, C4<0>, C4<0>;
L_0x152e71cb0 .functor AND 1, L_0x152e71b90, L_0x152e72130, C4<1>, C4<1>;
L_0x152e71d80 .functor AND 1, L_0x152e71fb0, L_0x152e72090, C4<1>, C4<1>;
L_0x152e71e90 .functor OR 1, L_0x152e71cb0, L_0x152e71d80, C4<0>, C4<0>;
v0x152e61ef0_0 .net "a", 0 0, L_0x152e71fb0;  1 drivers
v0x152e61fa0_0 .net "b", 0 0, L_0x152e72090;  1 drivers
v0x152e62040_0 .net "c_in", 0 0, L_0x152e72130;  1 drivers
v0x152e620f0_0 .net "c_out", 0 0, L_0x152e71e90;  1 drivers
v0x152e62190_0 .net "f", 0 0, L_0x152e71b90;  1 drivers
v0x152e62270_0 .net "g", 0 0, L_0x152e71cb0;  1 drivers
v0x152e62310_0 .net "h", 0 0, L_0x152e71d80;  1 drivers
v0x152e623b0_0 .net "sum", 0 0, L_0x152e71c00;  1 drivers
S_0x152e624d0 .scope generate, "loop1[3]" "loop1[3]" 3 12, 3 12 0, S_0x152e60250;
 .timescale 0 0;
P_0x152e62690 .param/l "i" 0 3 12, +C4<011>;
S_0x152e62720 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e624d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e72220 .functor XOR 1, L_0x152e72660, L_0x152e72780, C4<0>, C4<0>;
L_0x152e72290 .functor XOR 1, L_0x152e72220, L_0x152e72900, C4<0>, C4<0>;
L_0x152e72340 .functor AND 1, L_0x152e72220, L_0x152e72900, C4<1>, C4<1>;
L_0x152e72430 .functor AND 1, L_0x152e72660, L_0x152e72780, C4<1>, C4<1>;
L_0x152e72540 .functor OR 1, L_0x152e72340, L_0x152e72430, C4<0>, C4<0>;
v0x152e62960_0 .net "a", 0 0, L_0x152e72660;  1 drivers
v0x152e62a10_0 .net "b", 0 0, L_0x152e72780;  1 drivers
v0x152e62ab0_0 .net "c_in", 0 0, L_0x152e72900;  1 drivers
v0x152e62b60_0 .net "c_out", 0 0, L_0x152e72540;  1 drivers
v0x152e62c00_0 .net "f", 0 0, L_0x152e72220;  1 drivers
v0x152e62ce0_0 .net "g", 0 0, L_0x152e72340;  1 drivers
v0x152e62d80_0 .net "h", 0 0, L_0x152e72430;  1 drivers
v0x152e62e20_0 .net "sum", 0 0, L_0x152e72290;  1 drivers
S_0x152e62f40 .scope generate, "loop1[4]" "loop1[4]" 3 12, 3 12 0, S_0x152e60250;
 .timescale 0 0;
P_0x152e63140 .param/l "i" 0 3 12, +C4<0100>;
S_0x152e631c0 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e62f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e72a20 .functor XOR 1, L_0x152e72dc0, L_0x152e72ed0, C4<0>, C4<0>;
L_0x152e72a90 .functor XOR 1, L_0x152e72a20, L_0x152e72f70, C4<0>, C4<0>;
L_0x152e72b00 .functor AND 1, L_0x152e72a20, L_0x152e72f70, C4<1>, C4<1>;
L_0x152e72bb0 .functor AND 1, L_0x152e72dc0, L_0x152e72ed0, C4<1>, C4<1>;
L_0x152e72ca0 .functor OR 1, L_0x152e72b00, L_0x152e72bb0, C4<0>, C4<0>;
v0x152e63430_0 .net "a", 0 0, L_0x152e72dc0;  1 drivers
v0x152e634c0_0 .net "b", 0 0, L_0x152e72ed0;  1 drivers
v0x152e63550_0 .net "c_in", 0 0, L_0x152e72f70;  1 drivers
v0x152e63600_0 .net "c_out", 0 0, L_0x152e72ca0;  1 drivers
v0x152e63690_0 .net "f", 0 0, L_0x152e72a20;  1 drivers
v0x152e63770_0 .net "g", 0 0, L_0x152e72b00;  1 drivers
v0x152e63810_0 .net "h", 0 0, L_0x152e72bb0;  1 drivers
v0x152e638b0_0 .net "sum", 0 0, L_0x152e72a90;  1 drivers
S_0x152e639d0 .scope generate, "loop1[5]" "loop1[5]" 3 12, 3 12 0, S_0x152e60250;
 .timescale 0 0;
P_0x152e63b90 .param/l "i" 0 3 12, +C4<0101>;
S_0x152e63c20 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e639d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e72e60 .functor XOR 1, L_0x152e73440, L_0x152e734e0, C4<0>, C4<0>;
L_0x152e73090 .functor XOR 1, L_0x152e72e60, L_0x152e73610, C4<0>, C4<0>;
L_0x152e73140 .functor AND 1, L_0x152e72e60, L_0x152e73610, C4<1>, C4<1>;
L_0x152e73210 .functor AND 1, L_0x152e73440, L_0x152e734e0, C4<1>, C4<1>;
L_0x152e73320 .functor OR 1, L_0x152e73140, L_0x152e73210, C4<0>, C4<0>;
v0x152e63e60_0 .net "a", 0 0, L_0x152e73440;  1 drivers
v0x152e63f10_0 .net "b", 0 0, L_0x152e734e0;  1 drivers
v0x152e63fb0_0 .net "c_in", 0 0, L_0x152e73610;  1 drivers
v0x152e64060_0 .net "c_out", 0 0, L_0x152e73320;  1 drivers
v0x152e64100_0 .net "f", 0 0, L_0x152e72e60;  1 drivers
v0x152e641e0_0 .net "g", 0 0, L_0x152e73140;  1 drivers
v0x152e64280_0 .net "h", 0 0, L_0x152e73210;  1 drivers
v0x152e64320_0 .net "sum", 0 0, L_0x152e73090;  1 drivers
S_0x152e64440 .scope generate, "loop1[6]" "loop1[6]" 3 12, 3 12 0, S_0x152e60250;
 .timescale 0 0;
P_0x152e64600 .param/l "i" 0 3 12, +C4<0110>;
S_0x152e64690 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e64440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e736b0 .functor XOR 1, L_0x152e73ad0, L_0x152e73c10, C4<0>, C4<0>;
L_0x152e73720 .functor XOR 1, L_0x152e736b0, L_0x152e73cb0, C4<0>, C4<0>;
L_0x152e737d0 .functor AND 1, L_0x152e736b0, L_0x152e73cb0, C4<1>, C4<1>;
L_0x152e738a0 .functor AND 1, L_0x152e73ad0, L_0x152e73c10, C4<1>, C4<1>;
L_0x152e739b0 .functor OR 1, L_0x152e737d0, L_0x152e738a0, C4<0>, C4<0>;
v0x152e648d0_0 .net "a", 0 0, L_0x152e73ad0;  1 drivers
v0x152e64980_0 .net "b", 0 0, L_0x152e73c10;  1 drivers
v0x152e64a20_0 .net "c_in", 0 0, L_0x152e73cb0;  1 drivers
v0x152e64ad0_0 .net "c_out", 0 0, L_0x152e739b0;  1 drivers
v0x152e64b70_0 .net "f", 0 0, L_0x152e736b0;  1 drivers
v0x152e64c50_0 .net "g", 0 0, L_0x152e737d0;  1 drivers
v0x152e64cf0_0 .net "h", 0 0, L_0x152e738a0;  1 drivers
v0x152e64d90_0 .net "sum", 0 0, L_0x152e73720;  1 drivers
S_0x152e64eb0 .scope generate, "loop1[7]" "loop1[7]" 3 12, 3 12 0, S_0x152e60250;
 .timescale 0 0;
P_0x152e65070 .param/l "i" 0 3 12, +C4<0111>;
S_0x152e65100 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e64eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e73580 .functor XOR 1, L_0x152e74180, L_0x152e74320, C4<0>, C4<0>;
L_0x152e73b70 .functor XOR 1, L_0x152e73580, L_0x152e74580, C4<0>, C4<0>;
L_0x152e73e60 .functor AND 1, L_0x152e73580, L_0x152e74580, C4<1>, C4<1>;
L_0x152e73f50 .functor AND 1, L_0x152e74180, L_0x152e74320, C4<1>, C4<1>;
L_0x152e74060 .functor OR 1, L_0x152e73e60, L_0x152e73f50, C4<0>, C4<0>;
v0x152e65340_0 .net "a", 0 0, L_0x152e74180;  1 drivers
v0x152e653f0_0 .net "b", 0 0, L_0x152e74320;  1 drivers
v0x152e65490_0 .net "c_in", 0 0, L_0x152e74580;  1 drivers
v0x152e65540_0 .net "c_out", 0 0, L_0x152e74060;  1 drivers
v0x152e655e0_0 .net "f", 0 0, L_0x152e73580;  1 drivers
v0x152e656c0_0 .net "g", 0 0, L_0x152e73e60;  1 drivers
v0x152e65760_0 .net "h", 0 0, L_0x152e73f50;  1 drivers
v0x152e65800_0 .net "sum", 0 0, L_0x152e73b70;  1 drivers
S_0x152e65e60 .scope module, "o3" "ripple_carry_adder" 2 13, 3 2 0, S_0x152e39ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x152e66020 .param/l "k" 0 3 3, +C4<00000000000000000000000000001000>;
L_0x1580780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x152e78a40 .functor BUFZ 1, L_0x1580780a0, C4<0>, C4<0>, C4<0>;
v0x152e6b540_0 .net *"_ivl_61", 0 0, L_0x152e78a40;  1 drivers
v0x152e6b5e0_0 .net "a", 7 0, L_0x152e78c70;  1 drivers
v0x152e6b680_0 .net "b", 7 0, L_0x152e78740;  1 drivers
v0x152e6b720_0 .net "c_in", 0 0, L_0x1580780a0;  1 drivers
v0x152e6b7c0_0 .net "c_out", 0 0, L_0x152e78af0;  alias, 1 drivers
v0x152e6b8a0_0 .net "sum", 7 0, L_0x152e77c70;  1 drivers
v0x152e6b950_0 .net "win", 8 0, L_0x152e78810;  1 drivers
L_0x152e75260 .part L_0x152e78c70, 0, 1;
L_0x152e75300 .part L_0x152e78740, 0, 1;
L_0x152e753a0 .part L_0x152e78810, 0, 1;
L_0x152e757f0 .part L_0x152e78c70, 1, 1;
L_0x152e758d0 .part L_0x152e78740, 1, 1;
L_0x152e759b0 .part L_0x152e78810, 1, 1;
L_0x152e75ed0 .part L_0x152e78c70, 2, 1;
L_0x152e75fb0 .part L_0x152e78740, 2, 1;
L_0x152e76050 .part L_0x152e78810, 2, 1;
L_0x152e76580 .part L_0x152e78c70, 3, 1;
L_0x152e766a0 .part L_0x152e78740, 3, 1;
L_0x152e76820 .part L_0x152e78810, 3, 1;
L_0x152e76ce0 .part L_0x152e78c70, 4, 1;
L_0x152e76df0 .part L_0x152e78740, 4, 1;
L_0x152e76e90 .part L_0x152e78810, 4, 1;
L_0x152e77360 .part L_0x152e78c70, 5, 1;
L_0x152e77400 .part L_0x152e78740, 5, 1;
L_0x152e77530 .part L_0x152e78810, 5, 1;
L_0x152e779f0 .part L_0x152e78c70, 6, 1;
L_0x152e77b30 .part L_0x152e78740, 6, 1;
L_0x152e77bd0 .part L_0x152e78810, 6, 1;
L_0x152e780a0 .part L_0x152e78c70, 7, 1;
L_0x152e78240 .part L_0x152e78740, 7, 1;
L_0x152e784a0 .part L_0x152e78810, 7, 1;
LS_0x152e77c70_0_0 .concat8 [ 1 1 1 1], L_0x152e74f20, L_0x152e754b0, L_0x152e75b00, L_0x152e761b0;
LS_0x152e77c70_0_4 .concat8 [ 1 1 1 1], L_0x152e769b0, L_0x152e76fb0, L_0x152e77640, L_0x152e77a90;
L_0x152e77c70 .concat8 [ 4 4 0 0], LS_0x152e77c70_0_0, LS_0x152e77c70_0_4;
LS_0x152e78810_0_0 .concat8 [ 1 1 1 1], L_0x152e78a40, L_0x152e75170, L_0x152e75700, L_0x152e75db0;
LS_0x152e78810_0_4 .concat8 [ 1 1 1 1], L_0x152e76460, L_0x152e76bc0, L_0x152e77240, L_0x152e778d0;
LS_0x152e78810_0_8 .concat8 [ 1 0 0 0], L_0x152e77f80;
L_0x152e78810 .concat8 [ 4 4 1 0], LS_0x152e78810_0_0, LS_0x152e78810_0_4, LS_0x152e78810_0_8;
L_0x152e78af0 .part L_0x152e78810, 8, 1;
S_0x152e66150 .scope generate, "loop1[0]" "loop1[0]" 3 12, 3 12 0, S_0x152e65e60;
 .timescale 0 0;
P_0x152e66310 .param/l "i" 0 3 12, +C4<00>;
S_0x152e663b0 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e66150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e74eb0 .functor XOR 1, L_0x152e75260, L_0x152e75300, C4<0>, C4<0>;
L_0x152e74f20 .functor XOR 1, L_0x152e74eb0, L_0x152e753a0, C4<0>, C4<0>;
L_0x152e74fd0 .functor AND 1, L_0x152e74eb0, L_0x152e753a0, C4<1>, C4<1>;
L_0x152e75080 .functor AND 1, L_0x152e75260, L_0x152e75300, C4<1>, C4<1>;
L_0x152e75170 .functor OR 1, L_0x152e74fd0, L_0x152e75080, C4<0>, C4<0>;
v0x152e66620_0 .net "a", 0 0, L_0x152e75260;  1 drivers
v0x152e666d0_0 .net "b", 0 0, L_0x152e75300;  1 drivers
v0x152e66770_0 .net "c_in", 0 0, L_0x152e753a0;  1 drivers
v0x152e66820_0 .net "c_out", 0 0, L_0x152e75170;  1 drivers
v0x152e668c0_0 .net "f", 0 0, L_0x152e74eb0;  1 drivers
v0x152e669a0_0 .net "g", 0 0, L_0x152e74fd0;  1 drivers
v0x152e66a40_0 .net "h", 0 0, L_0x152e75080;  1 drivers
v0x152e66ae0_0 .net "sum", 0 0, L_0x152e74f20;  1 drivers
S_0x152e66c00 .scope generate, "loop1[1]" "loop1[1]" 3 12, 3 12 0, S_0x152e65e60;
 .timescale 0 0;
P_0x152e66dc0 .param/l "i" 0 3 12, +C4<01>;
S_0x152e66e40 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e66c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e75440 .functor XOR 1, L_0x152e757f0, L_0x152e758d0, C4<0>, C4<0>;
L_0x152e754b0 .functor XOR 1, L_0x152e75440, L_0x152e759b0, C4<0>, C4<0>;
L_0x152e75560 .functor AND 1, L_0x152e75440, L_0x152e759b0, C4<1>, C4<1>;
L_0x152e75610 .functor AND 1, L_0x152e757f0, L_0x152e758d0, C4<1>, C4<1>;
L_0x152e75700 .functor OR 1, L_0x152e75560, L_0x152e75610, C4<0>, C4<0>;
v0x152e670b0_0 .net "a", 0 0, L_0x152e757f0;  1 drivers
v0x152e67140_0 .net "b", 0 0, L_0x152e758d0;  1 drivers
v0x152e671e0_0 .net "c_in", 0 0, L_0x152e759b0;  1 drivers
v0x152e67290_0 .net "c_out", 0 0, L_0x152e75700;  1 drivers
v0x152e67330_0 .net "f", 0 0, L_0x152e75440;  1 drivers
v0x152e67410_0 .net "g", 0 0, L_0x152e75560;  1 drivers
v0x152e674b0_0 .net "h", 0 0, L_0x152e75610;  1 drivers
v0x152e67550_0 .net "sum", 0 0, L_0x152e754b0;  1 drivers
S_0x152e67670 .scope generate, "loop1[2]" "loop1[2]" 3 12, 3 12 0, S_0x152e65e60;
 .timescale 0 0;
P_0x152e67850 .param/l "i" 0 3 12, +C4<010>;
S_0x152e678d0 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e67670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e75a90 .functor XOR 1, L_0x152e75ed0, L_0x152e75fb0, C4<0>, C4<0>;
L_0x152e75b00 .functor XOR 1, L_0x152e75a90, L_0x152e76050, C4<0>, C4<0>;
L_0x152e75bb0 .functor AND 1, L_0x152e75a90, L_0x152e76050, C4<1>, C4<1>;
L_0x152e75ca0 .functor AND 1, L_0x152e75ed0, L_0x152e75fb0, C4<1>, C4<1>;
L_0x152e75db0 .functor OR 1, L_0x152e75bb0, L_0x152e75ca0, C4<0>, C4<0>;
v0x152e67b10_0 .net "a", 0 0, L_0x152e75ed0;  1 drivers
v0x152e67bc0_0 .net "b", 0 0, L_0x152e75fb0;  1 drivers
v0x152e67c60_0 .net "c_in", 0 0, L_0x152e76050;  1 drivers
v0x152e67d10_0 .net "c_out", 0 0, L_0x152e75db0;  1 drivers
v0x152e67db0_0 .net "f", 0 0, L_0x152e75a90;  1 drivers
v0x152e67e90_0 .net "g", 0 0, L_0x152e75bb0;  1 drivers
v0x152e67f30_0 .net "h", 0 0, L_0x152e75ca0;  1 drivers
v0x152e67fd0_0 .net "sum", 0 0, L_0x152e75b00;  1 drivers
S_0x152e680f0 .scope generate, "loop1[3]" "loop1[3]" 3 12, 3 12 0, S_0x152e65e60;
 .timescale 0 0;
P_0x152e682b0 .param/l "i" 0 3 12, +C4<011>;
S_0x152e68340 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e680f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e76140 .functor XOR 1, L_0x152e76580, L_0x152e766a0, C4<0>, C4<0>;
L_0x152e761b0 .functor XOR 1, L_0x152e76140, L_0x152e76820, C4<0>, C4<0>;
L_0x152e76260 .functor AND 1, L_0x152e76140, L_0x152e76820, C4<1>, C4<1>;
L_0x152e76350 .functor AND 1, L_0x152e76580, L_0x152e766a0, C4<1>, C4<1>;
L_0x152e76460 .functor OR 1, L_0x152e76260, L_0x152e76350, C4<0>, C4<0>;
v0x152e68580_0 .net "a", 0 0, L_0x152e76580;  1 drivers
v0x152e68630_0 .net "b", 0 0, L_0x152e766a0;  1 drivers
v0x152e686d0_0 .net "c_in", 0 0, L_0x152e76820;  1 drivers
v0x152e68780_0 .net "c_out", 0 0, L_0x152e76460;  1 drivers
v0x152e68820_0 .net "f", 0 0, L_0x152e76140;  1 drivers
v0x152e68900_0 .net "g", 0 0, L_0x152e76260;  1 drivers
v0x152e689a0_0 .net "h", 0 0, L_0x152e76350;  1 drivers
v0x152e68a40_0 .net "sum", 0 0, L_0x152e761b0;  1 drivers
S_0x152e68b60 .scope generate, "loop1[4]" "loop1[4]" 3 12, 3 12 0, S_0x152e65e60;
 .timescale 0 0;
P_0x152e68d60 .param/l "i" 0 3 12, +C4<0100>;
S_0x152e68de0 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e68b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e76940 .functor XOR 1, L_0x152e76ce0, L_0x152e76df0, C4<0>, C4<0>;
L_0x152e769b0 .functor XOR 1, L_0x152e76940, L_0x152e76e90, C4<0>, C4<0>;
L_0x152e76a20 .functor AND 1, L_0x152e76940, L_0x152e76e90, C4<1>, C4<1>;
L_0x152e76ad0 .functor AND 1, L_0x152e76ce0, L_0x152e76df0, C4<1>, C4<1>;
L_0x152e76bc0 .functor OR 1, L_0x152e76a20, L_0x152e76ad0, C4<0>, C4<0>;
v0x152e69050_0 .net "a", 0 0, L_0x152e76ce0;  1 drivers
v0x152e690e0_0 .net "b", 0 0, L_0x152e76df0;  1 drivers
v0x152e69170_0 .net "c_in", 0 0, L_0x152e76e90;  1 drivers
v0x152e69220_0 .net "c_out", 0 0, L_0x152e76bc0;  1 drivers
v0x152e692b0_0 .net "f", 0 0, L_0x152e76940;  1 drivers
v0x152e69390_0 .net "g", 0 0, L_0x152e76a20;  1 drivers
v0x152e69430_0 .net "h", 0 0, L_0x152e76ad0;  1 drivers
v0x152e694d0_0 .net "sum", 0 0, L_0x152e769b0;  1 drivers
S_0x152e695f0 .scope generate, "loop1[5]" "loop1[5]" 3 12, 3 12 0, S_0x152e65e60;
 .timescale 0 0;
P_0x152e697b0 .param/l "i" 0 3 12, +C4<0101>;
S_0x152e69840 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e695f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e76d80 .functor XOR 1, L_0x152e77360, L_0x152e77400, C4<0>, C4<0>;
L_0x152e76fb0 .functor XOR 1, L_0x152e76d80, L_0x152e77530, C4<0>, C4<0>;
L_0x152e77060 .functor AND 1, L_0x152e76d80, L_0x152e77530, C4<1>, C4<1>;
L_0x152e77130 .functor AND 1, L_0x152e77360, L_0x152e77400, C4<1>, C4<1>;
L_0x152e77240 .functor OR 1, L_0x152e77060, L_0x152e77130, C4<0>, C4<0>;
v0x152e69a80_0 .net "a", 0 0, L_0x152e77360;  1 drivers
v0x152e69b30_0 .net "b", 0 0, L_0x152e77400;  1 drivers
v0x152e69bd0_0 .net "c_in", 0 0, L_0x152e77530;  1 drivers
v0x152e69c80_0 .net "c_out", 0 0, L_0x152e77240;  1 drivers
v0x152e69d20_0 .net "f", 0 0, L_0x152e76d80;  1 drivers
v0x152e69e00_0 .net "g", 0 0, L_0x152e77060;  1 drivers
v0x152e69ea0_0 .net "h", 0 0, L_0x152e77130;  1 drivers
v0x152e69f40_0 .net "sum", 0 0, L_0x152e76fb0;  1 drivers
S_0x152e6a060 .scope generate, "loop1[6]" "loop1[6]" 3 12, 3 12 0, S_0x152e65e60;
 .timescale 0 0;
P_0x152e6a220 .param/l "i" 0 3 12, +C4<0110>;
S_0x152e6a2b0 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e6a060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e775d0 .functor XOR 1, L_0x152e779f0, L_0x152e77b30, C4<0>, C4<0>;
L_0x152e77640 .functor XOR 1, L_0x152e775d0, L_0x152e77bd0, C4<0>, C4<0>;
L_0x152e776f0 .functor AND 1, L_0x152e775d0, L_0x152e77bd0, C4<1>, C4<1>;
L_0x152e777c0 .functor AND 1, L_0x152e779f0, L_0x152e77b30, C4<1>, C4<1>;
L_0x152e778d0 .functor OR 1, L_0x152e776f0, L_0x152e777c0, C4<0>, C4<0>;
v0x152e6a4f0_0 .net "a", 0 0, L_0x152e779f0;  1 drivers
v0x152e6a5a0_0 .net "b", 0 0, L_0x152e77b30;  1 drivers
v0x152e6a640_0 .net "c_in", 0 0, L_0x152e77bd0;  1 drivers
v0x152e6a6f0_0 .net "c_out", 0 0, L_0x152e778d0;  1 drivers
v0x152e6a790_0 .net "f", 0 0, L_0x152e775d0;  1 drivers
v0x152e6a870_0 .net "g", 0 0, L_0x152e776f0;  1 drivers
v0x152e6a910_0 .net "h", 0 0, L_0x152e777c0;  1 drivers
v0x152e6a9b0_0 .net "sum", 0 0, L_0x152e77640;  1 drivers
S_0x152e6aad0 .scope generate, "loop1[7]" "loop1[7]" 3 12, 3 12 0, S_0x152e65e60;
 .timescale 0 0;
P_0x152e6ac90 .param/l "i" 0 3 12, +C4<0111>;
S_0x152e6ad20 .scope module, "o1" "full_adder" 3 14, 4 1 0, S_0x152e6aad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x152e774a0 .functor XOR 1, L_0x152e780a0, L_0x152e78240, C4<0>, C4<0>;
L_0x152e77a90 .functor XOR 1, L_0x152e774a0, L_0x152e784a0, C4<0>, C4<0>;
L_0x152e77d80 .functor AND 1, L_0x152e774a0, L_0x152e784a0, C4<1>, C4<1>;
L_0x152e77e70 .functor AND 1, L_0x152e780a0, L_0x152e78240, C4<1>, C4<1>;
L_0x152e77f80 .functor OR 1, L_0x152e77d80, L_0x152e77e70, C4<0>, C4<0>;
v0x152e6af60_0 .net "a", 0 0, L_0x152e780a0;  1 drivers
v0x152e6b010_0 .net "b", 0 0, L_0x152e78240;  1 drivers
v0x152e6b0b0_0 .net "c_in", 0 0, L_0x152e784a0;  1 drivers
v0x152e6b160_0 .net "c_out", 0 0, L_0x152e77f80;  1 drivers
v0x152e6b200_0 .net "f", 0 0, L_0x152e774a0;  1 drivers
v0x152e6b2e0_0 .net "g", 0 0, L_0x152e77d80;  1 drivers
v0x152e6b380_0 .net "h", 0 0, L_0x152e77e70;  1 drivers
v0x152e6b420_0 .net "sum", 0 0, L_0x152e77a90;  1 drivers
S_0x152e6ba80 .scope module, "o4" "muxxx" 2 14, 5 1 0, S_0x152e39ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 8 "d";
P_0x152e6bc40 .param/l "k" 0 5 2, +C4<00000000000000000000000000001000>;
v0x152e6bda0_0 .net "a", 7 0, L_0x152e78f50;  1 drivers
v0x152e6be50_0 .net "b", 7 0, L_0x152e79070;  1 drivers
v0x152e6bef0_0 .net "c", 0 0, L_0x152e70c70;  alias, 1 drivers
v0x152e6bf80_0 .net "d", 7 0, L_0x152e78eb0;  1 drivers
L_0x152e78eb0 .functor MUXZ 8, L_0x152e79070, L_0x152e78f50, L_0x152e70c70, C4<>;
S_0x152e6c040 .scope module, "o5" "muxxx" 2 15, 5 1 0, S_0x152e39ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "d";
P_0x152e6c240 .param/l "k" 0 5 2, +C4<00000000000000000000000000000001>;
v0x152e6c3a0_0 .net "a", 0 0, L_0x152e74bd0;  alias, 1 drivers
v0x152e6c470_0 .net "b", 0 0, L_0x152e78af0;  alias, 1 drivers
v0x152e6c500_0 .net "c", 0 0, L_0x152e70c70;  alias, 1 drivers
v0x152e6c590_0 .net "d", 0 0, L_0x152e79280;  alias, 1 drivers
L_0x152e79280 .functor MUXZ 1, L_0x152e78af0, L_0x152e74bd0, L_0x152e70c70, C4<>;
    .scope S_0x152e39ed0;
T_0 ;
    %wait E_0x152e4e6a0;
    %load/vec4 v0x152e6c660_0;
    %store/vec4 v0x152e6cb70_0, 0, 16;
    %load/vec4 v0x152e6cc00_0;
    %store/vec4 v0x152e6cae0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Thor.v";
    "./Ripple.v";
    "./p1.v";
    "./mux.v";
