 library ieee;
 use ieee.std_logic_1164.all;
 use ieee.std_logic_arith.all;
 entity ROM16x8 is
	port(
		clock: IN STD_LOGIC;
		rom_enable: IN STD_LOGIC;
		address: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		data_output: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
		);
end ROM16x8;
architecture behav of ROM16x8 is
	type rom_type is array(0 to 15) of STD_LOGIC_VECTOR(7 DOWNTO 0);
	constant mem: rom_type :=(
		2 => "01011001",-- Aloca um dado no endereço 2
		3 => "00000100",-- Aloca um dado no endereço 3
		4 => "00100101",-- Aloca um dado no endereço 4
		others => "00000000"-- Aloca 0 no outros endereços
		);
begin
	process(clock) IS
	begin
		if (RISING_EDGE(clock) AND rom_enable = '1') then
			data_output <= mem(conv_integer(unsigned(address)));
		end if;
	end process;
end behav;