

================================================================
== Vivado HLS Report for 'softmax'
================================================================
* Date:           Wed Dec 11 23:42:52 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.386 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5954|     5954| 59.540 us | 59.540 us |  5954|  5954|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i7   |      224|      224|        14|          -|          -|    16|    no    |
        | + l_S_k_0_k4  |       12|       12|         2|          -|          -|     6|    no    |
        |- l_S_i_3_i8   |     5728|     5728|       358|          -|          -|    16|    no    |
        | + l_S_k_3_k5  |       18|       18|         3|          -|          -|     6|    no    |
        | + l_S_k_4_k6  |      222|      222|        37|          -|          -|     6|    no    |
        | + l_S_k_5_k7  |      114|      114|        19|          -|          -|     6|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 10 46 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 9 
46 --> 47 5 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 46 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:377]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i7_0 = phi i5 [ 0, %0 ], [ %i7, %l_S_j_0_j6_end ]"   --->   Operation 66 'phi' 'i7_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln377 = icmp eq i5 %i7_0, -16" [kernel.cpp:377]   --->   Operation 67 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.78ns)   --->   "%i7 = add i5 %i7_0, 1" [kernel.cpp:377]   --->   Operation 69 'add' 'i7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln377, label %.preheader2.preheader, label %l_S_j_0_j6_begin" [kernel.cpp:377]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str32) nounwind" [kernel.cpp:377]   --->   Operation 71 'specloopname' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i7_0, i3 0)" [kernel.cpp:380]   --->   Operation 72 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i7_0, i1 false)" [kernel.cpp:380]   --->   Operation 73 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i6 %tmp_5 to i8" [kernel.cpp:380]   --->   Operation 74 'zext' 'zext_ln380' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.91ns)   --->   "%sub_ln380 = sub i8 %tmp_s, %zext_ln380" [kernel.cpp:380]   --->   Operation 75 'sub' 'sub_ln380' <Predicate = (!icmp_ln377)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str33)" [kernel.cpp:378]   --->   Operation 76 'specregionbegin' 'tmp' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:379]   --->   Operation 77 'br' <Predicate = (!icmp_ln377)> <Delay = 1.76>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:385]   --->   Operation 78 'br' <Predicate = (icmp_ln377)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%k4_0_0 = phi i3 [ 0, %l_S_j_0_j6_begin ], [ %add_ln379, %3 ]" [kernel.cpp:379]   --->   Operation 79 'phi' 'k4_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.13ns)   --->   "%icmp_ln379 = icmp eq i3 %k4_0_0, -2" [kernel.cpp:379]   --->   Operation 80 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 81 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.65ns)   --->   "%add_ln379 = add i3 %k4_0_0, 1" [kernel.cpp:379]   --->   Operation 82 'add' 'add_ln379' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln379, label %l_S_j_0_j6_end, label %3" [kernel.cpp:379]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln380_1 = zext i3 %k4_0_0 to i8" [kernel.cpp:380]   --->   Operation 84 'zext' 'zext_ln380_1' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.91ns)   --->   "%add_ln380 = add i8 %sub_ln380, %zext_ln380_1" [kernel.cpp:380]   --->   Operation 85 'add' 'add_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln380 = sext i8 %add_ln380 to i64" [kernel.cpp:380]   --->   Operation 86 'sext' 'sext_ln380' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%v219_0_addr = getelementptr [96 x float]* %v219_0, i64 0, i64 %sext_ln380" [kernel.cpp:380]   --->   Operation 87 'getelementptr' 'v219_0_addr' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%v219_0_load = load float* %v219_0_addr, align 4" [kernel.cpp:380]   --->   Operation 88 'load' 'v219_0_load' <Predicate = (!icmp_ln379)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str33, i32 %tmp)" [kernel.cpp:383]   --->   Operation 89 'specregionend' 'empty_31' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:377]   --->   Operation 90 'br' <Predicate = (icmp_ln379)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str34) nounwind" [kernel.cpp:379]   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%v220_0_addr = getelementptr [96 x float]* %v220_0, i64 0, i64 %sext_ln380" [kernel.cpp:381]   --->   Operation 92 'getelementptr' 'v220_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%v219_0_load = load float* %v219_0_addr, align 4" [kernel.cpp:380]   --->   Operation 93 'load' 'v219_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 94 [1/1] (3.25ns)   --->   "store float %v219_0_load, float* %v220_0_addr, align 4" [kernel.cpp:381]   --->   Operation 94 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:379]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.91>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%i8_0 = phi i5 [ %i8, %l_S_j_3_j7_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 96 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.36ns)   --->   "%icmp_ln385 = icmp eq i5 %i8_0, -16" [kernel.cpp:385]   --->   Operation 97 'icmp' 'icmp_ln385' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 98 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.78ns)   --->   "%i8 = add i5 %i8_0, 1" [kernel.cpp:385]   --->   Operation 99 'add' 'i8' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln385, label %7, label %l_S_j_3_j7_begin" [kernel.cpp:385]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str35) nounwind" [kernel.cpp:385]   --->   Operation 101 'specloopname' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i8_0, i3 0)" [kernel.cpp:412]   --->   Operation 102 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i8_0, i1 false)" [kernel.cpp:412]   --->   Operation 103 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln412 = zext i6 %tmp_7 to i8" [kernel.cpp:412]   --->   Operation 104 'zext' 'zext_ln412' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.91ns)   --->   "%sub_ln412 = sub i8 %tmp_6, %zext_ln412" [kernel.cpp:412]   --->   Operation 105 'sub' 'sub_ln412' <Predicate = (!icmp_ln385)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str36)" [kernel.cpp:386]   --->   Operation 106 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:389]   --->   Operation 107 'br' <Predicate = (!icmp_ln385)> <Delay = 1.76>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:419]   --->   Operation 108 'ret' <Predicate = (icmp_ln385)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.16>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%k5_0_0 = phi i3 [ 0, %l_S_j_3_j7_begin ], [ %add_ln389, %._crit_edge.0 ]" [kernel.cpp:389]   --->   Operation 109 'phi' 'k5_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%v230_0 = phi float [ 0.000000e+00, %l_S_j_3_j7_begin ], [ %select_ln393, %._crit_edge.0 ]" [kernel.cpp:393]   --->   Operation 110 'phi' 'v230_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.13ns)   --->   "%icmp_ln389 = icmp eq i3 %k5_0_0, -2" [kernel.cpp:389]   --->   Operation 111 'icmp' 'icmp_ln389' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 112 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.65ns)   --->   "%add_ln389 = add i3 %k5_0_0, 1" [kernel.cpp:389]   --->   Operation 113 'add' 'add_ln389' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln389, label %.preheader1.0.preheader, label %._crit_edge.0" [kernel.cpp:389]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i3 %k5_0_0 to i8" [kernel.cpp:390]   --->   Operation 115 'zext' 'zext_ln390' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.91ns)   --->   "%add_ln390 = add i8 %sub_ln412, %zext_ln390" [kernel.cpp:390]   --->   Operation 116 'add' 'add_ln390' <Predicate = (!icmp_ln389)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln390 = sext i8 %add_ln390 to i64" [kernel.cpp:390]   --->   Operation 117 'sext' 'sext_ln390' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%v220_0_addr_1 = getelementptr [96 x float]* %v220_0, i64 0, i64 %sext_ln390" [kernel.cpp:390]   --->   Operation 118 'getelementptr' 'v220_0_addr_1' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (3.25ns)   --->   "%v220_0_load = load float* %v220_0_addr_1, align 4" [kernel.cpp:390]   --->   Operation 119 'load' 'v220_0_load' <Predicate = (!icmp_ln389)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 120 [1/1] (1.76ns)   --->   "br label %.preheader1.0" [kernel.cpp:400]   --->   Operation 120 'br' <Predicate = (icmp_ln389)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 8.68>
ST_7 : Operation 121 [1/2] (3.25ns)   --->   "%v220_0_load = load float* %v220_0_addr_1, align 4" [kernel.cpp:390]   --->   Operation 121 'load' 'v220_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 122 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %v220_0_load, %v230_0" [kernel.cpp:392]   --->   Operation 122 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 7.10>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str37) nounwind" [kernel.cpp:389]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln392 = bitcast float %v220_0_load to i32" [kernel.cpp:392]   --->   Operation 124 'bitcast' 'bitcast_ln392' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln392, i32 23, i32 30)" [kernel.cpp:392]   --->   Operation 125 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln392 = trunc i32 %bitcast_ln392 to i23" [kernel.cpp:392]   --->   Operation 126 'trunc' 'trunc_ln392' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln392_1 = bitcast float %v230_0 to i32" [kernel.cpp:392]   --->   Operation 127 'bitcast' 'bitcast_ln392_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln392_1, i32 23, i32 30)" [kernel.cpp:392]   --->   Operation 128 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln392_1 = trunc i32 %bitcast_ln392_1 to i23" [kernel.cpp:392]   --->   Operation 129 'trunc' 'trunc_ln392_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.55ns)   --->   "%icmp_ln392 = icmp ne i8 %tmp_1, -1" [kernel.cpp:392]   --->   Operation 130 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (2.44ns)   --->   "%icmp_ln392_1 = icmp eq i23 %trunc_ln392, 0" [kernel.cpp:392]   --->   Operation 131 'icmp' 'icmp_ln392_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln392_1)   --->   "%or_ln392 = or i1 %icmp_ln392_1, %icmp_ln392" [kernel.cpp:392]   --->   Operation 132 'or' 'or_ln392' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (1.55ns)   --->   "%icmp_ln392_2 = icmp ne i8 %tmp_3, -1" [kernel.cpp:392]   --->   Operation 133 'icmp' 'icmp_ln392_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (2.44ns)   --->   "%icmp_ln392_3 = icmp eq i23 %trunc_ln392_1, 0" [kernel.cpp:392]   --->   Operation 134 'icmp' 'icmp_ln392_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln392_1)   --->   "%or_ln392_1 = or i1 %icmp_ln392_3, %icmp_ln392_2" [kernel.cpp:392]   --->   Operation 135 'or' 'or_ln392_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln392_1)   --->   "%and_ln392 = and i1 %or_ln392, %or_ln392_1" [kernel.cpp:392]   --->   Operation 136 'and' 'and_ln392' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %v220_0_load, %v230_0" [kernel.cpp:392]   --->   Operation 137 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln392_1 = and i1 %and_ln392, %tmp_4" [kernel.cpp:392]   --->   Operation 138 'and' 'and_ln392_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln393 = select i1 %and_ln392_1, float %v220_0_load, float %v230_0" [kernel.cpp:393]   --->   Operation 139 'select' 'select_ln393' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:389]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 5.16>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%v240_0 = phi float [ %v2, %5 ], [ 0.000000e+00, %.preheader1.0.preheader ]" [kernel.cpp:408]   --->   Operation 141 'phi' 'v240_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%k6_0_0 = phi i3 [ %add_ln400, %5 ], [ 0, %.preheader1.0.preheader ]" [kernel.cpp:400]   --->   Operation 142 'phi' 'k6_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.13ns)   --->   "%icmp_ln400 = icmp eq i3 %k6_0_0, -2" [kernel.cpp:400]   --->   Operation 143 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 144 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.65ns)   --->   "%add_ln400 = add i3 %k6_0_0, 1" [kernel.cpp:400]   --->   Operation 145 'add' 'add_ln400' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln400, label %.preheader.0.preheader, label %5" [kernel.cpp:400]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i3 %k6_0_0 to i8" [kernel.cpp:401]   --->   Operation 147 'zext' 'zext_ln401' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.91ns)   --->   "%add_ln401 = add i8 %sub_ln412, %zext_ln401" [kernel.cpp:401]   --->   Operation 148 'add' 'add_ln401' <Predicate = (!icmp_ln400)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln401 = sext i8 %add_ln401 to i64" [kernel.cpp:401]   --->   Operation 149 'sext' 'sext_ln401' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%v220_0_addr_2 = getelementptr [96 x float]* %v220_0, i64 0, i64 %sext_ln401" [kernel.cpp:401]   --->   Operation 150 'getelementptr' 'v220_0_addr_2' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_9 : Operation 151 [2/2] (3.25ns)   --->   "%v220_0_load_1 = load float* %v220_0_addr_2, align 4" [kernel.cpp:401]   --->   Operation 151 'load' 'v220_0_load_1' <Predicate = (!icmp_ln400)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_9 : Operation 152 [1/1] (1.76ns)   --->   "br label %.preheader.0" [kernel.cpp:411]   --->   Operation 152 'br' <Predicate = (icmp_ln400)> <Delay = 1.76>

State 10 <SV = 5> <Delay = 3.25>
ST_10 : Operation 153 [1/2] (3.25ns)   --->   "%v220_0_load_1 = load float* %v220_0_addr_2, align 4" [kernel.cpp:401]   --->   Operation 153 'load' 'v220_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>

State 11 <SV = 6> <Delay = 7.25>
ST_11 : Operation 154 [5/5] (7.25ns)   --->   "%p_y_assign = fsub float %v220_0_load_1, %v230_0" [kernel.cpp:403]   --->   Operation 154 'fsub' 'p_y_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 7.25>
ST_12 : Operation 155 [4/5] (7.25ns)   --->   "%p_y_assign = fsub float %v220_0_load_1, %v230_0" [kernel.cpp:403]   --->   Operation 155 'fsub' 'p_y_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 7.25>
ST_13 : Operation 156 [3/5] (7.25ns)   --->   "%p_y_assign = fsub float %v220_0_load_1, %v230_0" [kernel.cpp:403]   --->   Operation 156 'fsub' 'p_y_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 7.25>
ST_14 : Operation 157 [2/5] (7.25ns)   --->   "%p_y_assign = fsub float %v220_0_load_1, %v230_0" [kernel.cpp:403]   --->   Operation 157 'fsub' 'p_y_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 7.25>
ST_15 : Operation 158 [1/5] (7.25ns)   --->   "%p_y_assign = fsub float %v220_0_load_1, %v230_0" [kernel.cpp:403]   --->   Operation 158 'fsub' 'p_y_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 3.25>
ST_16 : Operation 159 [25/25] (3.25ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 159 'call' 'tmp_i_i' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 8.75>
ST_17 : Operation 160 [24/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 160 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 8.75>
ST_18 : Operation 161 [23/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 161 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 8.75>
ST_19 : Operation 162 [22/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 162 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 8.75>
ST_20 : Operation 163 [21/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 163 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 164 [20/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 164 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 165 [19/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 165 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 18> <Delay = 8.75>
ST_23 : Operation 166 [18/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 166 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 19> <Delay = 8.75>
ST_24 : Operation 167 [17/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 167 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 20> <Delay = 8.75>
ST_25 : Operation 168 [16/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 168 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 21> <Delay = 8.75>
ST_26 : Operation 169 [15/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 169 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 22> <Delay = 8.75>
ST_27 : Operation 170 [14/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 170 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 23> <Delay = 8.75>
ST_28 : Operation 171 [13/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 171 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 24> <Delay = 8.75>
ST_29 : Operation 172 [12/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 172 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 25> <Delay = 8.75>
ST_30 : Operation 173 [11/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 173 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 26> <Delay = 8.75>
ST_31 : Operation 174 [10/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 174 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 27> <Delay = 8.75>
ST_32 : Operation 175 [9/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 175 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 28> <Delay = 8.75>
ST_33 : Operation 176 [8/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 176 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 29> <Delay = 8.75>
ST_34 : Operation 177 [7/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 177 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 30> <Delay = 8.75>
ST_35 : Operation 178 [6/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 178 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 31> <Delay = 8.75>
ST_36 : Operation 179 [5/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 179 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 32> <Delay = 8.75>
ST_37 : Operation 180 [4/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 180 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 33> <Delay = 8.75>
ST_38 : Operation 181 [3/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 181 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 34> <Delay = 8.75>
ST_39 : Operation 182 [2/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 182 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 35> <Delay = 4.93>
ST_40 : Operation 183 [1/25] (1.67ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float 0x4005BF0AA0000000, float %p_y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404]   --->   Operation 183 'call' 'tmp_i_i' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 184 [1/1] (3.25ns)   --->   "store float %tmp_i_i, float* %v220_0_addr_2, align 4" [kernel.cpp:405]   --->   Operation 184 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>

State 41 <SV = 36> <Delay = 7.25>
ST_41 : Operation 185 [5/5] (7.25ns)   --->   "%v2 = fadd float %v240_0, %tmp_i_i" [kernel.cpp:408]   --->   Operation 185 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 7.25>
ST_42 : Operation 186 [4/5] (7.25ns)   --->   "%v2 = fadd float %v240_0, %tmp_i_i" [kernel.cpp:408]   --->   Operation 186 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 7.25>
ST_43 : Operation 187 [3/5] (7.25ns)   --->   "%v2 = fadd float %v240_0, %tmp_i_i" [kernel.cpp:408]   --->   Operation 187 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 7.25>
ST_44 : Operation 188 [2/5] (7.25ns)   --->   "%v2 = fadd float %v240_0, %tmp_i_i" [kernel.cpp:408]   --->   Operation 188 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 7.25>
ST_45 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str38) nounwind" [kernel.cpp:400]   --->   Operation 189 'specloopname' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 190 [1/5] (7.25ns)   --->   "%v2 = fadd float %v240_0, %tmp_i_i" [kernel.cpp:408]   --->   Operation 190 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 191 [1/1] (0.00ns)   --->   "br label %.preheader1.0" [kernel.cpp:400]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 5> <Delay = 5.16>
ST_46 : Operation 192 [1/1] (0.00ns)   --->   "%k7_0_0 = phi i3 [ %add_ln411, %4 ], [ 0, %.preheader.0.preheader ]" [kernel.cpp:411]   --->   Operation 192 'phi' 'k7_0_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 193 [1/1] (1.13ns)   --->   "%icmp_ln411 = icmp eq i3 %k7_0_0, -2" [kernel.cpp:411]   --->   Operation 193 'icmp' 'icmp_ln411' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 194 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 194 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 195 [1/1] (1.65ns)   --->   "%add_ln411 = add i3 %k7_0_0, 1" [kernel.cpp:411]   --->   Operation 195 'add' 'add_ln411' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln411, label %l_S_j_3_j7_end, label %4" [kernel.cpp:411]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln412_1 = zext i3 %k7_0_0 to i8" [kernel.cpp:412]   --->   Operation 197 'zext' 'zext_ln412_1' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_46 : Operation 198 [1/1] (1.91ns)   --->   "%add_ln412 = add i8 %sub_ln412, %zext_ln412_1" [kernel.cpp:412]   --->   Operation 198 'add' 'add_ln412' <Predicate = (!icmp_ln411)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln412 = sext i8 %add_ln412 to i64" [kernel.cpp:412]   --->   Operation 199 'sext' 'sext_ln412' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_46 : Operation 200 [1/1] (0.00ns)   --->   "%v220_0_addr_3 = getelementptr [96 x float]* %v220_0, i64 0, i64 %sext_ln412" [kernel.cpp:412]   --->   Operation 200 'getelementptr' 'v220_0_addr_3' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_46 : Operation 201 [2/2] (3.25ns)   --->   "%v220_0_load_2 = load float* %v220_0_addr_3, align 4" [kernel.cpp:412]   --->   Operation 201 'load' 'v220_0_load_2' <Predicate = (!icmp_ln411)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_46 : Operation 202 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str36, i32 %tmp_2)" [kernel.cpp:417]   --->   Operation 202 'specregionend' 'empty_34' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_46 : Operation 203 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:385]   --->   Operation 203 'br' <Predicate = (icmp_ln411)> <Delay = 0.00>

State 47 <SV = 6> <Delay = 3.25>
ST_47 : Operation 204 [1/2] (3.25ns)   --->   "%v220_0_load_2 = load float* %v220_0_addr_3, align 4" [kernel.cpp:412]   --->   Operation 204 'load' 'v220_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>

State 48 <SV = 7> <Delay = 6.07>
ST_48 : Operation 205 [16/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 205 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 8> <Delay = 6.07>
ST_49 : Operation 206 [15/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 206 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 9> <Delay = 6.07>
ST_50 : Operation 207 [14/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 207 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 10> <Delay = 6.07>
ST_51 : Operation 208 [13/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 208 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 11> <Delay = 6.07>
ST_52 : Operation 209 [12/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 209 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 12> <Delay = 6.07>
ST_53 : Operation 210 [11/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 210 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 13> <Delay = 6.07>
ST_54 : Operation 211 [10/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 211 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 14> <Delay = 6.07>
ST_55 : Operation 212 [9/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 212 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 15> <Delay = 6.07>
ST_56 : Operation 213 [8/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 213 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 16> <Delay = 6.07>
ST_57 : Operation 214 [7/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 214 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 17> <Delay = 6.07>
ST_58 : Operation 215 [6/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 215 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 18> <Delay = 6.07>
ST_59 : Operation 216 [5/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 216 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 19> <Delay = 6.07>
ST_60 : Operation 217 [4/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 217 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 20> <Delay = 6.07>
ST_61 : Operation 218 [3/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 218 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 21> <Delay = 6.07>
ST_62 : Operation 219 [2/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 219 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 22> <Delay = 6.07>
ST_63 : Operation 220 [1/16] (6.07ns)   --->   "%v3 = fdiv float %v220_0_load_2, %v240_0" [kernel.cpp:414]   --->   Operation 220 'fdiv' 'v3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 23> <Delay = 3.25>
ST_64 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str39) nounwind" [kernel.cpp:411]   --->   Operation 221 'specloopname' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 222 [1/1] (3.25ns)   --->   "store float %v3, float* %v220_0_addr_3, align 4" [kernel.cpp:415]   --->   Operation 222 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_64 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kernel.cpp:411]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i7') with incoming values : ('i7', kernel.cpp:377) [19]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i7') with incoming values : ('i7', kernel.cpp:377) [19]  (0 ns)
	'sub' operation ('sub_ln380', kernel.cpp:380) [29]  (1.92 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k4_0_0', kernel.cpp:379) with incoming values : ('add_ln379', kernel.cpp:379) [33]  (0 ns)
	'add' operation ('add_ln380', kernel.cpp:380) [41]  (1.92 ns)
	'getelementptr' operation ('v219_0_addr', kernel.cpp:380) [43]  (0 ns)
	'load' operation ('v219_0_load', kernel.cpp:380) on array 'v219_0' [45]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('v219_0_load', kernel.cpp:380) on array 'v219_0' [45]  (3.25 ns)
	'store' operation ('store_ln381', kernel.cpp:381) of variable 'v219_0_load', kernel.cpp:380 on array 'v220_0' [46]  (3.25 ns)

 <State 5>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i8') with incoming values : ('i8', kernel.cpp:385) [54]  (0 ns)
	'sub' operation ('sub_ln412', kernel.cpp:412) [64]  (1.92 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k5_0_0', kernel.cpp:389) with incoming values : ('add_ln389', kernel.cpp:389) [68]  (0 ns)
	'add' operation ('add_ln390', kernel.cpp:390) [77]  (1.92 ns)
	'getelementptr' operation ('v220_0_addr_1', kernel.cpp:390) [79]  (0 ns)
	'load' operation ('v220_0_load', kernel.cpp:390) on array 'v220_0' [80]  (3.25 ns)

 <State 7>: 8.69ns
The critical path consists of the following:
	'load' operation ('v220_0_load', kernel.cpp:390) on array 'v220_0' [80]  (3.25 ns)
	'fcmp' operation ('tmp_4', kernel.cpp:392) [94]  (5.43 ns)

 <State 8>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', kernel.cpp:392) [94]  (5.43 ns)
	'and' operation ('and_ln392_1', kernel.cpp:392) [95]  (0.978 ns)
	'select' operation ('select_ln393', kernel.cpp:393) [96]  (0.698 ns)

 <State 9>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k6_0_0', kernel.cpp:400) with incoming values : ('add_ln400', kernel.cpp:400) [102]  (0 ns)
	'add' operation ('add_ln401', kernel.cpp:401) [110]  (1.92 ns)
	'getelementptr' operation ('v220_0_addr_2', kernel.cpp:401) [112]  (0 ns)
	'load' operation ('v220_0_load_1', kernel.cpp:401) on array 'v220_0' [113]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('v220_0_load_1', kernel.cpp:401) on array 'v220_0' [113]  (3.25 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__y', kernel.cpp:403) [114]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__y', kernel.cpp:403) [114]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__y', kernel.cpp:403) [114]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__y', kernel.cpp:403) [114]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__y', kernel.cpp:403) [114]  (7.26 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (3.25 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (8.75 ns)

 <State 40>: 4.93ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404) to 'pow_generic<float>' [115]  (1.68 ns)
	'store' operation ('store_ln405', kernel.cpp:405) of variable 'tmp_i_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:404 on array 'v220_0' [116]  (3.25 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:408) [117]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:408) [117]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:408) [117]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:408) [117]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:408) [117]  (7.26 ns)

 <State 46>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k7_0_0', kernel.cpp:411) with incoming values : ('add_ln411', kernel.cpp:411) [122]  (0 ns)
	'add' operation ('add_ln412', kernel.cpp:412) [130]  (1.92 ns)
	'getelementptr' operation ('v220_0_addr_3', kernel.cpp:412) [132]  (0 ns)
	'load' operation ('v220_0_load_2', kernel.cpp:412) on array 'v220_0' [133]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'load' operation ('v220_0_load_2', kernel.cpp:412) on array 'v220_0' [133]  (3.25 ns)

 <State 48>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 49>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 50>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 51>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 52>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 53>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 54>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 56>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 57>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 58>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 59>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v3', kernel.cpp:414) [134]  (6.08 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln415', kernel.cpp:415) of variable 'v3', kernel.cpp:414 on array 'v220_0' [135]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
