{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686865582780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686865582780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 01:16:22 2023 " "Processing started: Fri Jun 16 01:16:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686865582780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686865582780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cam -c cam " "Command: quartus_map --read_settings_files=on --write_settings_files=off cam -c cam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686865582780 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686865583030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behavioral " "Found design unit 1: reg_file-behavioral" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/reg_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686865583377 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686865583377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686865583377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behavioral " "Found design unit 1: controller-behavioral" {  } { { "controller.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686865583379 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686865583379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686865583379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam-behavioral " "Found design unit 1: cam-behavioral" {  } { { "cam.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/cam.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686865583381 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam " "Found entity 1: cam" {  } { { "cam.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/cam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686865583381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686865583381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_cam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_cam-behavioral " "Found design unit 1: tb_cam-behavioral" {  } { { "tb_cam.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/tb_cam.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686865583383 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_cam " "Found entity 1: tb_cam" {  } { { "tb_cam.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/tb_cam.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686865583383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686865583383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_cam " "Elaborating entity \"tb_cam\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686865583409 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tb_hit tb_cam.vhd(26) " "Verilog HDL or VHDL warning at tb_cam.vhd(26): object \"tb_hit\" assigned a value but never read" {  } { { "tb_cam.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/tb_cam.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686865583413 "|tb_cam"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tb_r_data tb_cam.vhd(28) " "Verilog HDL or VHDL warning at tb_cam.vhd(28): object \"tb_r_data\" assigned a value but never read" {  } { { "tb_cam.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/tb_cam.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686865583413 "|tb_cam"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "tb_cam.vhd(54) " "VHDL Wait Statement error at tb_cam.vhd(54): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "tb_cam.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/Content Addressable Memory 64bits/tb_cam.vhd" 54 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1686865583414 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1686865583414 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686865583489 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 16 01:16:23 2023 " "Processing ended: Fri Jun 16 01:16:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686865583489 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686865583489 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686865583489 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686865583489 ""}
