==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 757.305 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.64 seconds. CPU system time: 2.72 seconds. Elapsed time: 18.79 seconds; current allocated memory: 760.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10][10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'load_layer_params_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'conv_5x5(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6][6], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10][10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5])' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'max_pool(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6][6], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3], int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3], int, int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'linear_layer(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][5][5], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (tiled_conv.cpp:29:0)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits (tiled_conv.cpp:29:0)
INFO: [HLS 214-241] Aggregating maxi variable 'linear_weights' with compact=none mode in 16-bits (tiled_conv.cpp:29:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits (tiled_conv.cpp:29:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits (tiled_conv.cpp:29:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 16 in loop 'WEIGHT_KERNEL_HEIGHT'(utils.cpp:118:13) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:118:13)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 16 in loop 'VITIS_LOOP_115_1'(conv_7x7.cpp:115:23) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv_7x7.cpp:115:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.13 seconds. CPU system time: 0.91 seconds. Elapsed time: 6.25 seconds; current allocated memory: 760.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 760.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 771.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 787.453 MB.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:43) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:121) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (conv_7x7.cpp:42) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_3' in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:193) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_4' (tiled_conv.cpp:156) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_2' (conv_7x7.cpp:116) in function 'tiled_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_42_3' (conv_7x7.cpp:42) in function 'tiled_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_74_3' in function 'tiled_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_5' (conv_7x7.cpp:43) in function 'tiled_conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_6' (conv_7x7.cpp:43) in function 'tiled_conv' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_76_4' (conv_7x7.cpp:75) in function 'tiled_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_78_5' (conv_7x7.cpp:75) in function 'tiled_conv' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'conv_in_buf.V' (tiled_conv.cpp:56) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.V' (tiled_conv.cpp:57) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buf.V' (tiled_conv.cpp:58) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'max_pool_out_buf.V' (tiled_conv.cpp:60) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'layer1_output.V' (tiled_conv.cpp:61) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.V.0' (tiled_conv.cpp:57) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (utils.cpp:23:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 824.312 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:39:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:118:22) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_2' (conv_7x7.cpp:40:35) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_2' (conv_7x7.cpp:73:35) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:190:18) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_COL' (tiled_conv.cpp:79:17) in function 'tiled_conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_3' (tiled_conv.cpp:154:40) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (tiled_conv.cpp:76:13) in function 'tiled_conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_1' (conv_7x7.cpp:115:32) in function 'tiled_conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V[0]' (utils.cpp:47:40)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_wt_buf.V[0][0]' (utils.cpp:123:46)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V[0]' (conv_7x7.cpp:58:38)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out_buf.V[0]' (conv_7x7.cpp:83:47)
INFO: [HLS 200-472] Inferring partial write operation for 'layer1_output.V[0]' (utils.cpp:204:84)
INFO: [HLS 200-472] Inferring partial write operation for 'linear_input.V' (tiled_conv.cpp:157:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 889.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_V_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.22 seconds; current allocated memory: 890.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 890.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 890.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 890.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln864) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_out_buf_V_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_in_buf_V_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
WARNING: [HLS 200-885] The II Violation in module 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' (loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'): Unable to schedule 'load' operation ('conv_in_buf_V_0_load_16') on array 'conv_in_buf_V_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv_in_buf_V_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 31, loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 893.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 893.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_out_buf_V_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_73_2_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 893.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 893.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 894.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_3_VITIS_LOOP_156_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_154_3_VITIS_LOOP_156_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 894.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_1_VITIS_LOOP_117_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_115_1_VITIS_LOOP_117_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 895.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv_out_buf_V_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 896.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 896.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 896.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 898.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline 'VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 902.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3' pipeline 'VITIS_LOOP_73_2_VITIS_LOOP_74_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 909.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 910.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4' pipeline 'VITIS_LOOP_154_3_VITIS_LOOP_156_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 911.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2' pipeline 'VITIS_LOOP_115_1_VITIS_LOOP_117_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 913.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/linear_weights' to 's_axilite & ap_none'.
INFO: 