$date
	Fri Feb 23 19:45:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module correlator_tb $end
$var wire 4 ! correlation [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 8 $ signal1 [7:0] $end
$var reg 8 % signal2 [7:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 8 & signal1 [7:0] $end
$var wire 8 ' signal2 [7:0] $end
$var reg 15 ( bitwise_and [14:0] $end
$var reg 4 ) result [3:0] $end
$var reg 15 * signal1_with_padding [14:0] $end
$var reg 15 + signal2_with_padding [14:0] $end
$var integer 32 , count [31:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
bx ,
bx +
bx *
bx )
bx (
b1011001 '
b10001011 &
b1011001 %
b10001011 $
0#
0"
bx !
$end
#5
b0 !
b0 )
b0 -
b0 ,
b10110010000000 +
b10001011 *
1#
1"
#10
0#
0"
#15
b1011001000000 +
b1 ,
bx !
bx )
b10000000 (
1"
#20
0"
#25
b101100100000 +
b10 ,
b1 !
b1 )
b0 (
1"
#30
0"
#35
b10110010000 +
b11 ,
b0 !
b0 )
1"
#40
0"
#45
b1011001000 +
b100 ,
b10000000 (
1"
#50
0"
#55
b101100100 +
b101 ,
b1 !
b1 )
b10001000 (
1"
#60
0"
#65
b10110010 +
b110 ,
b10 !
b10 )
b0 (
1"
#70
0"
#75
b1011001 +
b111 ,
b0 !
b0 )
b10000010 (
1"
#80
0"
#85
b100010110 *
b1000 ,
b10 !
b10 )
b1001 (
1"
#90
0"
#95
b1000101100 *
b1001 ,
b10000 (
1"
#100
0"
#105
b10001011000 *
b1010 ,
b1 !
b1 )
b1000 (
1"
#110
0"
#115
b100010110000 *
b1011 ,
b1011000 (
1"
#120
0"
#125
b1000101100000 *
b1100 ,
b11 !
b11 )
b10000 (
1"
#130
0"
#135
b10001011000000 *
b1101 ,
b1 !
b1 )
b1000000 (
1"
#140
0"
#145
b100010110000000 *
b1110 ,
1"
#150
0"
#155
b101100000000 *
b1111 ,
b0 (
1"
#160
0"
#165
b1011000000000 *
b10000 ,
b0 !
b0 )
1"
#170
0"
#175
b10110000000000 *
b0 ,
1"
#180
0"
#185
b101100 +
b1 ,
1"
#190
0"
#195
b10110 +
b10 ,
1"
#200
0"
#205
b1011 +
b11 ,
1"
#210
0"
