Analysis & Synthesis report for main
Sun Oct 13 16:22:30 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated
 15. Source assignments for dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated
 16. Parameter Settings for User Entity Instance: clock25mh:clock|contador_parametrizable:divisor_clock
 17. Parameter Settings for User Entity Instance: controlador_vga:controlador|contador_horizontal:contador_horizontal|contador_parametrizable:contador
 18. Parameter Settings for User Entity Instance: controlador_vga:controlador|contador_horizontal:contador_horizontal|comparador_igual:comparador_igual
 19. Parameter Settings for User Entity Instance: controlador_vga:controlador|contador_vertical:contador_vertical|contador_parametrizable:contador
 20. Parameter Settings for User Entity Instance: controlador_vga:controlador|contador_vertical:contador_vertical|comparador_igual:comparador_igual
 21. Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hfront_porch
 22. Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hsync
 23. Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hback_porch
 24. Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vfront_porch
 25. Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vsync
 26. Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vback_porch
 27. Parameter Settings for User Entity Instance: controlador_vga:controlador|contador_direccion:contador
 28. Parameter Settings for User Entity Instance: drom:rom_image|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: dram:ram_result|altsyncram:altsyncram_component
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "dram:ram_result"
 32. Port Connectivity Checks: "drom:rom_image"
 33. Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vback_porch"
 34. Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vsync"
 35. Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vfront_porch"
 36. Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hback_porch"
 37. Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hsync"
 38. Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hfront_porch"
 39. Port Connectivity Checks: "controlador_vga:controlador|contador_vertical:contador_vertical|comparador_igual:comparador_igual"
 40. Port Connectivity Checks: "controlador_vga:controlador|contador_vertical:contador_vertical"
 41. Port Connectivity Checks: "controlador_vga:controlador|contador_horizontal:contador_horizontal|comparador_igual:comparador_igual"
 42. Port Connectivity Checks: "controlador_vga:controlador|contador_horizontal:contador_horizontal"
 43. Port Connectivity Checks: "clock25mh:clock|contador_parametrizable:divisor_clock"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct 13 16:22:30 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; main                                           ;
; Top-level Entity Name           ; main                                           ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 56                                             ;
; Total pins                      ; 32                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,560,000                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; main               ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------+---------+
; main.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv                        ;         ;
; VGA/clock25mh.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/clock25mh.sv               ;         ;
; VGA/comparador_igual.sv          ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/comparador_igual.sv        ;         ;
; VGA/comparador_mayor.sv          ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/comparador_mayor.sv        ;         ;
; VGA/contador_direccion.sv        ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_direccion.sv      ;         ;
; VGA/contador_horizontal.sv       ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_horizontal.sv     ;         ;
; VGA/contador_parametrizable.sv   ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_parametrizable.sv ;         ;
; VGA/contador_vertical.sv         ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_vertical.sv       ;         ;
; VGA/controlador_vga.sv           ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv         ;         ;
; VGA/mostrar_imagen.sv            ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/mostrar_imagen.sv          ;         ;
; VGA/sincronizador.sv             ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/sincronizador.sv           ;         ;
; Memory/image.mif                 ; yes             ; User Memory Initialization File  ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/image.mif               ;         ;
; Memory/drom.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v                  ;         ;
; VGA/contador_cuadrante.sv        ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_cuadrante.sv      ;         ;
; Memory/result.mif                ; yes             ; User Memory Initialization File  ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/result.mif              ;         ;
; Memory/dram.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/dram.v                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_l092.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf         ;         ;
; db/decode_pma.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/decode_pma.tdf              ;         ;
; db/decode_i2a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/decode_i2a.tdf              ;         ;
; db/mux_9hb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/mux_9hb.tdf                 ;         ;
; db/altsyncram_1502.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_1502.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 278            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 387            ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 161            ;
;     -- 5 input functions                    ; 84             ;
;     -- 4 input functions                    ; 43             ;
;     -- <=3 input functions                  ; 94             ;
;                                             ;                ;
; Dedicated logic registers                   ; 56             ;
;                                             ;                ;
; I/O pins                                    ; 32             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2560000        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; clock_50~input ;
; Maximum fan-out                             ; 338            ;
; Total fan-out                               ; 7161           ;
; Average fan-out                             ; 8.66           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name             ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |main                                               ; 387 (1)             ; 56 (0)                    ; 2560000           ; 0          ; 32   ; 0            ; |main                                                                                                        ; main                    ; work         ;
;    |clock25mh:clock|                                ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|clock25mh:clock                                                                                        ; clock25mh               ; work         ;
;       |contador_parametrizable:divisor_clock|       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|clock25mh:clock|contador_parametrizable:divisor_clock                                                  ; contador_parametrizable ; work         ;
;    |contador_cuadrante:contador|                    ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |main|contador_cuadrante:contador                                                                            ; contador_cuadrante      ; work         ;
;    |controlador_vga:controlador|                    ; 229 (0)             ; 38 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador                                                                            ; controlador_vga         ; work         ;
;       |contador_direccion:contador|                 ; 24 (24)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador|contador_direccion:contador                                                ; contador_direccion      ; work         ;
;       |contador_horizontal:contador_horizontal|     ; 14 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador|contador_horizontal:contador_horizontal                                    ; contador_horizontal     ; work         ;
;          |comparador_igual:comparador_igual|        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador|contador_horizontal:contador_horizontal|comparador_igual:comparador_igual  ; comparador_igual        ; work         ;
;          |contador_parametrizable:contador|         ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador|contador_horizontal:contador_horizontal|contador_parametrizable:contador   ; contador_parametrizable ; work         ;
;       |contador_vertical:contador_vertical|         ; 12 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador|contador_vertical:contador_vertical                                        ; contador_vertical       ; work         ;
;          |comparador_igual:comparador_igual|        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador|contador_vertical:contador_vertical|comparador_igual:comparador_igual      ; comparador_igual        ; work         ;
;          |contador_parametrizable:contador|         ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador|contador_vertical:contador_vertical|contador_parametrizable:contador       ; contador_parametrizable ; work         ;
;       |mostrar_imagen:generarImagen|                ; 170 (170)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador|mostrar_imagen:generarImagen                                               ; mostrar_imagen          ; work         ;
;       |sincronizador:sincronizador|                 ; 9 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador|sincronizador:sincronizador                                                ; sincronizador           ; work         ;
;          |comparador_mayor:comparador_vfront_porch| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vfront_porch       ; comparador_mayor        ; work         ;
;    |dram:ram_result|                                ; 64 (0)              ; 10 (0)                    ; 1280000           ; 0          ; 0    ; 0            ; |main|dram:ram_result                                                                                        ; dram                    ; work         ;
;       |altsyncram:altsyncram_component|             ; 64 (0)              ; 10 (0)                    ; 1280000           ; 0          ; 0    ; 0            ; |main|dram:ram_result|altsyncram:altsyncram_component                                                        ; altsyncram              ; work         ;
;          |altsyncram_1502:auto_generated|           ; 64 (0)              ; 10 (10)                   ; 1280000           ; 0          ; 0    ; 0            ; |main|dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated                         ; altsyncram_1502         ; work         ;
;             |mux_9hb:mux3|                          ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|mux_9hb:mux3            ; mux_9hb                 ; work         ;
;    |drom:rom_image|                                 ; 85 (0)              ; 0 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |main|drom:rom_image                                                                                         ; drom                    ; work         ;
;       |altsyncram:altsyncram_component|             ; 85 (0)              ; 0 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |main|drom:rom_image|altsyncram:altsyncram_component                                                         ; altsyncram              ; work         ;
;          |altsyncram_l092:auto_generated|           ; 85 (0)              ; 0 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |main|drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated                          ; altsyncram_l092         ; work         ;
;             |decode_i2a:rden_decode_b|              ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|decode_i2a:rden_decode_b ; decode_i2a              ; work         ;
;             |mux_9hb:mux5|                          ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|mux_9hb:mux5             ; mux_9hb                 ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------+
; Name                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------+
; dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 160000       ; 8            ; 160000       ; 8            ; 1280000 ; result.mif         ;
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port   ; 160000       ; 8            ; 160000       ; 8            ; 1280000 ; ./Memory/image.mif ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |main|dram:ram_result ; Memory/dram.v   ;
; Altera ; ROM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |main|drom:rom_image  ; Memory/drom.v   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal                                                                                              ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|out_address_reg_b[4] ; Merged with dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|out_address_reg_b[4] ;
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|out_address_reg_b[3] ; Merged with dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|out_address_reg_b[3] ;
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|out_address_reg_b[2] ; Merged with dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|out_address_reg_b[2] ;
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|out_address_reg_b[1] ; Merged with dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|out_address_reg_b[1] ;
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|out_address_reg_b[0] ; Merged with dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|out_address_reg_b[0] ;
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|address_reg_b[4]     ; Merged with dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|address_reg_b[4]     ;
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|address_reg_b[3]     ; Merged with dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|address_reg_b[3]     ;
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|address_reg_b[2]     ; Merged with dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|address_reg_b[2]     ;
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|address_reg_b[1]     ; Merged with dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|address_reg_b[1]     ;
; drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|address_reg_b[0]     ; Merged with dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|address_reg_b[0]     ;
; clock25mh:clock|contador_parametrizable:divisor_clock|contador[1]                                  ; Lost fanout                                                                                                     ;
; Total Number of Removed Registers = 11                                                             ;                                                                                                                 ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 56    ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; contador_cuadrante:contador|counter[0] ; 15      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |main|controlador_vga:controlador|contador_direccion:contador|contador[0]                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated|mux_9hb:mux3|l2_w6_n4_mux_dataout ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|controlador_vga:controlador|mostrar_imagen:generarImagen|green[7]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|controlador_vga:controlador|mostrar_imagen:generarImagen|red[3]                                                  ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |main|drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|mux_9hb:mux5|l5_w0_n0_mux_dataout  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock25mh:clock|contador_parametrizable:divisor_clock ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|contador_horizontal:contador_horizontal|contador_parametrizable:contador ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|contador_horizontal:contador_horizontal|comparador_igual:comparador_igual ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|contador_vertical:contador_vertical|contador_parametrizable:contador ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|contador_vertical:contador_vertical|comparador_igual:comparador_igual ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hfront_porch ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hback_porch ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vfront_porch ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vback_porch ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controlador|contador_direccion:contador ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 18    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drom:rom_image|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 160000               ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 18                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 160000               ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ./Memory/image.mif   ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_l092      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram:ram_result|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 160000               ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 18                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 160000               ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; result.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_1502      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; drom:rom_image|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 160000                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 160000                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; dram:ram_result|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 160000                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 160000                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dram:ram_result"                                                                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wraddress ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "drom:rom_image"                                                                                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; q_a       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vback_porch" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+
; b[8..5] ; Input ; Info     ; Stuck at VCC                                                                                   ;
; b[3..2] ; Input ; Info     ; Stuck at VCC                                                                                   ;
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                                   ;
; b[9]    ; Input ; Info     ; Stuck at GND                                                                                   ;
; b[4]    ; Input ; Info     ; Stuck at GND                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vsync" ;
+---------+-------+----------+------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------+
; b[8..5] ; Input ; Info     ; Stuck at VCC                                                                             ;
; b[9]    ; Input ; Info     ; Stuck at GND                                                                             ;
; b[4]    ; Input ; Info     ; Stuck at GND                                                                             ;
; b[3]    ; Input ; Info     ; Stuck at VCC                                                                             ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                             ;
; b[1]    ; Input ; Info     ; Stuck at VCC                                                                             ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_vfront_porch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; b[8..5] ; Input ; Info     ; Stuck at VCC                                                                                    ;
; b[4..0] ; Input ; Info     ; Stuck at GND                                                                                    ;
; b[9]    ; Input ; Info     ; Stuck at GND                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hback_porch" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at VCC                                                                                   ;
; b[3..0] ; Input ; Info     ; Stuck at GND                                                                                   ;
; b[9]    ; Input ; Info     ; Stuck at VCC                                                                                   ;
; b[8]    ; Input ; Info     ; Stuck at GND                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hsync" ;
+---------+-------+----------+------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------+
; b[6..5] ; Input ; Info     ; Stuck at GND                                                                             ;
; b[3..0] ; Input ; Info     ; Stuck at GND                                                                             ;
; b[9]    ; Input ; Info     ; Stuck at VCC                                                                             ;
; b[8]    ; Input ; Info     ; Stuck at GND                                                                             ;
; b[7]    ; Input ; Info     ; Stuck at VCC                                                                             ;
; b[4]    ; Input ; Info     ; Stuck at VCC                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hfront_porch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; b[6..0] ; Input ; Info     ; Stuck at GND                                                                                    ;
; b[9]    ; Input ; Info     ; Stuck at VCC                                                                                    ;
; b[8]    ; Input ; Info     ; Stuck at GND                                                                                    ;
; b[7]    ; Input ; Info     ; Stuck at VCC                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controlador|contador_vertical:contador_vertical|comparador_igual:comparador_igual" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; a[3..2] ; Input ; Info     ; Stuck at VCC                                                                                     ;
; a[8..4] ; Input ; Info     ; Stuck at GND                                                                                     ;
; a[9]    ; Input ; Info     ; Stuck at VCC                                                                                     ;
; a[1]    ; Input ; Info     ; Stuck at GND                                                                                     ;
; a[0]    ; Input ; Info     ; Stuck at VCC                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controlador|contador_vertical:contador_vertical" ;
+-------+-------+----------+------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                          ;
+-------+-------+----------+------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                     ;
+-------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controlador|contador_horizontal:contador_horizontal|comparador_igual:comparador_igual" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; a[9..8] ; Input ; Info     ; Stuck at VCC                                                                                         ;
; a[7..6] ; Input ; Info     ; Stuck at GND                                                                                         ;
; a[4..0] ; Input ; Info     ; Stuck at GND                                                                                         ;
; a[5]    ; Input ; Info     ; Stuck at VCC                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controlador|contador_horizontal:contador_horizontal" ;
+-------+-------+----------+----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                              ;
+-------+-------+----------+----------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                         ;
+-------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock25mh:clock|contador_parametrizable:divisor_clock"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; reset  ; Input  ; Info     ; Stuck at GND                                                                        ;
; out[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 56                          ;
;     CLR               ; 2                           ;
;     ENA CLR           ; 3                           ;
;     ENA SCLR          ; 18                          ;
;     SCLR              ; 20                          ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 390                         ;
;     arith             ; 38                          ;
;         1 data inputs ; 38                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 347                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 43                          ;
;         5 data inputs ; 84                          ;
;         6 data inputs ; 161                         ;
; boundary_port         ; 32                          ;
; stratixv_ram_block    ; 320                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sun Oct 13 16:22:22 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RIDA -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/clock25mh.sv
    Info (12023): Found entity 1: clock25mh File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/clock25mh.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/comparador_igual.sv
    Info (12023): Found entity 1: comparador_igual File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/comparador_igual.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/comparador_mayor.sv
    Info (12023): Found entity 1: comparador_mayor File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/comparador_mayor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/contador_direccion.sv
    Info (12023): Found entity 1: contador_direccion File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_direccion.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/contador_horizontal.sv
    Info (12023): Found entity 1: contador_horizontal File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_horizontal.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/contador_parametrizable.sv
    Info (12023): Found entity 1: contador_parametrizable File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_parametrizable.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/contador_vertical.sv
    Info (12023): Found entity 1: contador_vertical File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_vertical.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/controlador_vga.sv
    Info (12023): Found entity 1: controlador_vga File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/mostrar_imagen.sv
    Info (12023): Found entity 1: mostrar_imagen File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/mostrar_imagen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sincronizador.sv
    Info (12023): Found entity 1: sincronizador File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/sincronizador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/drom.v
    Info (12023): Found entity 1: drom File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga/contador_cuadrante.sv
    Info (12023): Found entity 1: contador_cuadrante File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_cuadrante.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/dram.v
    Info (12023): Found entity 1: dram File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/dram.v Line: 40
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "clock25mh" for hierarchy "clock25mh:clock" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv Line: 24
Info (12128): Elaborating entity "contador_parametrizable" for hierarchy "clock25mh:clock|contador_parametrizable:divisor_clock" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/clock25mh.sv Line: 9
Info (12128): Elaborating entity "contador_cuadrante" for hierarchy "contador_cuadrante:contador" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv Line: 30
Warning (10230): Verilog HDL assignment warning at contador_cuadrante.sv(31): truncated value with size 32 to match size of target (5) File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_cuadrante.sv Line: 31
Info (12128): Elaborating entity "controlador_vga" for hierarchy "controlador_vga:controlador" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv Line: 44
Info (12128): Elaborating entity "contador_horizontal" for hierarchy "controlador_vga:controlador|contador_horizontal:contador_horizontal" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv Line: 26
Info (12128): Elaborating entity "contador_parametrizable" for hierarchy "controlador_vga:controlador|contador_horizontal:contador_horizontal|contador_parametrizable:contador" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_horizontal.sv Line: 11
Info (12128): Elaborating entity "comparador_igual" for hierarchy "controlador_vga:controlador|contador_horizontal:contador_horizontal|comparador_igual:comparador_igual" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_horizontal.sv Line: 15
Info (12128): Elaborating entity "contador_vertical" for hierarchy "controlador_vga:controlador|contador_vertical:contador_vertical" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv Line: 30
Info (12128): Elaborating entity "sincronizador" for hierarchy "controlador_vga:controlador|sincronizador:sincronizador" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv Line: 36
Info (12128): Elaborating entity "comparador_mayor" for hierarchy "controlador_vga:controlador|sincronizador:sincronizador|comparador_mayor:comparador_hfront_porch" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/sincronizador.sv Line: 18
Info (12128): Elaborating entity "mostrar_imagen" for hierarchy "controlador_vga:controlador|mostrar_imagen:generarImagen" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv Line: 47
Info (12128): Elaborating entity "contador_direccion" for hierarchy "controlador_vga:controlador|contador_direccion:contador" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv Line: 53
Info (12128): Elaborating entity "drom" for hierarchy "drom:rom_image" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "drom:rom_image|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v Line: 94
Info (12130): Elaborated megafunction instantiation "drom:rom_image|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v Line: 94
Info (12133): Instantiated megafunction "drom:rom_image|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./Memory/image.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "160000"
    Info (12134): Parameter "numwords_b" = "160000"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l092.tdf
    Info (12023): Found entity 1: altsyncram_l092 File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_l092" for hierarchy "drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_pma.tdf
    Info (12023): Found entity 1: decode_pma File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/decode_pma.tdf Line: 23
Info (12128): Elaborating entity "decode_pma" for hierarchy "drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|decode_pma:decode2" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i2a.tdf
    Info (12023): Found entity 1: decode_i2a File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/decode_i2a.tdf Line: 23
Info (12128): Elaborating entity "decode_i2a" for hierarchy "drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|decode_i2a:rden_decode_a" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf
    Info (12023): Found entity 1: mux_9hb File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/mux_9hb.tdf Line: 23
Info (12128): Elaborating entity "mux_9hb" for hierarchy "drom:rom_image|altsyncram:altsyncram_component|altsyncram_l092:auto_generated|mux_9hb:mux4" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf Line: 53
Info (12128): Elaborating entity "dram" for hierarchy "dram:ram_result" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv Line: 52
Info (12128): Elaborating entity "altsyncram" for hierarchy "dram:ram_result|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/dram.v Line: 89
Info (12130): Elaborated megafunction instantiation "dram:ram_result|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/dram.v Line: 89
Info (12133): Instantiated megafunction "dram:ram_result|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/dram.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "result.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "160000"
    Info (12134): Parameter "numwords_b" = "160000"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1502.tdf
    Info (12023): Found entity 1: altsyncram_1502 File: C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_1502.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_1502" for hierarchy "dram:ram_result|altsyncram:altsyncram_component|altsyncram_1502:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 751 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 399 logic cells
    Info (21064): Implemented 320 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4958 megabytes
    Info: Processing ended: Sun Oct 13 16:22:30 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


