
---------- Begin Simulation Statistics ----------
final_tick                                19837849375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    399                       # Simulator instruction rate (inst/s)
host_mem_usage                                9418652                       # Number of bytes of host memory used
host_op_rate                                      409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34693.93                       # Real time elapsed on the host
host_tick_rate                                 353627                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13843010                       # Number of instructions simulated
sim_ops                                      14190483                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012269                       # Number of seconds simulated
sim_ticks                                 12268716250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.039786                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  401342                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               413585                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                681                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6570                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            416469                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5409                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6322                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              913                       # Number of indirect misses.
system.cpu.branchPred.lookups                  464468                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17229                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          809                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2737620                       # Number of instructions committed
system.cpu.committedOps                       2787604                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.283739                       # CPI: cycles per instruction
system.cpu.discardedOps                         14888                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1458799                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            143973                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           762283                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2963326                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.304531                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      609                       # number of quiesce instructions executed
system.cpu.numCycles                          8989630                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       609                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1855569     66.57%     66.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2916      0.10%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 145962      5.24%     71.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                783157     28.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2787604                       # Class of committed instruction
system.cpu.quiesceCycles                     10640316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6026304                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          638                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        703198                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257915                       # Transaction distribution
system.membus.trans_dist::ReadResp             263737                       # Transaction distribution
system.membus.trans_dist::WriteReq              94109                       # Transaction distribution
system.membus.trans_dist::WriteResp             94109                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          633                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5261                       # Transaction distribution
system.membus.trans_dist::ReadExReq               251                       # Transaction distribution
system.membus.trans_dist::ReadExResp              251                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           697                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       345613                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        345613                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       694017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       706893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       691226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       691226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1413316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       328000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       328000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119902                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22119088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22119088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22566990                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1049478                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000620                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024898                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1048827     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     651      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1049478                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1656178889                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13124375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14906062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2507875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12441785                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1500132770                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26102000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       527432                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       527432                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10334                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1359872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1359872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1423504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22624286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2477825250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2030959242                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1081160000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5341716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4006287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9348003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5341716                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4006287                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9348003                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5341716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9348003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4006287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18696007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4006287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9348003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13354290                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4006287                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1377487                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5383774                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4006287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13354290                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1377487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18738065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257293                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257293                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        88320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        88320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       691226                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22119088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       407936                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       407936    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       407936                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    863979875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1374779000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    452405279                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16025149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    468430428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16025149                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10697452                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26722600                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    468430428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26722600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    495153028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36372480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16318464                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33947648                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7888896                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       509952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4917248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5341716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2515948317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    443362442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2964652475                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1436921650                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1330087327                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2767008977                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5341716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3952869967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1773449769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5731661452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15859524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1335429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     17194953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6677145                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5341716                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     12018861                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     22536669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6677145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     29213814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     20704367                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5341716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     26046083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5341716                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     10683432                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     16025149                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     26046083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     10683432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5341716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     42071231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       328064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       329536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       328064                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       328064                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5126                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5149                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26739880                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       119980                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26859860                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26739880                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26739880                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26739880                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       119980                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26859860                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16318464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          59200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16525808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5693056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       254976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          634                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5341716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5355736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1330087327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1377487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4825281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1346987546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3307273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16025149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1335429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    443362442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            464030293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3307273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5341716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21380884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1335429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1773449769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1377487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4825281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1811017840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001501528000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          125                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          125                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94872                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258218                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88954                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258218                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5547                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8301564110                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1289830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15073171610                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32180.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58430.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       150                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82509                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258217                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  227358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    322                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.602915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.196651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.621976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          774      3.25%      3.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          616      2.59%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          419      1.76%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          297      1.25%      8.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          400      1.68%     10.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          307      1.29%     11.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          343      1.44%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          319      1.34%     14.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20336     85.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23811                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2063.928000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2054.144595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            47     37.60%     37.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15     12.00%     49.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.80%     50.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      4.00%     54.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.80%     55.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      3.20%     58.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     22.40%     80.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      1.60%     82.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            5      4.00%     86.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      7.20%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      6.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           125                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     711.736000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    372.526748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    450.935375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             20     16.00%     16.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.60%     17.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      6.40%     24.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      2.40%     26.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      2.40%     28.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.60%     30.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.40%     32.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.80%     33.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.80%     34.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.60%     36.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80     64.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           125                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16509824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5693888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16525808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5693056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1345.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       464.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1346.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    464.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12268587500                       # Total gap between requests
system.mem_ctrls.avgGap                      35338.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16303424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        59072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5439488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5263468.376326658763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5355735.568503346294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1328861444.651961803436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1377487.233026519651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4814847.682209619321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3458552.560460431036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16025148.515436567366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1251964.727768481942                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 443362442.260411679745                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       254976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          634                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59068940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60321070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14885509725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31505035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36766840                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44423397000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3596752250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     42726250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 200884084875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57684.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58678.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58380.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    118886.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39747.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  70068449.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1170817.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    166899.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2363564.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6998904175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    663810000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4608889200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1218                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           609                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10920266.420361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    18169414.325776                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          609    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        98625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398179125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             609                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13187407125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6650442250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1361727                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1361727                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1361727                       # number of overall hits
system.cpu.icache.overall_hits::total         1361727                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5126                       # number of overall misses
system.cpu.icache.overall_misses::total          5126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    223094375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    223094375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    223094375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    223094375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1366853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1366853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1366853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1366853                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003750                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003750                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003750                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003750                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43522.117636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43522.117636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43522.117636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43522.117636                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5126                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5126                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5126                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    215189625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    215189625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    215189625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    215189625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003750                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003750                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003750                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003750                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41980.028287                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41980.028287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41980.028287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41980.028287                       # average overall mshr miss latency
system.cpu.icache.replacements                   4946                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1361727                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1361727                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    223094375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    223094375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1366853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1366853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43522.117636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43522.117636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    215189625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    215189625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41980.028287                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41980.028287                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.914235                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2299740                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4946                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            464.969672                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.914235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.816239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2738831                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2738831                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       230394                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           230394                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       230394                       # number of overall hits
system.cpu.dcache.overall_hits::total          230394                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1198                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1198                       # number of overall misses
system.cpu.dcache.overall_misses::total          1198                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     88709375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     88709375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     88709375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     88709375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       231592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       231592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       231592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       231592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005173                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005173                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005173                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74047.892321                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74047.892321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74047.892321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74047.892321                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          633                       # number of writebacks
system.cpu.dcache.writebacks::total               633                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6411                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6411                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     68165625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     68165625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     68165625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     68165625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13574125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13574125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71904.667722                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71904.667722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71904.667722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71904.667722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.317891                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.317891                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    948                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       145642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          145642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          712                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           712                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52115000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52115000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       146354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       146354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73195.224719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73195.224719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          622                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          622                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13574125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13574125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71513.629842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71513.629842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21823.352090                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21823.352090                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        84752                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          84752                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36594375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36594375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        85238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        85238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75297.067901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75297.067901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18320625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18320625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72990.537849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72990.537849                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       345613                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       345613                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3604816000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3604816000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10430.209512                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10430.209512                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        69333                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        69333                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       276280                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       276280                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3484331514                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3484331514                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12611.595172                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12611.595172                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.839936                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17274                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.202318                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.839936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3692220                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3692220                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19837849375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19838040625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    399                       # Simulator instruction rate (inst/s)
host_mem_usage                                9418652                       # Number of bytes of host memory used
host_op_rate                                      409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34694.04                       # Real time elapsed on the host
host_tick_rate                                 353632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13843019                       # Number of instructions simulated
sim_ops                                      14190498                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012269                       # Number of seconds simulated
sim_ticks                                 12268907500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.039090                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  401343                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               413589                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                682                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6572                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            416470                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5409                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6323                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              914                       # Number of indirect misses.
system.cpu.branchPred.lookups                  464475                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17232                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          809                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2737629                       # Number of instructions committed
system.cpu.committedOps                       2787619                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.283840                       # CPI: cycles per instruction
system.cpu.discardedOps                         14893                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1458815                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            143974                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           762285                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2963573                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.304522                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      609                       # number of quiesce instructions executed
system.cpu.numCycles                          8989936                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       609                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1855577     66.56%     66.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2916      0.10%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 145968      5.24%     71.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                783157     28.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2787619                       # Class of committed instruction
system.cpu.quiesceCycles                     10640316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6026363                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          638                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        703203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257915                       # Transaction distribution
system.membus.trans_dist::ReadResp             263740                       # Transaction distribution
system.membus.trans_dist::WriteReq              94109                       # Transaction distribution
system.membus.trans_dist::WriteResp             94109                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          635                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5262                       # Transaction distribution
system.membus.trans_dist::ReadExReq               251                       # Transaction distribution
system.membus.trans_dist::ReadExResp              251                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           699                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       345613                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        345613                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       694023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       706899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       691226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       691226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1413324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       328064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       328064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       100032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       120158                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22119088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22119088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22567310                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1049480                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000620                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024898                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1048829     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     651      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1049480                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1656192639                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13124375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14907437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2507875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12453285                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1500132770                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26107000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       527432                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       527432                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10334                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1359872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1359872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1423504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22624286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2477825250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2030959242                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1081160000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5341633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4006225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9347858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5341633                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4006225                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9347858                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5341633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9347858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4006225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18695715                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4006225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9347858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13354082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4006225                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1377466                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5383690                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4006225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13354082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1377466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18737773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257293                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257293                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        88320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        88320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       691226                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22119088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       407936                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       407936    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       407936                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    863979875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1374779000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    452398227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16024899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    468423126                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16024899                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10697285                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26722184                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    468423126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26722184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    495145309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36372480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16318464                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33947648                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7888896                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       509952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4917248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5341633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2515909098                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    443355531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2964606262                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1436899251                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1330066593                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2766965844                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5341633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3952808349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1773422124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5731572106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15859277                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1335408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     17194685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6677041                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5341633                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     12018674                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     22536318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6677041                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     29213359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     20704044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5341633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     26045677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5341633                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     10683266                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     16024899                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     26045677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     10683266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5341633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     42070576                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       328064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       329536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       328064                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       328064                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5126                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5149                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26739463                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       119978                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26859441                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26739463                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26739463                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26739463                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       119978                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26859441                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16318464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          59328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16525936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5693184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       254976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          636                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88956                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5341633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5355652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1330066593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1377466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4835638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1346976982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3317655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16024899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1335408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    443355531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            464033493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3317655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5341633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21380551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1335408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1773422124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1377466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4835638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1811010475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001501528000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          125                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          125                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464687                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94872                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258220                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88956                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5547                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8301564110                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1289840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15073224110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32180.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58430.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       150                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240621                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82509                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88956                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  227358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    322                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.602915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.196651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.621976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          774      3.25%      3.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          616      2.59%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          419      1.76%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          297      1.25%      8.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          400      1.68%     10.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          307      1.29%     11.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          343      1.44%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          319      1.34%     14.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20336     85.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23811                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2063.928000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2054.144595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            47     37.60%     37.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15     12.00%     49.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.80%     50.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      4.00%     54.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.80%     55.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      3.20%     58.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     22.40%     80.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      1.60%     82.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            5      4.00%     86.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      7.20%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      6.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           125                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     711.736000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    372.526748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    450.935375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             20     16.00%     16.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.60%     17.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      6.40%     24.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      2.40%     26.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      2.40%     28.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.60%     30.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.40%     32.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.80%     33.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.80%     34.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.60%     36.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80     64.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           125                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16509952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5693888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16525936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5693184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1345.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       464.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1346.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    464.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12268951875                       # Total gap between requests
system.mem_ctrls.avgGap                      35339.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16303424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        59200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5439488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5263386.328407806344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5355652.082306431606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1328840730.113907814026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1377465.760500680190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4825205.504239069298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3458498.647903246339                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16024898.712456671521                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1251945.211910677375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 443355531.044634580612                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       254976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          636                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59068940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60321070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14885509725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31505035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36819340                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44423397000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3596752250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     42726250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 200884084875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57684.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58678.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58380.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    118886.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39718.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69848108.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1170817.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    166899.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2363564.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6998904175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    663810000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4609080450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1218                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           609                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10920266.420361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    18169414.325776                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          609    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        98625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398179125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             609                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13187598375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6650442250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1361741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1361741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1361741                       # number of overall hits
system.cpu.icache.overall_hits::total         1361741                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5126                       # number of overall misses
system.cpu.icache.overall_misses::total          5126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    223138125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    223138125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    223138125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    223138125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1366867                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1366867                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1366867                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1366867                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003750                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003750                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003750                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003750                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43530.652556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43530.652556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43530.652556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43530.652556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5126                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5126                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5126                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    215231750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    215231750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    215231750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    215231750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003750                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003750                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003750                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003750                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41988.246196                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41988.246196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41988.246196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41988.246196                       # average overall mshr miss latency
system.cpu.icache.replacements                   4947                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1361741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1361741                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    223138125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    223138125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1366867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1366867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43530.652556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43530.652556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    215231750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    215231750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41988.246196                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41988.246196                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.914408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4767339                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5376                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            886.781808                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.914408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.816239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2738860                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2738860                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       230399                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           230399                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       230399                       # number of overall hits
system.cpu.dcache.overall_hits::total          230399                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1200                       # number of overall misses
system.cpu.dcache.overall_misses::total          1200                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     88829375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     88829375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     88829375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     88829375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       231599                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       231599                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       231599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       231599                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005181                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005181                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005181                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74024.479167                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74024.479167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74024.479167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74024.479167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          635                       # number of writebacks
system.cpu.dcache.writebacks::total               635                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          950                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          950                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          950                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          950                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6411                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6411                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     68282750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     68282750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     68282750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     68282750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13574125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13574125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004102                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71876.578947                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71876.578947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71876.578947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71876.578947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.317891                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.317891                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    950                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       145647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          145647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52235000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52235000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       146361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       146361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73158.263305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73158.263305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          622                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          622                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49962125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49962125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13574125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13574125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71476.573677                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71476.573677                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21823.352090                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21823.352090                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        84752                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          84752                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36594375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36594375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        85238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        85238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75297.067901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75297.067901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18320625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18320625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72990.537849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72990.537849                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       345613                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       345613                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3604816000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3604816000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10430.209512                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10430.209512                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        69333                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        69333                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       276280                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       276280                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3484331514                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3484331514                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12611.595172                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12611.595172                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.839923                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              233297                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1462                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.573871                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.839923                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          403                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3692250                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3692250                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19838040625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
